#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue May  1 19:07:08 2018
# Process ID: 5962
# Log file: /home/xyin/Embedded_System_Lab/Lab2_3/vivado.log
# Journal file: /home/xyin/Embedded_System_Lab/Lab2_3/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

source /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/system_project.tcl
# source ../../scripts/adi_env.tcl
couldn't read file "../../scripts/adi_env.tcl": no such file or directory
    while executing
"source ../../scripts/adi_env.tcl"
    (file "/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/system_project.tcl" line 4)
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
analogdevices-kernel
hdl
hdl-master.zip
SDK.log
test.log
vivado_4318.backup.jou
vivado_4318.backup.log
vivado_5962.backup.jou
vivado_5962.backup.log
vivado.jou
vivado.log
vivado_pid4318.png
vivado_pid5962.str
cd hdl/library/axi_clkgen/
source ./axi_clkgen_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir  "../.."
## set ad_phdl_dir "../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## proc adi_ip_create {ip_name} {
## 
##   create_project $ip_name . -force
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
##   ipx::add_file $ip_constr_files $proj_filegroup
##   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
##   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
## }
## proc adi_ip_properties {ip_name} {
## 
##   ipx::package_project -root_dir .
##   ipx::remove_memory_map {s_axi} [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interface s_axi [ipx::current_core]]
## 
##   ipx::add_address_block {axi_lite} [ipx::get_memory_map s_axi [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_block axi_lite \
##     [ipx::get_memory_map s_axi [ipx::current_core]]]
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir .
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
## 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
## 		set_property ENABLEMENT_DEPENDENCY $dependency $port
## 	}
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
## 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
## 	adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
## 	set map [ipx::add_port_map $phys $bus]
## 	set_property "PHYSICAL_NAME" $phys $map
## 	set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name bus_type mode port_maps} {
## 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 	if { $bus_type == "axis" } {
## 		set abst_type "axis_rtl"
## 	} elseif { $bus_type == "aximm" } {
## 		set abst_type "aximm_rtl"
## 	} else {
## 		set abst_type $bus_type
## 	}
## 
## 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
## 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
## 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
## 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
## 	set_property "BUS_TYPE_NAME" $bus_type $bus
## 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "BUS_TYPE_VERSION" "1.0" $bus
## 	set_property "CLASS" "bus_interface" $bus
## 	set_property "INTERFACE_MODE" $mode $bus
## 
## 	foreach port_map $port_maps {
## 		adi_add_port_map $bus {*}$port_map
## 	}
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""}} {
## 	set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
## 	set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
## 	set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
## 	set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
## 	set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
## 	set_property display_name $clock_inf_name $clock_inf
## 	set clock_map [ipx::add_port_map "CLK" $clock_inf]
## 	set_property physical_name $clock_signal_name $clock_map
## 
## 	set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
## 	set_property value $bus_inf_name $assoc_busif
## 
## 	if { $reset_signal_name != "" } {
## 		set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
## 		set_property value $reset_signal_name $assoc_reset
## 
## 		set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
## 		set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
## 		set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
## 		set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
## 		set_property display_name $reset_inf_name $reset_inf
## 		set reset_map [ipx::add_port_map "RST" $reset_inf]
## 		set_property physical_name $reset_signal_name $reset_map
## 
## 		set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
## 		set_property value "ACTIVE_LOW" $reset_polarity
## 	}
## }
# adi_ip_create axi_clkgen
# adi_ip_files axi_clkgen [list \
#   "$ad_hdl_dir/library/common/ad_rst.v" \
#   "$ad_hdl_dir/library/common/ad_mmcm_drp.v" \
#   "$ad_hdl_dir/library/common/up_axi.v" \
#   "$ad_hdl_dir/library/common/up_drp_cntrl.v" \
#   "$ad_hdl_dir/library/common/up_clkgen.v" \
#   "axi_clkgen.v" ]
# adi_ip_properties axi_clkgen
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_drp_cntrl.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_rst.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_clkgen.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_axi.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_mmcm_drp.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_drp_cntrl.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_rst.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_clkgen.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_axi.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_mmcm_drp.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_clkgen.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] # set_property physical_name {s_axi_aclk} [ipx::get_port_map CLK \
#   [ipx::get_bus_interface s_axi_signal_clock [ipx::current_core]]]
# ipx::remove_bus_interface {signal_clock} [ipx::current_core]
# ipx::save_core [ipx::current_core]
1
update_compile_order -fileset sim_1
close_project
cd ../../projects/adv7511/zed/
source ./system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir  "../../.."
## set ad_phdl_dir "../../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## set xl_board "none"
## proc adi_project_create {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
## 
##   set xl_board "none"
##   set project_part "none"
##   set project_board "none"
## 
##   if [regexp "_ml605$" $project_name] {
##     set xl_board "ml605"
##     set project_part "xc6vlx240tff1156-1"
##     set project_board "ml605"
##   }
##   if [regexp "_ac701$" $project_name] {
##     set xl_board "ac701"
##     set project_part "xc7a200tfbg676-2"
##     set project_board "xilinx.com:artix7:ac701:1.0"
##   }
##   if [regexp "_kc705$" $project_name] {
##     set xl_board "kc705"
##     set project_part "xc7k325tffg900-2"
##     set project_board "xilinx.com:kintex7:kc705:1.1"
##   }
##   if [regexp "_vc707$" $project_name] {
##     set xl_board "vc707"
##     set project_part "xc7vx485tffg1761-2"
##     set project_board "xilinx.com:virtex7:vc707:1.1"
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set xl_board "kcu105"
##     set project_part "xcku040-ffva1156-2-e-es1"
##     set project_board "not-applicable"
##   }
##   if [regexp "_zed$" $project_name] {
##     set xl_board "zed"
##     set project_part "xc7z020clg484-1"
##     set project_board "em.avnet.com:zynq:zed:d"
##   }
##   if [regexp "_zc702$" $project_name] {
##     set xl_board "zc702"
##     set project_part "xc7z020clg484-1"
##     set project_board "xilinx.com:zynq:zc702:1.0"
##   }
##   if [regexp "_zc706$" $project_name] {
##     set xl_board "zc706"
##     set project_part "xc7z045ffg900-2"
##     set project_board "xilinx.com:zynq:zc706:1.1"
##   }
## 
##    if [regexp "_mitx045$" $project_name] {
##     set xl_board "mitx045"
##     set project_part "xc7z045ffg900-2"
##     set project_board "not-applicable"
##   }
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     create_project $project_name . -part $project_part  -force
##     set_property board $project_board [current_project]
## 
##     import_files -norecurse $ad_hdl_dir/projects/common/ml605/system.xmp
## 
##     generate_target {synthesis implementation} [get_files $project_system_dir/system.xmp]
##     make_wrapper -files [get_files $project_system_dir/system.xmp] -top
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/system_stub.v
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   create_project $project_name . -part $project_part -force
##   if {$project_board ne "not-applicable"} {
##     set_property board $project_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
##   import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
## }
## proc adi_project_files {project_name project_files} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     set_property strategy MapTiming [get_runs impl_1]
##     set_property strategy TimingWithIOBPacking [get_runs synth_1]
## 
##     launch_runs synth_1
##     wait_on_run synth_1
##     open_run synth_1
##     report_timing -file timing_synth.log
## 
##     launch_runs impl_1 -to_step bitgen
##     wait_on_run impl_1
##     open_run impl_1
##     report_timing -file timing_impl.log
## 
##     # -- Unable to find an equivalent
##     #if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     #  puts "ERROR: Timing Constraints NOT met."
##     #  use_this_invalid_command_to_crash
##     #}
## 
##     export_hardware [get_files $project_system_dir/system.xmp] [get_runs impl_1] -bitstream
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   set_property constrs_type XDC [current_fileset -constrset]
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
##   set_property STRATEGY "Performance_Explore" [get_runs impl_1]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   #get_property STATS.THS [get_runs impl_1]
##   #get_property STATS.TNS [get_runs impl_1]
##   #get_property STATS.TPWS [get_runs impl_1]
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     puts "ERROR: Timing Constraints NOT met."
##     use_this_invalid_command_to_crash
##   }
## 
##   export_hardware [get_files $project_system_dir/system.bd] [get_runs impl_1] -bitstream
## }
# adi_project_create adv7511_zed
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
Wrote  : </home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl
### set DDR [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR]
### set FIXED_IO [create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO]
### set IIC_FMC [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_FMC]
### set GPIO_I [create_bd_port -dir I -from 31 -to 0 GPIO_I]
### set GPIO_O [create_bd_port -dir O -from 31 -to 0 GPIO_O]
### set GPIO_T [create_bd_port -dir O -from 31 -to 0 GPIO_T]
### set hdmi_out_clk    [create_bd_port -dir O hdmi_out_clk]
### set hdmi_hsync      [create_bd_port -dir O hdmi_hsync]
### set hdmi_vsync      [create_bd_port -dir O hdmi_vsync]
### set hdmi_data_e     [create_bd_port -dir O hdmi_data_e]
### set hdmi_data       [create_bd_port -dir O -from 15 -to 0 hdmi_data]
### set i2s_mclk        [create_bd_port -dir O -type clk i2s_mclk]
### set i2s_bclk        [create_bd_port -dir O i2s_bclk]
### set i2s_lrclk       [create_bd_port -dir O i2s_lrclk]
### set i2s_sdata_out   [create_bd_port -dir O i2s_sdata_out]
### set i2s_sdata_in    [create_bd_port -dir I i2s_sdata_in]
### set iic_mux_scl_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_scl_I]
### set iic_mux_scl_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_scl_O]
### set iic_mux_scl_T   [create_bd_port -dir O iic_mux_scl_T]
### set iic_mux_sda_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_sda_I]
### set iic_mux_sda_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_sda_O]
### set iic_mux_sda_T   [create_bd_port -dir O iic_mux_sda_T ]
### set otg_vbusoc      [create_bd_port -dir I otg_vbusoc]
### set spdif           [create_bd_port -dir O spdif]
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4849.414 ; gain = 51.918
### set sys_ps7  [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 sys_ps7]
### set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {ZedBoard}] $sys_ps7
INFO: [PS7-1] Applying Board Preset ZedBoard...
### set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {32}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA1 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA2 {1}] $sys_ps7
### set axi_iic_main [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_main]
### set_property -dict [list CONFIG.USE_BOARD_FLOW {true} CONFIG.IIC_BOARD_INTERFACE {IIC_MAIN}] $axi_iic_main
ERROR: [BD 5-216] VLNV <analog.com:user:util_i2c_mixer:1.0> is not supported for this version of the tools
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

    while executing
"create_bd_cell -type ip -vlnv analog.com:user:util_i2c_mixer:1.0 sys_i2c_mixer"
    invoked from within
"set sys_i2c_mixer [create_bd_cell -type ip -vlnv analog.com:user:util_i2c_mixer:1.0 sys_i2c_mixer]"
    (file "../../../projects/common/zed/zed_system_bd.tcl" line 65)

    while executing
"source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl"
    (file "system_bd.tcl" line 2)

    while executing
"source system_bd.tcl"
    (procedure "adi_project_create" line 94)
    invoked from within
"adi_project_create adv7511_zed"
    (file "./system_project.tcl" line 7)
set_property top Lab2_3 [current_fileset]
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
close_bd_design [get_bd_designs system]
close_project
cd ../../../library/axi_hdmi_tx/
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
axi_hdmi_tx_alt.v
axi_hdmi_tx_constr.xdc
axi_hdmi_tx_core.v
axi_hdmi_tx_hw.tcl
axi_hdmi_tx_ip.tcl
axi_hdmi_tx.v
axi_hdmi_tx_vdma.v
source ./axi_hdmi_tx_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir  "../.."
## set ad_phdl_dir "../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## proc adi_ip_create {ip_name} {
## 
##   create_project $ip_name . -force
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
##   ipx::add_file $ip_constr_files $proj_filegroup
##   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
##   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
## }
## proc adi_ip_properties {ip_name} {
## 
##   ipx::package_project -root_dir .
##   ipx::remove_memory_map {s_axi} [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interface s_axi [ipx::current_core]]
## 
##   ipx::add_address_block {axi_lite} [ipx::get_memory_map s_axi [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_block axi_lite \
##     [ipx::get_memory_map s_axi [ipx::current_core]]]
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir .
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
## 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
## 		set_property ENABLEMENT_DEPENDENCY $dependency $port
## 	}
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
## 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
## 	adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
## 	set map [ipx::add_port_map $phys $bus]
## 	set_property "PHYSICAL_NAME" $phys $map
## 	set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name bus_type mode port_maps} {
## 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 	if { $bus_type == "axis" } {
## 		set abst_type "axis_rtl"
## 	} elseif { $bus_type == "aximm" } {
## 		set abst_type "aximm_rtl"
## 	} else {
## 		set abst_type $bus_type
## 	}
## 
## 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
## 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
## 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
## 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
## 	set_property "BUS_TYPE_NAME" $bus_type $bus
## 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "BUS_TYPE_VERSION" "1.0" $bus
## 	set_property "CLASS" "bus_interface" $bus
## 	set_property "INTERFACE_MODE" $mode $bus
## 
## 	foreach port_map $port_maps {
## 		adi_add_port_map $bus {*}$port_map
## 	}
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""}} {
## 	set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
## 	set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
## 	set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
## 	set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
## 	set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
## 	set_property display_name $clock_inf_name $clock_inf
## 	set clock_map [ipx::add_port_map "CLK" $clock_inf]
## 	set_property physical_name $clock_signal_name $clock_map
## 
## 	set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
## 	set_property value $bus_inf_name $assoc_busif
## 
## 	if { $reset_signal_name != "" } {
## 		set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
## 		set_property value $reset_signal_name $assoc_reset
## 
## 		set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
## 		set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
## 		set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
## 		set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
## 		set_property display_name $reset_inf_name $reset_inf
## 		set reset_map [ipx::add_port_map "RST" $reset_inf]
## 		set_property physical_name $reset_signal_name $reset_map
## 
## 		set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
## 		set_property value "ACTIVE_LOW" $reset_polarity
## 	}
## }
# adi_ip_create axi_hdmi_tx
# adi_ip_files axi_hdmi_tx [list \
#   "$ad_hdl_dir/library/common/ad_mem.v" \
#   "$ad_hdl_dir/library/common/ad_rst.v" \
#   "$ad_hdl_dir/library/common/ad_csc_1_mul.v" \
#   "$ad_hdl_dir/library/common/ad_csc_1_add.v" \
#   "$ad_hdl_dir/library/common/ad_csc_1.v" \
#   "$ad_hdl_dir/library/common/ad_csc_RGB2CrYCb.v" \
#   "$ad_hdl_dir/library/common/ad_ss_444to422.v" \
#   "$ad_hdl_dir/library/common/up_axi.v" \
#   "$ad_hdl_dir/library/common/up_xfer_cntrl.v" \
#   "$ad_hdl_dir/library/common/up_xfer_status.v" \
#   "$ad_hdl_dir/library/common/up_clock_mon.v" \
#   "$ad_hdl_dir/library/common/up_hdmi_tx.v" \
#   "axi_hdmi_tx_vdma.v" \
#   "axi_hdmi_tx_core.v" \
#   "axi_hdmi_tx.v" \
#   "axi_hdmi_tx_constr.xdc" ]
# adi_ip_properties axi_hdmi_tx
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_1_mul.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_1_add.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_1.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_xfer_status.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_xfer_cntrl.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_clock_mon.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_ss_444to422.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_rst.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_mem.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_RGB2CrYCb.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_hdmi_tx.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_axi.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_1_mul.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_1_add.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_1.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_xfer_status.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_xfer_cntrl.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_clock_mon.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_ss_444to422.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_rst.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_mem.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/ad_csc_RGB2CrYCb.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_hdmi_tx.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/up_axi.v' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_hdmi_tx.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis_mm2s" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis_mm2s_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] # adi_ip_constraints axi_hdmi_tx [list \
#   "axi_hdmi_tx_constr.xdc" ]
# ipx::save_core [ipx::current_core]
1
update_compile_order -fileset sim_1
close_project
cd ../axi_i2s_adi/
source ./axi_i2s_adi_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir  "../.."
## set ad_phdl_dir "../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## proc adi_ip_create {ip_name} {
## 
##   create_project $ip_name . -force
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
##   ipx::add_file $ip_constr_files $proj_filegroup
##   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
##   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
## }
## proc adi_ip_properties {ip_name} {
## 
##   ipx::package_project -root_dir .
##   ipx::remove_memory_map {s_axi} [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interface s_axi [ipx::current_core]]
## 
##   ipx::add_address_block {axi_lite} [ipx::get_memory_map s_axi [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_block axi_lite \
##     [ipx::get_memory_map s_axi [ipx::current_core]]]
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir .
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
## 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
## 		set_property ENABLEMENT_DEPENDENCY $dependency $port
## 	}
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
## 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
## 	adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
## 	set map [ipx::add_port_map $phys $bus]
## 	set_property "PHYSICAL_NAME" $phys $map
## 	set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name bus_type mode port_maps} {
## 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 	if { $bus_type == "axis" } {
## 		set abst_type "axis_rtl"
## 	} elseif { $bus_type == "aximm" } {
## 		set abst_type "aximm_rtl"
## 	} else {
## 		set abst_type $bus_type
## 	}
## 
## 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
## 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
## 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
## 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
## 	set_property "BUS_TYPE_NAME" $bus_type $bus
## 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "BUS_TYPE_VERSION" "1.0" $bus
## 	set_property "CLASS" "bus_interface" $bus
## 	set_property "INTERFACE_MODE" $mode $bus
## 
## 	foreach port_map $port_maps {
## 		adi_add_port_map $bus {*}$port_map
## 	}
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""}} {
## 	set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
## 	set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
## 	set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
## 	set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
## 	set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
## 	set_property display_name $clock_inf_name $clock_inf
## 	set clock_map [ipx::add_port_map "CLK" $clock_inf]
## 	set_property physical_name $clock_signal_name $clock_map
## 
## 	set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
## 	set_property value $bus_inf_name $assoc_busif
## 
## 	if { $reset_signal_name != "" } {
## 		set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
## 		set_property value $reset_signal_name $assoc_reset
## 
## 		set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
## 		set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
## 		set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
## 		set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
## 		set_property display_name $reset_inf_name $reset_inf
## 		set reset_map [ipx::add_port_map "RST" $reset_inf]
## 		set_property physical_name $reset_signal_name $reset_map
## 
## 		set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
## 		set_property value "ACTIVE_LOW" $reset_polarity
## 	}
## }
# adi_ip_create axi_i2s_adi
# adi_ip_files axi_i2s_adi [list \
#   "$ad_hdl_dir/library/common/axi_ctrlif.vhd" \
#   "$ad_hdl_dir/library/common/axi_streaming_dma_tx_fifo.vhd" \
#   "$ad_hdl_dir/library/common/axi_streaming_dma_rx_fifo.vhd" \
#   "$ad_hdl_dir/library/common/pl330_dma_fifo.vhd" \
#   "$ad_hdl_dir/library/common/dma_fifo.vhd" \
#   "i2s_controller.vhd" \
#   "i2s_rx.vhd" \
#   "i2s_tx.vhd" \
#   "i2s_clkgen.vhd" \
#   "fifo_synchronizer.vhd" \
#   "axi_i2s_adi.vhd" ]
# adi_ip_properties_lite axi_i2s_adi
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/pl330_dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_streaming_dma_tx_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_streaming_dma_rx_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_ctrlif.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/pl330_dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_streaming_dma_tx_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_streaming_dma_rx_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_ctrlif.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_i2s_adi.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "M_AXIS" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXIS" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXIS_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "M_AXIS_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXIS_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] # adi_add_bus "DMA_ACK_RX" "axis" "slave" \
# 	[list {"DMA_REQ_RX_DAVALID" "TVALID"} \
# 		{"DMA_REQ_RX_DAREADY" "TREADY"} \
# 		{"DMA_REQ_RX_DATYPE" "TUSER"} ]
# adi_add_bus "DMA_REQ_RX" "axis" "master" \
# 	[list {"DMA_REQ_RX_DRVALID" "TVALID"} \
# 		{"DMA_REQ_RX_DRREADY" "TREADY"} \
# 		{"DMA_REQ_RX_DRTYPE" "TUSER"} \
# 		{"DMA_REQ_RX_DRLAST" "TLAST"} ]
# adi_add_bus_clock "DMA_REQ_RX_ACLK" "DMA_REQ_RX:DMA_ACK_RX" "DMA_REQ_RX_RSTN"
# adi_add_bus "DMA_ACK_TX" "axis" "slave" \
# 	[list {"DMA_REQ_TX_DAVALID" "TVALID"} \
# 		{"DMA_REQ_TX_DAREADY" "TREADY"} \
# 		{"DMA_REQ_TX_DATYPE" "TUSER"} ]
# adi_add_bus "DMA_REQ_TX" "axis" "master" \
# 	[list {"DMA_REQ_TX_DRVALID" "TVALID"} \
# 		{"DMA_REQ_TX_DRREADY" "TREADY"} \
# 		{"DMA_REQ_TX_DRTYPE" "TUSER"} \
# 		{"DMA_REQ_TX_DRLAST" "TLAST"} ]
# adi_add_bus_clock "DMA_REQ_TX_ACLK" "DMA_REQ_TX:DMA_ACK_TX" "DMA_REQ_TX_RSTN"
# adi_set_bus_dependency "S_AXIS" "S_AXIS" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 0)"
# adi_set_bus_dependency "M_AXIS" "M_AXIS" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 0)"
# adi_set_bus_dependency "DMA_ACK_TX" "DMA_REQ_TX_DA" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_bus_dependency "DMA_REQ_TX" "DMA_REQ_TX_DR" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_TX_ACLK" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_TX_RSTN" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_bus_dependency "DMA_ACK_RX" "DMA_REQ_RX_DA" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_bus_dependency "DMA_REQ_RX" "DMA_REQ_RX_DR" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_RX_ACLK" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_RX_RSTN" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# ipx::save_core [ipx::current_core]
1
update_compile_order -fileset sim_1
close_project
cd ../axi_spdif_tx/
source ./axi_spdif_tx_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir  "../.."
## set ad_phdl_dir "../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## proc adi_ip_create {ip_name} {
## 
##   create_project $ip_name . -force
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
##   ipx::add_file $ip_constr_files $proj_filegroup
##   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
##   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
## }
## proc adi_ip_properties {ip_name} {
## 
##   ipx::package_project -root_dir .
##   ipx::remove_memory_map {s_axi} [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interface s_axi [ipx::current_core]]
## 
##   ipx::add_address_block {axi_lite} [ipx::get_memory_map s_axi [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_block axi_lite \
##     [ipx::get_memory_map s_axi [ipx::current_core]]]
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir .
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
## 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
## 		set_property ENABLEMENT_DEPENDENCY $dependency $port
## 	}
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
## 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
## 	adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
## 	set map [ipx::add_port_map $phys $bus]
## 	set_property "PHYSICAL_NAME" $phys $map
## 	set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name bus_type mode port_maps} {
## 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 	if { $bus_type == "axis" } {
## 		set abst_type "axis_rtl"
## 	} elseif { $bus_type == "aximm" } {
## 		set abst_type "aximm_rtl"
## 	} else {
## 		set abst_type $bus_type
## 	}
## 
## 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
## 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
## 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
## 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
## 	set_property "BUS_TYPE_NAME" $bus_type $bus
## 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "BUS_TYPE_VERSION" "1.0" $bus
## 	set_property "CLASS" "bus_interface" $bus
## 	set_property "INTERFACE_MODE" $mode $bus
## 
## 	foreach port_map $port_maps {
## 		adi_add_port_map $bus {*}$port_map
## 	}
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""}} {
## 	set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
## 	set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
## 	set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
## 	set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
## 	set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
## 	set_property display_name $clock_inf_name $clock_inf
## 	set clock_map [ipx::add_port_map "CLK" $clock_inf]
## 	set_property physical_name $clock_signal_name $clock_map
## 
## 	set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
## 	set_property value $bus_inf_name $assoc_busif
## 
## 	if { $reset_signal_name != "" } {
## 		set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
## 		set_property value $reset_signal_name $assoc_reset
## 
## 		set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
## 		set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
## 		set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
## 		set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
## 		set_property display_name $reset_inf_name $reset_inf
## 		set reset_map [ipx::add_port_map "RST" $reset_inf]
## 		set_property physical_name $reset_signal_name $reset_map
## 
## 		set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
## 		set_property value "ACTIVE_LOW" $reset_polarity
## 	}
## }
# adi_ip_create axi_spdif_tx
# adi_ip_files axi_spdif_tx [list \
#   "$ad_hdl_dir/library/common/axi_ctrlif.vhd" \
#   "$ad_hdl_dir/library/common/axi_streaming_dma_tx_fifo.vhd" \
#   "$ad_hdl_dir/library/common/pl330_dma_fifo.vhd" \
#   "$ad_hdl_dir/library/common/dma_fifo.vhd" \
#   "tx_package.vhd" \
#   "tx_encoder.vhd" \
#   "axi_spdif_tx.vhd" ]
# adi_ip_properties_lite axi_spdif_tx
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/pl330_dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_streaming_dma_tx_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_ctrlif.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/pl330_dma_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_streaming_dma_tx_fifo.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/common/axi_ctrlif.vhd' appears to be outside of the project area /home/xyin/Embedded_System_Lab/Lab2_3/hdl/library/axi_spdif_tx.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXIS" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXIS_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXIS_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] # set ip_constr_files "axi_spdif_tx_constr.xdc"
# set proj_filegroup [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
# ipx::add_file $ip_constr_files $proj_filegroup
# set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
# set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# adi_add_bus "DMA_ACK" "axis" "slave" \
# 	[list {"DMA_REQ_DAVALID" "TVALID"} \
# 		{"DMA_REQ_DAREADY" "TREADY"} \
# 		{"DMA_REQ_DATYPE" "TUSER"} ]
# adi_add_bus "DMA_REQ" "axis" "master" \
# 	[list {"DMA_REQ_DRVALID" "TVALID"} \
# 		{"DMA_REQ_DRREADY" "TREADY"} \
# 		{"DMA_REQ_DRTYPE" "TUSER"} \
# 		{"DMA_REQ_DRLAST" "TLAST"} ]
# adi_add_bus_clock "DMA_REQ_ACLK" "DMA_REQ:DMA_ACK" "DMA_REQ_RSTN"
# adi_set_bus_dependency "S_AXIS" "S_AXIS" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 0)"
# adi_set_bus_dependency "DMA_ACK" "DMA_REQ_DA" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_bus_dependency "DMA_REQ" "DMA_REQ_DR" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_ACLK" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# adi_set_ports_dependency "DMA_REQ_RSTN" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE')) = 1)"
# ipx::save_core [ipx::current_core]
1
update_compile_order -fileset sim_1
close_project
cd ../util_i2c_mixer/util_i2c_mixer_ip.tcl
couldn't change working directory to "../util_i2c_mixer/util_i2c_mixer_ip.tcl": not a directory
cd ../util_i2c_mixer/
source ./util_i2c_mixer_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir  "../.."
## set ad_phdl_dir "../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## proc adi_ip_create {ip_name} {
## 
##   create_project $ip_name . -force
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
##   ipx::add_file $ip_constr_files $proj_filegroup
##   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
##   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
## }
## proc adi_ip_properties {ip_name} {
## 
##   ipx::package_project -root_dir .
##   ipx::remove_memory_map {s_axi} [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interface s_axi [ipx::current_core]]
## 
##   ipx::add_address_block {axi_lite} [ipx::get_memory_map s_axi [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_block axi_lite \
##     [ipx::get_memory_map s_axi [ipx::current_core]]]
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir .
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
## 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
## 		set_property ENABLEMENT_DEPENDENCY $dependency $port
## 	}
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
## 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
## 	adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
## 	set map [ipx::add_port_map $phys $bus]
## 	set_property "PHYSICAL_NAME" $phys $map
## 	set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name bus_type mode port_maps} {
## 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 	if { $bus_type == "axis" } {
## 		set abst_type "axis_rtl"
## 	} elseif { $bus_type == "aximm" } {
## 		set abst_type "aximm_rtl"
## 	} else {
## 		set abst_type $bus_type
## 	}
## 
## 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
## 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
## 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
## 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
## 	set_property "BUS_TYPE_NAME" $bus_type $bus
## 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "BUS_TYPE_VERSION" "1.0" $bus
## 	set_property "CLASS" "bus_interface" $bus
## 	set_property "INTERFACE_MODE" $mode $bus
## 
## 	foreach port_map $port_maps {
## 		adi_add_port_map $bus {*}$port_map
## 	}
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""}} {
## 	set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
## 	set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
## 	set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
## 	set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
## 	set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
## 	set_property display_name $clock_inf_name $clock_inf
## 	set clock_map [ipx::add_port_map "CLK" $clock_inf]
## 	set_property physical_name $clock_signal_name $clock_map
## 
## 	set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
## 	set_property value $bus_inf_name $assoc_busif
## 
## 	if { $reset_signal_name != "" } {
## 		set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
## 		set_property value $reset_signal_name $assoc_reset
## 
## 		set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
## 		set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
## 		set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
## 		set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
## 		set_property display_name $reset_inf_name $reset_inf
## 		set reset_map [ipx::add_port_map "RST" $reset_inf]
## 		set_property physical_name $reset_signal_name $reset_map
## 
## 		set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
## 		set_property value "ACTIVE_LOW" $reset_polarity
## 	}
## }
# adi_ip_create util_i2c_mixer
# adi_ip_files util_i2c_mixer [list \
#   "util_i2c_mixer.vhd" ]
# adi_ip_properties_lite util_i2c_mixer
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] # ipx::save_core [ipx::current_core]
1
update_compile_order -fileset sim_1
close_project
cd ../../projects/adv7511/zed/
source ./system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir  "../../.."
## set ad_phdl_dir "../../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## set xl_board "none"
## proc adi_project_create {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
## 
##   set xl_board "none"
##   set project_part "none"
##   set project_board "none"
## 
##   if [regexp "_ml605$" $project_name] {
##     set xl_board "ml605"
##     set project_part "xc6vlx240tff1156-1"
##     set project_board "ml605"
##   }
##   if [regexp "_ac701$" $project_name] {
##     set xl_board "ac701"
##     set project_part "xc7a200tfbg676-2"
##     set project_board "xilinx.com:artix7:ac701:1.0"
##   }
##   if [regexp "_kc705$" $project_name] {
##     set xl_board "kc705"
##     set project_part "xc7k325tffg900-2"
##     set project_board "xilinx.com:kintex7:kc705:1.1"
##   }
##   if [regexp "_vc707$" $project_name] {
##     set xl_board "vc707"
##     set project_part "xc7vx485tffg1761-2"
##     set project_board "xilinx.com:virtex7:vc707:1.1"
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set xl_board "kcu105"
##     set project_part "xcku040-ffva1156-2-e-es1"
##     set project_board "not-applicable"
##   }
##   if [regexp "_zed$" $project_name] {
##     set xl_board "zed"
##     set project_part "xc7z020clg484-1"
##     set project_board "em.avnet.com:zynq:zed:d"
##   }
##   if [regexp "_zc702$" $project_name] {
##     set xl_board "zc702"
##     set project_part "xc7z020clg484-1"
##     set project_board "xilinx.com:zynq:zc702:1.0"
##   }
##   if [regexp "_zc706$" $project_name] {
##     set xl_board "zc706"
##     set project_part "xc7z045ffg900-2"
##     set project_board "xilinx.com:zynq:zc706:1.1"
##   }
## 
##    if [regexp "_mitx045$" $project_name] {
##     set xl_board "mitx045"
##     set project_part "xc7z045ffg900-2"
##     set project_board "not-applicable"
##   }
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     create_project $project_name . -part $project_part  -force
##     set_property board $project_board [current_project]
## 
##     import_files -norecurse $ad_hdl_dir/projects/common/ml605/system.xmp
## 
##     generate_target {synthesis implementation} [get_files $project_system_dir/system.xmp]
##     make_wrapper -files [get_files $project_system_dir/system.xmp] -top
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/system_stub.v
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   create_project $project_name . -part $project_part -force
##   if {$project_board ne "not-applicable"} {
##     set_property board $project_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
##   import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
## }
## proc adi_project_files {project_name project_files} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     set_property strategy MapTiming [get_runs impl_1]
##     set_property strategy TimingWithIOBPacking [get_runs synth_1]
## 
##     launch_runs synth_1
##     wait_on_run synth_1
##     open_run synth_1
##     report_timing -file timing_synth.log
## 
##     launch_runs impl_1 -to_step bitgen
##     wait_on_run impl_1
##     open_run impl_1
##     report_timing -file timing_impl.log
## 
##     # -- Unable to find an equivalent
##     #if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     #  puts "ERROR: Timing Constraints NOT met."
##     #  use_this_invalid_command_to_crash
##     #}
## 
##     export_hardware [get_files $project_system_dir/system.xmp] [get_runs impl_1] -bitstream
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   set_property constrs_type XDC [current_fileset -constrset]
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
##   set_property STRATEGY "Performance_Explore" [get_runs impl_1]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   #get_property STATS.THS [get_runs impl_1]
##   #get_property STATS.TNS [get_runs impl_1]
##   #get_property STATS.TPWS [get_runs impl_1]
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     puts "ERROR: Timing Constraints NOT met."
##     use_this_invalid_command_to_crash
##   }
## 
##   export_hardware [get_files $project_system_dir/system.bd] [get_runs impl_1] -bitstream
## }
# adi_project_create adv7511_zed
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
Wrote  : </home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl
### set DDR [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR]
### set FIXED_IO [create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO]
### set IIC_FMC [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_FMC]
### set GPIO_I [create_bd_port -dir I -from 31 -to 0 GPIO_I]
### set GPIO_O [create_bd_port -dir O -from 31 -to 0 GPIO_O]
### set GPIO_T [create_bd_port -dir O -from 31 -to 0 GPIO_T]
### set hdmi_out_clk    [create_bd_port -dir O hdmi_out_clk]
### set hdmi_hsync      [create_bd_port -dir O hdmi_hsync]
### set hdmi_vsync      [create_bd_port -dir O hdmi_vsync]
### set hdmi_data_e     [create_bd_port -dir O hdmi_data_e]
### set hdmi_data       [create_bd_port -dir O -from 15 -to 0 hdmi_data]
### set i2s_mclk        [create_bd_port -dir O -type clk i2s_mclk]
### set i2s_bclk        [create_bd_port -dir O i2s_bclk]
### set i2s_lrclk       [create_bd_port -dir O i2s_lrclk]
### set i2s_sdata_out   [create_bd_port -dir O i2s_sdata_out]
### set i2s_sdata_in    [create_bd_port -dir I i2s_sdata_in]
### set iic_mux_scl_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_scl_I]
### set iic_mux_scl_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_scl_O]
### set iic_mux_scl_T   [create_bd_port -dir O iic_mux_scl_T]
### set iic_mux_sda_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_sda_I]
### set iic_mux_sda_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_sda_O]
### set iic_mux_sda_T   [create_bd_port -dir O iic_mux_sda_T ]
### set otg_vbusoc      [create_bd_port -dir I otg_vbusoc]
### set spdif           [create_bd_port -dir O spdif]
### set sys_ps7  [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 sys_ps7]
### set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {ZedBoard}] $sys_ps7
INFO: [PS7-1] Applying Board Preset ZedBoard...
### set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {32}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA1 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA2 {1}] $sys_ps7
### set axi_iic_main [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_main]
### set_property -dict [list CONFIG.USE_BOARD_FLOW {true} CONFIG.IIC_BOARD_INTERFACE {IIC_MAIN}] $axi_iic_main
### set sys_i2c_mixer [create_bd_cell -type ip -vlnv analog.com:user:util_i2c_mixer:1.0 sys_i2c_mixer]
### set sys_concat_intc [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 sys_concat_intc]
### set_property -dict [list CONFIG.NUM_PORTS {5}] $sys_concat_intc
### set axi_cpu_interconnect [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_cpu_interconnect]
### set_property -dict [list CONFIG.NUM_MI {7}] $axi_cpu_interconnect
### set_property -dict [list CONFIG.STRATEGY {1}] $axi_cpu_interconnect
### set sys_rstgen [create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 sys_rstgen]
### set_property -dict [list CONFIG.C_EXT_RST_WIDTH {1}] $sys_rstgen
### set sys_logic_inv [create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 sys_logic_inv]
### set_property -dict [list CONFIG.C_SIZE {1}] $sys_logic_inv
### set_property -dict [list CONFIG.C_OPERATION {not}] $sys_logic_inv
### set axi_hdmi_clkgen [create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen]
### set axi_hdmi_core [create_bd_cell -type ip -vlnv analog.com:user:axi_hdmi_tx:1.0 axi_hdmi_core]
### set axi_hdmi_dma [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.1 axi_hdmi_dma]
### set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {64}] $axi_hdmi_dma
### set_property -dict [list CONFIG.c_use_mm2s_fsync {1}] $axi_hdmi_dma
### set_property -dict [list CONFIG.c_include_s2mm {0}] $axi_hdmi_dma
### set axi_hdmi_interconnect [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hdmi_interconnect]
### set_property -dict [list CONFIG.NUM_MI {1}] $axi_hdmi_interconnect
### set sys_audio_clkgen [create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 sys_audio_clkgen]
### set_property -dict [list CONFIG.PRIM_IN_FREQ {200.000}] $sys_audio_clkgen
### set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288}] $sys_audio_clkgen
### set_property -dict [list CONFIG.USE_LOCKED {false}] $sys_audio_clkgen
### set_property -dict [list CONFIG.USE_RESET {true} CONFIG.RESET_TYPE {ACTIVE_LOW}] $sys_audio_clkgen
### set axi_spdif_tx_core [create_bd_cell -type ip -vlnv analog.com:user:axi_spdif_tx:1.0 axi_spdif_tx_core]
### set_property -dict [list CONFIG.C_DMA_TYPE {1}] $axi_spdif_tx_core
### set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {16}] $axi_spdif_tx_core
### set axi_i2s_adi [create_bd_cell -type ip -vlnv analog.com:user:axi_i2s_adi:1.0 axi_i2s_adi]
### set_property -dict [list CONFIG.C_DMA_TYPE {1}] $axi_i2s_adi
### set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {16}] $axi_i2s_adi
### set axi_iic_fmc [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_fmc]
### set sys_100m_clk_source [get_bd_pins sys_ps7/FCLK_CLK0]
### set sys_200m_clk_source [get_bd_pins sys_ps7/FCLK_CLK1]
### connect_bd_net -net sys_100m_clk $sys_100m_clk_source
### connect_bd_net -net sys_200m_clk $sys_200m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_rstgen/slowest_sync_clk]
### connect_bd_net -net sys_aux_reset [get_bd_pins sys_rstgen/ext_reset_in] [get_bd_pins sys_ps7/FCLK_RESET0_N]
### set sys_100m_resetn_source [get_bd_pins sys_rstgen/peripheral_aresetn]
### set sys_200m_resetn_source [get_bd_pins sys_rstgen/interconnect_aresetn]
### connect_bd_net -net sys_100m_resetn $sys_100m_resetn_source
### connect_bd_net -net sys_200m_resetn $sys_200m_resetn_source
### connect_bd_intf_net -intf_net sys_ps7_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins sys_ps7/DDR]
### connect_bd_net -net sys_ps7_GPIO_I [get_bd_ports GPIO_I] [get_bd_pins sys_ps7/GPIO_I]
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### connect_bd_net -net sys_ps7_GPIO_O [get_bd_ports GPIO_O] [get_bd_pins sys_ps7/GPIO_O]
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### connect_bd_net -net sys_ps7_GPIO_T [get_bd_ports GPIO_T] [get_bd_pins sys_ps7/GPIO_T]
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### connect_bd_intf_net -intf_net sys_ps7_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins sys_ps7/FIXED_IO]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/M_AXI_GP0_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/ARESETN] $sys_100m_resetn_source
### connect_bd_intf_net -intf_net axi_cpu_interconnect_s00_axi [get_bd_intf_pins axi_cpu_interconnect/S00_AXI] [get_bd_intf_pins sys_ps7/M_AXI_GP0]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/S00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/S00_ARESETN] $sys_100m_resetn_source
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m00_axi [get_bd_intf_pins axi_cpu_interconnect/M00_AXI] [get_bd_intf_pins axi_iic_main/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M00_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_iic_main/s_axi_aclk]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_iic_main/s_axi_aresetn]
### connect_bd_net -net sys_concat_intc_din_1 [get_bd_pins sys_concat_intc/In1] [get_bd_pins axi_iic_main/iic2intc_irpt]
### connect_bd_net -net axi_iic_main_scl_i [get_bd_pins axi_iic_main/scl_i] [get_bd_pins sys_i2c_mixer/upstream_scl_O]
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_main/scl_i is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_scl_o [get_bd_pins axi_iic_main/scl_o] [get_bd_pins sys_i2c_mixer/upstream_scl_I]
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_main/scl_o is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_scl_t [get_bd_pins axi_iic_main/scl_t] [get_bd_pins sys_i2c_mixer/upstream_scl_T]
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_main/scl_t is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_sda_i [get_bd_pins axi_iic_main/sda_i] [get_bd_pins sys_i2c_mixer/upstream_sda_O]
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_main/sda_i is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_sda_o [get_bd_pins axi_iic_main/sda_o] [get_bd_pins sys_i2c_mixer/upstream_sda_I]
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_main/sda_o is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_sda_t [get_bd_pins axi_iic_main/sda_t] [get_bd_pins sys_i2c_mixer/upstream_sda_T]
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_main/sda_t is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net sys_i2c_mixer_downstream_scl_i [get_bd_ports iic_mux_scl_I] [get_bd_pins sys_i2c_mixer/downstream_scl_I]
### connect_bd_net -net sys_i2c_mixer_downstream_scl_o [get_bd_ports iic_mux_scl_O] [get_bd_pins sys_i2c_mixer/downstream_scl_O]
### connect_bd_net -net sys_i2c_mixer_downstream_scl_t [get_bd_ports iic_mux_scl_T] [get_bd_pins sys_i2c_mixer/downstream_scl_T]
### connect_bd_net -net sys_i2c_mixer_downstream_sda_i [get_bd_ports iic_mux_sda_I] [get_bd_pins sys_i2c_mixer/downstream_sda_I]
### connect_bd_net -net sys_i2c_mixer_downstream_sda_o [get_bd_ports iic_mux_sda_O] [get_bd_pins sys_i2c_mixer/downstream_sda_O]
### connect_bd_net -net sys_i2c_mixer_downstream_sda_t [get_bd_ports iic_mux_sda_T] [get_bd_pins sys_i2c_mixer/downstream_sda_T]
### connect_bd_net -net sys_ps7_interrupt [get_bd_pins sys_concat_intc/dout] [get_bd_pins sys_ps7/IRQ_F2P]
### connect_bd_net -net sys_logic_inv_o [get_bd_pins sys_logic_inv/Res] [get_bd_pins sys_ps7/USB0_VBUS_PWRFAULT]
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/USB0_VBUS_PWRFAULT is being overridden by the user. This pin will not be connected as a part of interface connection USBIND_0
### connect_bd_net -net sys_logic_inv_i [get_bd_pins sys_logic_inv/Op1] [get_bd_ports otg_vbusoc]
### connect_bd_net -net sys_200m_clk   [get_bd_pins axi_hdmi_clkgen/clk]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m01_axi [get_bd_intf_pins axi_cpu_interconnect/M01_AXI] [get_bd_intf_pins axi_hdmi_clkgen/s_axi]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m02_axi [get_bd_intf_pins axi_cpu_interconnect/M02_AXI] [get_bd_intf_pins axi_hdmi_core/s_axi]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m03_axi [get_bd_intf_pins axi_cpu_interconnect/M03_AXI] [get_bd_intf_pins axi_hdmi_dma/S_AXI_LITE]
### connect_bd_intf_net -intf_net axi_hdmi_interconnect_s00_axi [get_bd_intf_pins axi_hdmi_interconnect/S00_AXI] [get_bd_intf_pins axi_hdmi_dma/M_AXI_MM2S]
### connect_bd_intf_net -intf_net axi_hdmi_interconnect_m00_axi [get_bd_intf_pins axi_hdmi_interconnect/M00_AXI] [get_bd_intf_pins sys_ps7/S_AXI_HP0]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M01_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M02_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M03_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_interconnect/ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_interconnect/S00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_interconnect/M00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_clkgen/s_axi_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_clkgen/drp_clk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_core/s_axi_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_core/m_axis_mm2s_clk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_dma/s_axi_lite_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_dma/m_axi_mm2s_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_dma/m_axis_mm2s_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/S_AXI_HP0_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M01_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M02_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M03_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_interconnect/ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_interconnect/S00_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_interconnect/M00_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_clkgen/s_axi_aresetn]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_core/s_axi_aresetn]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_dma/axi_resetn]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_clk      [get_bd_pins axi_hdmi_core/hdmi_clk]              [get_bd_pins axi_hdmi_clkgen/clk_0]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_out_clk  [get_bd_pins axi_hdmi_core/hdmi_out_clk]          [get_bd_ports hdmi_out_clk]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_hsync    [get_bd_pins axi_hdmi_core/hdmi_16_hsync]         [get_bd_ports hdmi_hsync]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_vsync    [get_bd_pins axi_hdmi_core/hdmi_16_vsync]         [get_bd_ports hdmi_vsync]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_data_e   [get_bd_pins axi_hdmi_core/hdmi_16_data_e]        [get_bd_ports hdmi_data_e]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_data     [get_bd_pins axi_hdmi_core/hdmi_16_data]          [get_bd_ports hdmi_data]
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tvalid   [get_bd_pins axi_hdmi_core/m_axis_mm2s_tvalid]    [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tdata    [get_bd_pins axi_hdmi_core/m_axis_mm2s_tdata]     [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tkeep    [get_bd_pins axi_hdmi_core/m_axis_mm2s_tkeep]     [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tkeep]
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tkeep is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tkeep is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tlast    [get_bd_pins axi_hdmi_core/m_axis_mm2s_tlast]     [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tlast]
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tlast is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tready   [get_bd_pins axi_hdmi_core/m_axis_mm2s_tready]    [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tready]
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
WARNING: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_fsync    [get_bd_pins axi_hdmi_core/m_axis_mm2s_fsync]     [get_bd_pins axi_hdmi_dma/mm2s_fsync]
### connect_bd_net -net axi_hdmi_tx_core_mm2s_fsync    [get_bd_pins axi_hdmi_core/m_axis_mm2s_fsync_ret]
### connect_bd_net -net sys_concat_intc_din_0 [get_bd_pins sys_concat_intc/In0] [get_bd_pins axi_hdmi_dma/mm2s_introut]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m04_axi [get_bd_intf_pins axi_cpu_interconnect/M04_AXI] [get_bd_intf_pins axi_spdif_tx_core/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M04_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_spdif_tx_core/S_AXI_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M04_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_spdif_tx_core/S_AXI_ARESETN]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_spdif_tx_core/DMA_REQ_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/DMA0_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_spdif_tx_core/DMA_REQ_RSTN]
### connect_bd_intf_net -intf_net axi_spdif_dma_req_tx [get_bd_intf_pins sys_ps7/DMA0_REQ] [get_bd_intf_pins axi_spdif_tx_core/DMA_REQ]
### connect_bd_intf_net -intf_net axi_spdif_dma_ack_tx [get_bd_intf_pins sys_ps7/DMA0_ACK] [get_bd_intf_pins axi_spdif_tx_core/DMA_ACK]
### connect_bd_net -net sys_200m_clk [get_bd_pins sys_audio_clkgen/clk_in1]
### connect_bd_net -net sys_100m_resetn [get_bd_pins sys_audio_clkgen/resetn] $sys_100m_resetn_source
### connect_bd_net -net sys_audio_clkgen_clk [get_bd_pins sys_audio_clkgen/clk_out1] [get_bd_pins axi_spdif_tx_core/spdif_data_clk]
### connect_bd_net -net spdif_s [get_bd_ports spdif] [get_bd_pins axi_spdif_tx_core/spdif_tx_o]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m05_axi [get_bd_intf_pins axi_cpu_interconnect/M05_AXI] [get_bd_intf_pins axi_i2s_adi/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M05_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_i2s_adi/S_AXI_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_i2s_adi/DMA_REQ_RX_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_i2s_adi/DMA_REQ_TX_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/DMA1_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/DMA2_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M05_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_i2s_adi/S_AXI_ARESETN]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_i2s_adi/DMA_REQ_RX_RSTN]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_i2s_adi/DMA_REQ_TX_RSTN]
### connect_bd_net -net sys_audio_clkgen_clk [get_bd_ports i2s_mclk]
### connect_bd_net -net sys_audio_clkgen_clk [get_bd_pins axi_i2s_adi/DATA_CLK_I]
### connect_bd_net -net i2s_bclk_s      [get_bd_ports i2s_bclk]       [get_bd_pins axi_i2s_adi/BCLK_O]
### connect_bd_net -net i2s_lrclk_s     [get_bd_ports i2s_lrclk]      [get_bd_pins axi_i2s_adi/LRCLK_O]
### connect_bd_net -net i2s_sdata_out_s [get_bd_ports i2s_sdata_out]  [get_bd_pins axi_i2s_adi/SDATA_O]
### connect_bd_net -net i2s_sdata_in_s  [get_bd_ports i2s_sdata_in]   [get_bd_pins axi_i2s_adi/SDATA_I]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_req_tx [get_bd_intf_pins sys_ps7/DMA1_REQ] [get_bd_intf_pins axi_i2s_adi/DMA_REQ_TX]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_ack_tx [get_bd_intf_pins sys_ps7/DMA1_ACK] [get_bd_intf_pins axi_i2s_adi/DMA_ACK_TX]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_req_rx [get_bd_intf_pins sys_ps7/DMA2_REQ] [get_bd_intf_pins axi_i2s_adi/DMA_REQ_RX]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_ack_rx [get_bd_intf_pins sys_ps7/DMA2_ACK] [get_bd_intf_pins axi_i2s_adi/DMA_ACK_RX]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m06_axi [get_bd_intf_pins axi_cpu_interconnect/M06_AXI] [get_bd_intf_pins axi_iic_fmc/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M06_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_iic_fmc/s_axi_aclk]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M06_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_iic_fmc/s_axi_aresetn]
### connect_bd_intf_net -intf_net axi_iic_fmc_iic [get_bd_intf_ports IIC_FMC] [get_bd_intf_pins axi_iic_fmc/iic]
### connect_bd_net -net sys_concat_intc_din_4 [get_bd_pins sys_concat_intc/In4] [get_bd_pins axi_iic_fmc/iic2intc_irpt]
### set sys_zynq 1
### set sys_mem_size 0x20000000
### set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
### create_bd_addr_seg -range 0x00010000 -offset 0x41600000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_iic_main/s_axi/Reg]             SEG_data_iic_main
### create_bd_addr_seg -range 0x00010000 -offset 0x79000000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_hdmi_clkgen/s_axi/axi_lite]     SEG_data_hdmi_clkgen
### create_bd_addr_seg -range 0x00010000 -offset 0x43000000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_hdmi_dma/S_AXI_LITE/Reg]        SEG_data_hdmi_dma
### create_bd_addr_seg -range 0x00010000 -offset 0x70e00000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_hdmi_core/s_axi/axi_lite]       SEG_data_hdmi_core
### create_bd_addr_seg -range 0x00010000 -offset 0x75c00000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_spdif_tx_core/S_AXI/reg0]       SEG_data_spdif_core
### create_bd_addr_seg -range 0x00010000 -offset 0x77600000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_i2s_adi/S_AXI/reg0]             SEG_data_i2s_adi
### create_bd_addr_seg -range 0x00010000 -offset 0x41620000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_iic_fmc/s_axi/Reg]              SEG_data_iic_fmc
### create_bd_addr_seg -range $sys_mem_size -offset 0x00000000 [get_bd_addr_spaces axi_hdmi_dma/Data_MM2S]     [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_sys_ps7_hp0_ddr_lowocm
## set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {32}] $sys_ps7
## set_property -dict [list CONFIG.NUM_MI {7}] $axi_cpu_interconnect
## set_property -dict [list CONFIG.NUM_PORTS {5}] $sys_concat_intc
## set_property LEFT 31 [get_bd_ports GPIO_I]
## set_property LEFT 31 [get_bd_ports GPIO_O]
## set_property LEFT 31 [get_bd_ports GPIO_T]
Wrote  : </home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /sys_ps7/S_AXI_HP0(8) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /sys_ps7/S_AXI_HP0(READ_WRITE) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /sys_ps7/S_AXI_HP0(8) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /sys_ps7/S_AXI_HP0(READ_WRITE) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(READ_ONLY)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/sys_concat_intc/In2
/sys_concat_intc/In3
/axi_hdmi_dma/mm2s_frame_ptr_in

Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design system
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_ps7_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_ps7 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_iic_main_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_iic_main_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_main .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_i2c_mixer_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_i2c_mixer_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_i2c_mixer .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_concat_intc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_concat_intc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cpu_interconnect/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_rstgen_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_rstgen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_rstgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_logic_inv_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_logic_inv_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_logic_inv .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_core_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_core .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_dma .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_audio_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_audio_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_spdif_tx_core_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_spdif_tx_core_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_spdif_tx_core .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_i2s_adi_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_i2s_adi_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_i2s_adi .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_iic_fmc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_iic_fmc_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_fmc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cpu_interconnect/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_interconnect/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 5038.188 ; gain = 65.211
# adi_project_files adv7511_zed [list \
#   "system_top.v" \
#   "$ad_hdl_dir/projects/common/zed/zed_system_constr.xdc" ]
# adi_project_run adv7511_zed
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
[Tue May  1 19:34:09 2018] Launched synth_1...
Run output will be captured here: /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/runme.log
[Tue May  1 19:34:10 2018] Waiting for synth_1 to finish...
[Tue May  1 19:34:18 2018] Waiting for synth_1 to finish...
[Tue May  1 19:34:23 2018] Waiting for synth_1 to finish...
[Tue May  1 19:34:28 2018] Waiting for synth_1 to finish...
[Tue May  1 19:34:38 2018] Waiting for synth_1 to finish...
[Tue May  1 19:34:48 2018] Waiting for synth_1 to finish...
[Tue May  1 19:34:58 2018] Waiting for synth_1 to finish...
[Tue May  1 19:35:08 2018] Waiting for synth_1 to finish...
[Tue May  1 19:35:28 2018] Waiting for synth_1 to finish...
[Tue May  1 19:35:48 2018] Waiting for synth_1 to finish...
[Tue May  1 19:36:08 2018] Waiting for synth_1 to finish...
[Tue May  1 19:36:28 2018] Waiting for synth_1 to finish...
[Tue May  1 19:37:08 2018] Waiting for synth_1 to finish...
[Tue May  1 19:37:48 2018] Waiting for synth_1 to finish...
[Tue May  1 19:38:28 2018] Waiting for synth_1 to finish...
[Tue May  1 19:39:08 2018] Waiting for synth_1 to finish...
[Tue May  1 19:40:28 2018] Waiting for synth_1 to finish...
[Tue May  1 19:40:58 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:13 ; elapsed = 00:06:48 . Memory (MB): peak = 5056.258 ; gain = 3.918
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc:2]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins i_system_wrapper/system_i/axi_spdif_tx_core/U0/S_AXIS_ACLK]'. [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc:3]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc:3]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_clock_groups constraint with option '-group [get_clocks -of_objects [get_pins i_system_wrapper/system_i/axi_spdif_tx_core/U0/S_AXIS_ACLK]]'. [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 5814.668 ; gain = 747.734
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5814.668 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5814.668 ; gain = 0.000
[Tue May  1 19:41:59 2018] Launched impl_1...
Run output will be captured here: /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5825.180 ; gain = 10.512
[Tue May  1 19:42:01 2018] Waiting for impl_1 to finish...
[Tue May  1 19:42:07 2018] Waiting for impl_1 to finish...
[Tue May  1 19:42:12 2018] Waiting for impl_1 to finish...
[Tue May  1 19:42:17 2018] Waiting for impl_1 to finish...
[Tue May  1 19:42:27 2018] Waiting for impl_1 to finish...
[Tue May  1 19:42:37 2018] Waiting for impl_1 to finish...
[Tue May  1 19:42:47 2018] Waiting for impl_1 to finish...
[Tue May  1 19:42:57 2018] Waiting for impl_1 to finish...
[Tue May  1 19:43:17 2018] Waiting for impl_1 to finish...
[Tue May  1 19:43:37 2018] Waiting for impl_1 to finish...
[Tue May  1 19:43:57 2018] Waiting for impl_1 to finish...
[Tue May  1 19:44:17 2018] Waiting for impl_1 to finish...
[Tue May  1 19:44:57 2018] Waiting for impl_1 to finish...
[Tue May  1 19:45:37 2018] Waiting for impl_1 to finish...
[Tue May  1 19:46:17 2018] Waiting for impl_1 to finish...
[Tue May  1 19:46:18 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:40 ; elapsed = 00:04:17 . Memory (MB): peak = 5825.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top_board.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top_board.xdc]
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top_early.xdc]
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top.xdc]
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top_late.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/.Xil/Vivado-5962-xyin-ThinkPad-X200/dcp/system_top_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:03 . Memory (MB): peak = 5900.355 ; gain = 2.996
Restoring placement.
Restored 2078 out of 2078 XDEF sites from archive | CPU: 1.940000 secs | Memory: 6.880257 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 6034.980 ; gain = 209.801
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6034.980 ; gain = 0.000
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_bd.bmm
Exporting to file /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top.bit'...
export_hardware: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 6060.039 ; gain = 25.059
update_compile_order -fileset sim_1
export_hardware [get_files /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_bd.bmm
Exporting to file /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top.bit'...
export_hardware: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 6063.039 ; gain = 3.000
launch_sdk -bit /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system_top.bit -workspace /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export -hwspec /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system_top.bit -workspace /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export -hwspec /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
export_hardware [get_files /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_bd.bmm
Exporting to file /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file '/home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top.bit'...
export_hardware: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 6067.039 ; gain = 4.000
launch_sdk -bit /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system_top.bit -workspace /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export -hwspec /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system_top.bit -workspace /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export -hwspec /home/xyin/Embedded_System_Lab/Lab2_3/hdl/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  1 22:42:07 2018...
