{
	"cts__timing__setup__tns__pre_repair": -3.30569,
	"cts__timing__setup__ws__pre_repair": -0.115047,
	"cts__clock__skew__setup__pre_repair": 0.382968,
	"cts__clock__skew__hold__pre_repair": 0.382966,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.333682,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0324179,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 52,
	"cts__timing__drv__hold_violation_count__pre_repair": 199,
	"cts__power__internal__total__pre_repair": 0.0510488,
	"cts__power__switching__total__pre_repair": 0.0387567,
	"cts__power__leakage__total__pre_repair": 0.000694957,
	"cts__power__total__pre_repair": 0.0905005,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 57686.4,
	"cts__design__core__area__pre_repair": 56282.4,
	"cts__design__instance__count__pre_repair": 15812,
	"cts__design__instance__area__pre_repair": 31889.9,
	"cts__design__instance__count__stdcell__pre_repair": 15812,
	"cts__design__instance__area__stdcell__pre_repair": 31889.9,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.566606,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.566606,
	"cts__timing__setup__tns__post_repair": -3.30569,
	"cts__timing__setup__ws__post_repair": -0.115047,
	"cts__clock__skew__setup__post_repair": 0.382968,
	"cts__clock__skew__hold__post_repair": 0.382966,
	"cts__timing__drv__max_slew_limit__post_repair": 0.333682,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0324179,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 52,
	"cts__timing__drv__hold_violation_count__post_repair": 199,
	"cts__power__internal__total__post_repair": 0.0510488,
	"cts__power__switching__total__post_repair": 0.0387567,
	"cts__power__leakage__total__post_repair": 0.000694957,
	"cts__power__total__post_repair": 0.0905005,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 57686.4,
	"cts__design__core__area__post_repair": 56282.4,
	"cts__design__instance__count__post_repair": 15812,
	"cts__design__instance__area__post_repair": 31889.9,
	"cts__design__instance__count__stdcell__post_repair": 15812,
	"cts__design__instance__area__stdcell__post_repair": 31889.9,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.566606,
	"cts__design__instance__utilization__stdcell__post_repair": 0.566606,
	"cts__design__instance__displacement__total": 2151.77,
	"cts__design__instance__displacement__mean": 0.136,
	"cts__design__instance__displacement__max": 6.471,
	"cts__route__wirelength__estimated": 191939,
	"cts__design__instance__count__setup_buffer": 32,
	"cts__design__instance__count__hold_buffer": 2,
	"cts__design__instance__displacement__total": 194.196,
	"cts__design__instance__displacement__mean": 0.012,
	"cts__design__instance__displacement__max": 6.91,
	"cts__route__wirelength__estimated": 192853,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.00180322,
	"cts__clock__skew__setup": 0.384135,
	"cts__clock__skew__hold": 0.384134,
	"cts__timing__drv__max_slew_limit": 0.33079,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0392681,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0510406,
	"cts__power__switching__total": 0.0388559,
	"cts__power__leakage__total": 0.000697431,
	"cts__power__total": 0.0905939,
	"cts__design__io": 264,
	"cts__design__die__area": 57686.4,
	"cts__design__core__area": 56282.4,
	"cts__design__instance__count": 15847,
	"cts__design__instance__area": 31948.7,
	"cts__design__instance__count__stdcell": 15847,
	"cts__design__instance__area__stdcell": 31948.7,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.56765,
	"cts__design__instance__utilization__stdcell": 0.56765
}