INFO: [VRFC 10-163] Analyzing VHDL file "/home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_4_lanes/aurora_64b66b_0_frame_check.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aurora_64b66b_0_FRAME_CHECK'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_4_lanes/aurora_64b66b_0_frame_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aurora_64b66b_0_FRAME_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_4_lanes/tb_gen_check.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_gen_check'
