INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/VHDL ver2022.2/UART_RX_rut_gon/UART_rut_gon.srcs/sim_1/new/tb_connect_UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_connect_UART_RX'
