# Adder
This repository contains Verilog implementations and testbenches for various types of adders, ranging from basic to advanced designs. Each adder is verified using testbenches and follows a structured approach to digital circuit design.
Contents
Basic Adders

Half Adder
Full Adder
Ripple Carry Adder
Intermediate Adders

Carry Look-Ahead Adder (CLA)
Carry-Save Adder
Parallel Prefix Adders

Brent-Kung Adder
Kogge-Stone Adder
Sklansky Adder
