// Seed: 1457060072
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
  integer id_3 (
      .id_0(1'b0),
      .id_1()
  );
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input tri1 id_2,
    inout wor id_3,
    input tri id_4,
    output supply1 id_5,
    input logic id_6,
    input supply1 id_7,
    output logic id_8
);
  assign id_8 = id_6;
  module_0 modCall_1 ();
  assign id_3 = 1;
  always @(1) begin : LABEL_0
    id_8 <= 1;
  end
endmodule
