module logic_gates_tb();

  reg a, b;
  wire [9:0] y;

  logic_gates DUT(a, b, y); // DUT instantiation

  initial begin
   integer i;
     for (i=0;i<4;i=i+1) begin
 	{a,b}= 2'di;
 	#10;
	end
  end

  initial begin
    $monitor("Time=%0t a=%b b=%b y=%b", $time, a, b, y);
  end

endmodule
