ARM MP0127
"DMBdWW Rfe DpAddrdR DpCtrldW PosWR Fre"
Cycle=Rfe DpAddrdR DpCtrldW PosWR Fre DMBdWW
Relax=[Fre,DMBdWW,Rfe]
Safe=PosWR DpAddrdR DpCtrldW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMBdWW Rfe DpAddrdR DpCtrldW PosWR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | LDR R0,[%y1]    ;
 STR R0,[%x0] | EOR R1,R0,R0    ;
 DMB          | LDR R2,[R1,%z1] ;
 MOV R1,#1    | CMP R2,R2       ;
 STR R1,[%y0] | BNE LC00        ;
              | LC00:           ;
              | MOV R3,#1       ;
              | STR R3,[%x1]    ;
              | LDR R4,[%x1]    ;
exists
(x=2 /\ 1:R0=1 /\ 1:R4=1)
