# Reading pref.tcl
# do 3bitcounter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/3bitcounter {C:/Verilog-Projects/3bitcounter/baseline_c5gx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:24 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/3bitcounter" C:/Verilog-Projects/3bitcounter/baseline_c5gx.v 
# -- Compiling module baseline_c5gx
# 
# Top level modules:
# 	baseline_c5gx
# End time: 15:39:24 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/3bitcounter {C:/Verilog-Projects/3bitcounter/counter3bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:24 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/3bitcounter" C:/Verilog-Projects/3bitcounter/counter3bit.v 
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# End time: 15:39:26 on Apr 12,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vsim work.baseline_c5gx
# vsim work.baseline_c5gx 
# Start time: 15:39:33 on Apr 12,2024
# Loading work.baseline_c5gx
# Loading work.counter3bit
# End time: 15:39:40 on Apr 12,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
