#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  3 01:19:56 2019
# Process ID: 24548
# Current directory: G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2
# Command line: vivado.exe -log image_dvi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_dvi_top.tcl
# Log file: G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2/image_dvi_top.vds
# Journal file: G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source image_dvi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 257.828 ; gain = 35.559
Command: synth_design -top image_dvi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 363.063 ; gain = 99.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'image_dvi_top' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:11]
INFO: [Synth 8-3491] module 'clk_div' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/clk_div.vhd:4' bound to instance 'clk_div_0' of component 'clk_div' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clk_div' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/clk_div.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/clk_div.vhd:9]
INFO: [Synth 8-3491] module 'picture' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:14' bound to instance 'picture_0' of component 'picture' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'picture' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:26]
INFO: [Synth 8-3491] module 'picture_blk_mem_gen_0_0' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2/.Xil/Vivado-24548-MSI/realtime/picture_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'picture' of component 'picture_blk_mem_gen_0_0' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:47]
INFO: [Synth 8-638] synthesizing module 'picture_blk_mem_gen_0_0' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2/.Xil/Vivado-24548-MSI/realtime/picture_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'picture' (2#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:26]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/vga_ctrl_conditional.vhd:6' bound to instance 'vga_ctrl_0' of component 'vga_ctrl' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/vga_ctrl_conditional.vhd:15]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/vga_ctrl_conditional.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/vga_ctrl_conditional.vhd:15]
INFO: [Synth 8-3491] module 'color_8bit_24bit' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/color_8bit_24bit.vhd:7' bound to instance 'color_8_24_0' of component 'color_8bit_24bit' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'color_8bit_24bit' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/color_8bit_24bit.vhd:17]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/color_8bit_24bit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'color_8bit_24bit' (4#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/color_8bit_24bit.vhd:17]
WARNING: [Synth 8-5640] Port 'arst_n' is missing in component declaration [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:46]
INFO: [Synth 8-3491] module 'rgb2dvi' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/rgb2dvi.vhd:62' bound to instance 'rgb2dvi_0' of component 'rgb2dvi' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:46]
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (5#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (6#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (6#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:97]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 6.250000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element pLockGained_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (7#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (8#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (9#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (10#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/rgb2dvi.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'image_dvi_top' (11#1) [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:11]
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port SerialClk
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 418.000 ; gain = 154.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 418.000 ; gain = 154.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 418.000 ; gain = 154.863
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/ip/picture_blk_mem_gen_0_0/picture_blk_mem_gen_0_0/Rom_Coe_blk_mem_gen_0_0_in_context.xdc] for cell 'picture_0/picture'
Finished Parsing XDC File [g:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/ip/picture_blk_mem_gen_0_0/picture_blk_mem_gen_0_0/Rom_Coe_blk_mem_gen_0_0_in_context.xdc] for cell 'picture_0/picture'
Parsing XDC File [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/img_hdmi/new/img_dvi_top.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '}', please type 'get_ports -help' for usage info. [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/img_hdmi/new/img_dvi_top.xdc:16]
Finished Parsing XDC File [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/img_hdmi/new/img_dvi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/img_hdmi/new/img_dvi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/image_dvi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/image_dvi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 754.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 754.801 ; gain = 491.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 754.801 ; gain = 491.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for picture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for picture_0/picture. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 754.801 ; gain = 491.664
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "counter_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_v" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 754.801 ; gain = 491.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 11    
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module color_8bit_24bit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_1_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_2_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_1_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_2_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_2_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_1_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:114]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_2_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:148]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_1_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_2_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_1_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_2_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_2_reg' [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_1_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_2_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_1_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_2_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_1_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_2_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_1_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_2_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_1_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_2_reg was removed.  [G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[9]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[11]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[10]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[12]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[8]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[1]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[3]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[2]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[4]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[5]' (FDE) to 'color_8_24_0/color_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[0]' (FDE) to 'color_8_24_0/color_24_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[17]' (FDE) to 'color_8_24_0/color_24_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[19]' (FDE) to 'color_8_24_0/color_24_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[18]' (FDE) to 'color_8_24_0/color_24_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[20]' (FDE) to 'color_8_24_0/color_24_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\color_8_24_0/color_24_reg[16] )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[5]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[8] )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]' (FDS) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]' (FDR) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]' (FDR) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]' (FDS) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]' (FDR) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]' (FDS) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]' (FDR) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]' (FDR) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]'
WARNING: [Synth 8-3332] Sequential element (color_8_24_0/color_24_reg[16]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[1]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]) is unused and will be removed from module image_dvi_top.
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3] )
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[1]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[1]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]) is unused and will be removed from module image_dvi_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 754.801 ; gain = 491.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 754.801 ; gain = 491.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 767.844 ; gain = 504.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2] )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]' (FDS) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2] )
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2]) is unused and will be removed from module image_dvi_top.
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[8]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[8] )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]' (FDR) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8] )
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]) is unused and will be removed from module image_dvi_top.
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]' (FDS) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]'
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]) is unused and will be removed from module image_dvi_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |picture_blk_mem_gen_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |picture_blk_mem_gen_0_0_bbox_0 |     1|
|2     |BUFG                           |     2|
|3     |CARRY4                         |    24|
|4     |LUT1                           |     4|
|5     |LUT2                           |    19|
|6     |LUT3                           |    30|
|7     |LUT4                           |    22|
|8     |LUT5                           |    19|
|9     |LUT6                           |    30|
|10    |OSERDESE2                      |     4|
|11    |OSERDESE2_1                    |     4|
|12    |PLLE2_ADV                      |     1|
|13    |FDCE                           |     3|
|14    |FDPE                           |     5|
|15    |FDRE                           |   138|
|16    |FDSE                           |     8|
|17    |IBUF                           |     2|
|18    |OBUFDS                         |     4|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------+------+
|      |Instance                             |Module                    |Cells |
+------+-------------------------------------+--------------------------+------+
|1     |top                                  |                          |   327|
|2     |  picture_0                          |picture                   |     8|
|3     |  clk_div_0                          |clk_div                   |    64|
|4     |  color_8_24_0                       |color_8bit_24bit          |    32|
|5     |  rgb2dvi_0                          |rgb2dvi                   |   146|
|6     |    \ClockGenInternal.ClockGenX      |ClockGen                  |    11|
|7     |      LockLostReset                  |ResetBridge_5             |     2|
|8     |        SyncAsyncx                   |SyncAsync_6               |     2|
|9     |      PLL_LockSyncAsync              |SyncAsync__parameterized1 |     2|
|10    |    ClockSerializer                  |OutputSERDES              |     3|
|11    |    \DataEncoders[0].DataEncoder     |TMDS_Encoder              |    55|
|12    |    \DataEncoders[0].DataSerializer  |OutputSERDES_0            |     3|
|13    |    \DataEncoders[1].DataEncoder     |TMDS_Encoder_1            |    29|
|14    |    \DataEncoders[1].DataSerializer  |OutputSERDES_2            |     3|
|15    |    \DataEncoders[2].DataEncoder     |TMDS_Encoder_3            |    37|
|16    |    \DataEncoders[2].DataSerializer  |OutputSERDES_4            |     3|
|17    |    LockLostReset                    |ResetBridge               |     2|
|18    |      SyncAsyncx                     |SyncAsync                 |     2|
|19    |  vga_ctrl_0                         |vga_ctrl                  |    73|
+------+-------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 770.773 ; gain = 170.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 770.773 ; gain = 507.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 770.773 ; gain = 512.945
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_2/image_dvi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_dvi_top_utilization_synth.rpt -pb image_dvi_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 770.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 01:21:03 2019...
