#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EE139PC18

# Thu Apr 26 22:37:46 2018

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3e.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\PID Project\PID_Controller\hdl\derivative_calc.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\error_calc.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\error_sr.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\integral_calc.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\PID_controller.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\pid_sum.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\PSU_controller.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\pwm_ctl.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\pwm_tx.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\sig_gen.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\spi_clk.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\spi_ctl.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\spi_rx.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\spi_stp.v" (library work)
@I::"C:\PID Project\PID_Controller\hdl\controller.v" (library work)
Verilog syntax check successful!
Selecting top level module PSU_Top_Level
@N: CG364 :"C:\PID Project\PID_Controller\hdl\PSU_controller.v":21:7:21:20|Synthesizing module PSU_controller in library work.

@N: CG364 :"C:\PID Project\PID_Controller\hdl\controller.v":21:7:21:16|Synthesizing module controller in library work.

	AVG_WAIT=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	CALC_ERROR=32'b00000000000000000000000000000001
	SHIFT_AVG=32'b00000000000000000000000000000010
	CALC_AVG=32'b00000000000000000000000000000011
	WAIT_AVG=32'b00000000000000000000000000000100
	SHIFT_INT=32'b00000000000000000000000000000101
	CALC_INT=32'b00000000000000000000000000000110
	WAIT_INT=32'b00000000000000000000000000000111
	CALC_DERIV=32'b00000000000000000000000000001000
	CALC_SUM=32'b00000000000000000000000000001001
	WAIT_SUM=32'b00000000000000000000000000001010
	CALC_PWM=32'b00000000000000000000000000001011
	CALC_ID=32'b00000000000000000000000000001100
	CALC_AVG_ID=32'b00000000000000000000000000001101
	PWM_WAIT=32'b00000000000000000000000000001110
	CHANGE_PWM=32'b00000000000000000000000000001111
   Generated name = controller_Z1

@N: CG364 :"C:\PID Project\PID_Controller\hdl\error_calc.v":21:7:21:16|Synthesizing module error_calc in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
	SPI_WIDTH=32'b00000000000000000000000000001100
   Generated name = error_calc_13s_12s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\integral_calc.v":21:7:21:19|Synthesizing module integral_calc in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
   Generated name = integral_calc_13s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\error_sr.v":21:7:21:14|Synthesizing module error_sr in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
	SR_LENGTH=32'b00000000000000000000000000000100
   Generated name = error_sr_13s_4s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\error_sr.v":21:7:21:14|Synthesizing module error_sr in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
	SR_LENGTH=32'b00000000000000000000000000000011
   Generated name = error_sr_13s_3

@N: CG364 :"C:\PID Project\PID_Controller\hdl\derivative_calc.v":20:7:20:21|Synthesizing module derivative_calc in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
   Generated name = derivative_calc_13s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\error_sr.v":21:7:21:14|Synthesizing module error_sr in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
	SR_LENGTH=32'b00000000000000000000000001000000
   Generated name = error_sr_13s_64s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\pid_sum.v":21:7:21:13|Synthesizing module pid_sum in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
   Generated name = pid_sum_13s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\spi_clk.v":21:7:21:13|Synthesizing module spi_clk in library work.

	DIVIDER=32'b00000000000000000000000000001011
   Generated name = spi_clk_11s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\spi_stp.v":20:7:20:13|Synthesizing module spi_stp in library work.

	ADC_WIDTH=32'b00000000000000000000000000001100
   Generated name = spi_stp_12s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\spi_ctl.v":21:7:21:13|Synthesizing module spi_ctl in library work.

	ADC_WIDTH=32'b00000000000000000000000000001100
   Generated name = spi_ctl_12s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\sig_gen.v":21:7:21:13|Synthesizing module sig_gen in library work.

@N: CG364 :"C:\PID Project\PID_Controller\hdl\spi_rx.v":21:7:21:12|Synthesizing module spi_rx in library work.

	ADC_WIDTH=32'b00000000000000000000000000001100
   Generated name = spi_rx_12s

@N: CG364 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":21:7:21:13|Synthesizing module pwm_ctl in library work.

	ON_TIME=32'b00000000000000000000000110010000
	CNT_WIDTH=32'b00000000000000000000000000100000
	ADC_WIDTH=32'b00000000000000000000000000001101
	IDLE=32'b00000000000000000000000000000000
	ADJUST=32'b00000000000000000000000000000001
	CALC=32'b00000000000000000000000000000010
	FIX=32'b00000000000000000000000000000011
   Generated name = pwm_ctl_400s_32s_13s_0_1_2_3

@W: CG360 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":39:15:39:18|Removing wire sgt3, as there is no assignment to it.
@W: CL169 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":48:0:48:5|Pruning unused register id[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":48:0:48:5|Pruning unused register sum_rem[15:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":48:0:48:5|Pruning register bits 39 to 24 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":48:0:48:5|Pruning register bits 7 to 0 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\PID Project\PID_Controller\hdl\pwm_tx.v":21:7:21:12|Synthesizing module pwm_tx in library work.

	ON_DIV=32'b00000000000000000000000110010000
	CNT_WIDTH=32'b00000000000000000000000000100000
	ADC_WIDTH=32'b00000000000000000000000000001101
	SECONDARY_DELAY=32'b00000000000000000000000000001010
	START_OFF_DIV=32'b00000000000000000000001111101000
   Generated name = pwm_tx_400s_32s_13s_10_1000s

@W: CG133 :"C:\PID Project\PID_Controller\hdl\pwm_tx.v":35:29:35:35|Object sec_lim is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\PID Project\PID_Controller\hdl\pwm_tx.v":36:13:36:25|Object cur_secondary is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":21:7:21:20|Synthesizing module PID_controller in library work.

	ADC_WIDTH=32'b00000000000000000000000000001101
	SPI_WIDTH=32'b00000000000000000000000000001100
	INTEGRAL_LENGTH=32'b00000000000000000000000001000000
	INTEGRAL_DIV=32'b00000000000000000000000000000110
	AVG_LENGTH=32'b00000000000000000000000000000100
	AVG_DIV=32'b00000000000000000000000000000010
	CNT_WIDTH=32'b00000000000000000000000000100000
	SPI_CLK_DIVIDER=32'b00000000000000000000000000001011
	ON_DIV=32'b00000000000000000000000110010000
	START_OFF_DIV=32'b00000000000000000000001111101000
	TARGET_V=32'b00000000000000000000010101111110
	K_I=32'b00000000000000000000000001010000
	K_D=32'b00000000000000000000000000000000
	K_P=32'b00000000000000000000000001000000
   Generated name = PID_controller_Z2

@W: CS263 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":94:37:94:44|Port-width mismatch for port target_v. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":116:32:116:34|Port-width mismatch for port k_p. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":116:43:116:45|Port-width mismatch for port k_d. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":116:54:116:56|Port-width mismatch for port k_i. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":134:114:134:122|Port-width mismatch for port pre_delay. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":134:138:134:147|Port-width mismatch for port post_delay. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":48:20:48:22|Object k_i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":48:25:48:27|Object k_p is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":48:30:48:32|Object k_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":48:35:48:43|Object cur_const is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":53:11:53:16|Removing wire choose, as there is no assignment to it.
@W: CG133 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":54:20:54:27|Object target_v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":55:21:55:29|Removing wire pre_delay, as there is no assignment to it.
@W: CG360 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":55:32:55:41|Removing wire post_delay, as there is no assignment to it.
@W: CG360 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":62:5:62:14|Removing wire src_select, as there is no assignment to it.
@W: CG360 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":64:5:64:11|Removing wire pwm_clk, as there is no assignment to it.
@W: CG360 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":64:14:64:17|Removing wire lock, as there is no assignment to it.
@W: CL168 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":144:8:144:17|Removing instance CHOOSE_SIG because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":142:8:142:14|Removing instance DEC_SIG because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":140:8:140:14|Removing instance INC_SIG because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v":21:7:21:19|Synthesizing module PSU_Top_Level in library work.

@W: CL156 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":134:114:134:122|*Input un1_PRE_DELAY[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":134:138:134:147|*Input un1_POST_DELAY[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\PID Project\PID_Controller\hdl\PID_controller.v":146:49:146:54|*Input fm_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\PID Project\PID_Controller\hdl\pwm_tx.v":30:26:30:34|Input pre_delay is unused.
@N: CL159 :"C:\PID Project\PID_Controller\hdl\pwm_tx.v":30:37:30:46|Input post_delay is unused.
@N: CL201 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL246 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":27:26:27:28|Input port bits 38 to 24 of sum[39:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\PID Project\PID_Controller\hdl\pwm_ctl.v":28:26:28:30|Input id_ff is unused.
@N: CL201 :"C:\PID Project\PID_Controller\hdl\spi_ctl.v":39:0:39:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL201 :"C:\PID Project\PID_Controller\hdl\pid_sum.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL201 :"C:\PID Project\PID_Controller\hdl\integral_calc.v":34:0:34:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Optimizing register bit avg_count[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Pruning register bits 15 to 2 of avg_count[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\PID Project\PID_Controller\hdl\controller.v":50:0:50:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 14 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001110
   001111
@W: CL190 :"C:\PID Project\PID_Controller\hdl\PSU_controller.v":35:0:35:5|Optimizing register bit cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\PSU_controller.v":35:0:35:5|Optimizing register bit cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\PID Project\PID_Controller\hdl\PSU_controller.v":35:0:35:5|Optimizing register bit cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\PID Project\PID_Controller\hdl\PSU_controller.v":35:0:35:5|Pruning register bits 15 to 13 of cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\PID Project\PID_Controller\hdl\PSU_controller.v":35:0:35:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 26 22:37:46 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v":21:7:21:19|Selected library: work cell: PSU_Top_Level view verilog as top level
@N: NF107 :"C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v":21:7:21:19|Selected library: work cell: PSU_Top_Level view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 26 22:37:47 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 26 22:37:47 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v":21:7:21:19|Selected library: work cell: PSU_Top_Level view verilog as top level
@N: NF107 :"C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v":21:7:21:19|Selected library: work cell: PSU_Top_Level view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 26 22:37:48 2018

###########################################################]
Pre-mapping Report

# Thu Apr 26 22:37:48 2018

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\PID Project\PID_Controller\synthesis\PSU_Top_Level_scck.rpt 
Printing clock  summary report in "C:\PID Project\PID_Controller\synthesis\PSU_Top_Level_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance d_adj[12:0] (in view: work.pid_sum_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":146:8:146:15|Removing instance FM_CYCLE (in view: work.PID_controller_Z2_4(verilog)) of type view:work.sig_gen_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance d_adj[12:0] (in view: work.pid_sum_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":146:8:146:15|Removing instance FM_CYCLE (in view: work.PID_controller_Z2_3(verilog)) of type view:work.sig_gen_2_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance d_adj[12:0] (in view: work.pid_sum_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":146:8:146:15|Removing instance FM_CYCLE (in view: work.PID_controller_Z2_2(verilog)) of type view:work.sig_gen_2_3(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance d_adj[12:0] (in view: work.pid_sum_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":146:8:146:15|Removing instance FM_CYCLE (in view: work.PID_controller_Z2_1(verilog)) of type view:work.sig_gen_2_5(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance d_adj[12:0] (in view: work.pid_sum_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":146:8:146:15|Removing instance FM_CYCLE (in view: work.PID_controller_Z2_0(verilog)) of type view:work.sig_gen_2_7(verilog) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":84:41:84:47|Removing instance ID_DCLC (in view: work.PID_controller_Z2_4(verilog)) of type view:work.derivative_calc_13s_1_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":84:41:84:47|Removing instance ID_DCLC (in view: work.PID_controller_Z2_3(verilog)) of type view:work.derivative_calc_13s_1_2(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":84:41:84:47|Removing instance ID_DCLC (in view: work.PID_controller_Z2_2(verilog)) of type view:work.derivative_calc_13s_1_4(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":84:41:84:47|Removing instance ID_DCLC (in view: work.PID_controller_Z2_1(verilog)) of type view:work.derivative_calc_13s_1_6(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":84:41:84:47|Removing instance ID_DCLC (in view: work.PID_controller_Z2_0(verilog)) of type view:work.derivative_calc_13s_1_8(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[12:0] (in view: work.derivative_calc_13s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":81:51:81:58|Removing instance ID_AVGSR (in view: work.PID_controller_Z2_4(verilog)) of type view:work.error_sr_13s_3_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[12:0] (in view: work.derivative_calc_13s_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":81:51:81:58|Removing instance ID_AVGSR (in view: work.PID_controller_Z2_3(verilog)) of type view:work.error_sr_13s_3_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[12:0] (in view: work.derivative_calc_13s_1_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":81:51:81:58|Removing instance ID_AVGSR (in view: work.PID_controller_Z2_2(verilog)) of type view:work.error_sr_13s_3_2(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[12:0] (in view: work.derivative_calc_13s_1_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":81:51:81:58|Removing instance ID_AVGSR (in view: work.PID_controller_Z2_1(verilog)) of type view:work.error_sr_13s_3_3(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[12:0] (in view: work.derivative_calc_13s_1_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":81:51:81:58|Removing instance ID_AVGSR (in view: work.PID_controller_Z2_0(verilog)) of type view:work.error_sr_13s_3_4(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":72:59:72:63|Removing instance IDREG (in view: work.PID_controller_Z2_4(verilog)) of type view:work.error_calc_13s_12s_1_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":72:59:72:63|Removing instance IDREG (in view: work.PID_controller_Z2_3(verilog)) of type view:work.error_calc_13s_12s_1_2(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":72:59:72:63|Removing instance IDREG (in view: work.PID_controller_Z2_2(verilog)) of type view:work.error_calc_13s_12s_1_4(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":72:59:72:63|Removing instance IDREG (in view: work.PID_controller_Z2_1(verilog)) of type view:work.error_calc_13s_12s_1_6(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":72:59:72:63|Removing instance IDREG (in view: work.PID_controller_Z2_0(verilog)) of type view:work.error_calc_13s_12s_1_8(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_calc.v":36:0:36:5|Removing sequential instance diffreg[12:0] (in view: work.error_calc_13s_12s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":75:39:75:49|Removing instance ID_AVG_CALC (in view: work.PID_controller_Z2_4(verilog)) of type view:work.integral_calc_13s_2_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_calc.v":36:0:36:5|Removing sequential instance diffreg[12:0] (in view: work.error_calc_13s_12s_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":75:39:75:49|Removing instance ID_AVG_CALC (in view: work.PID_controller_Z2_3(verilog)) of type view:work.integral_calc_13s_2_3(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_calc.v":36:0:36:5|Removing sequential instance diffreg[12:0] (in view: work.error_calc_13s_12s_1_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":75:39:75:49|Removing instance ID_AVG_CALC (in view: work.PID_controller_Z2_2(verilog)) of type view:work.integral_calc_13s_2_6(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_calc.v":36:0:36:5|Removing sequential instance diffreg[12:0] (in view: work.error_calc_13s_12s_1_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":75:39:75:49|Removing instance ID_AVG_CALC (in view: work.PID_controller_Z2_1(verilog)) of type view:work.integral_calc_13s_2_9(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_calc.v":36:0:36:5|Removing sequential instance diffreg[12:0] (in view: work.error_calc_13s_12s_1_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":75:39:75:49|Removing instance ID_AVG_CALC (in view: work.PID_controller_Z2_0(verilog)) of type view:work.integral_calc_13s_2_12(verilog) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":78:58:78:68|Removing instance ID_SAMPLESR (in view: work.PID_controller_Z2_4(verilog)) of type view:work.error_sr_13s_4s_1_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":78:58:78:68|Removing instance ID_SAMPLESR (in view: work.PID_controller_Z2_3(verilog)) of type view:work.error_sr_13s_4s_1_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":78:58:78:68|Removing instance ID_SAMPLESR (in view: work.PID_controller_Z2_2(verilog)) of type view:work.error_sr_13s_4s_1_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":78:58:78:68|Removing instance ID_SAMPLESR (in view: work.PID_controller_Z2_1(verilog)) of type view:work.error_sr_13s_4s_1_6(verilog) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":78:58:78:68|Removing instance ID_SAMPLESR (in view: work.PID_controller_Z2_0(verilog)) of type view:work.error_sr_13s_4s_1_8(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_3_[12:0] (in view: work.error_sr_13s_4s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_3_[12:0] (in view: work.error_sr_13s_4s_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_3_[12:0] (in view: work.error_sr_13s_4s_1_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_3_[12:0] (in view: work.error_sr_13s_4s_1_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_3_[12:0] (in view: work.error_sr_13s_4s_1_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_4s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\spi_rx.v":38:33:38:38|Removing instance ID_STP (in view: work.spi_rx_12s_0(verilog)) of type view:work.spi_stp_12s_0_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_4s_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\spi_rx.v":38:33:38:38|Removing instance ID_STP (in view: work.spi_rx_12s_1(verilog)) of type view:work.spi_stp_12s_0_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_4s_1_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\spi_rx.v":38:33:38:38|Removing instance ID_STP (in view: work.spi_rx_12s_2(verilog)) of type view:work.spi_stp_12s_0_2(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_4s_1_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\spi_rx.v":38:33:38:38|Removing instance ID_STP (in view: work.spi_rx_12s_3(verilog)) of type view:work.spi_stp_12s_0_3(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_2_[12:0] (in view: work.error_sr_13s_4s_1_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\spi_rx.v":38:33:38:38|Removing instance ID_STP (in view: work.spi_rx_12s_4(verilog)) of type view:work.spi_stp_12s_0_4(verilog) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_4s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_4s_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_4s_1_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_4s_1_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_1_[12:0] (in view: work.error_sr_13s_4s_1_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_4s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_4s_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_4s_1_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_4s_1_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Removing sequential instance sr_0_[12:0] (in view: work.error_sr_13s_4s_1_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)



Clock Summary
*****************

Start                                    Requested     Requested     Clock        Clock                   Clock
Clock                                    Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------
PSU_Top_Level|clk                        100.0 MHz     10.000        inferred     Inferred_clkgroup_0     6346 
spi_clk_11s_0|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5     32   
spi_clk_11s_1|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_4     32   
spi_clk_11s_2|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3     32   
spi_clk_11s_3|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     32   
spi_clk_11s_4|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     32   
===============================================================================================================

@W: MT530 :"c:\pid project\pid_controller\hdl\psu_controller.v":35:0:35:5|Found inferred clock PSU_Top_Level|clk which controls 6346 sequential elements including PSU_CTL.state[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\pid_controller\hdl\spi_stp.v":32:0:32:5|Found inferred clock spi_clk_11s_4|cur_clk_inferred_clock which controls 32 sequential elements including PID_15.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\pid_controller\hdl\spi_stp.v":32:0:32:5|Found inferred clock spi_clk_11s_3|cur_clk_inferred_clock which controls 32 sequential elements including PID_5.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\pid_controller\hdl\spi_stp.v":32:0:32:5|Found inferred clock spi_clk_11s_2|cur_clk_inferred_clock which controls 32 sequential elements including PID_FB.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\pid_controller\hdl\spi_stp.v":32:0:32:5|Found inferred clock spi_clk_11s_1|cur_clk_inferred_clock which controls 32 sequential elements including PID_33.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\pid_controller\hdl\spi_stp.v":32:0:32:5|Found inferred clock spi_clk_11s_0|cur_clk_inferred_clock which controls 32 sequential elements including PID_12.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 121MB)

Encoding state machine state[2:0] (in view: work.PSU_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[13:0] (in view: work.controller_Z1_0(verilog))
original code -> new code
   000000 -> 00000000000001
   000001 -> 00000000000010
   000010 -> 00000000000100
   000011 -> 00000000001000
   000100 -> 00000000010000
   000101 -> 00000000100000
   000110 -> 00000001000000
   000111 -> 00000010000000
   001000 -> 00000100000000
   001001 -> 00001000000000
   001010 -> 00010000000000
   001011 -> 00100000000000
   001110 -> 01000000000000
   001111 -> 10000000000000
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[6:0] (in view: work.pid_sum_13s_0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_0(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_0(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":48:0:48:5|There are no possible illegal states for state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_0(verilog)); safe FSM implementation is not required.
Encoding state machine state[13:0] (in view: work.controller_Z1_1(verilog))
original code -> new code
   000000 -> 00000000000001
   000001 -> 00000000000010
   000010 -> 00000000000100
   000011 -> 00000000001000
   000100 -> 00000000010000
   000101 -> 00000000100000
   000110 -> 00000001000000
   000111 -> 00000010000000
   001000 -> 00000100000000
   001001 -> 00001000000000
   001010 -> 00010000000000
   001011 -> 00100000000000
   001110 -> 01000000000000
   001111 -> 10000000000000
Encoding state machine state[2:0] (in view: work.integral_calc_13s_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[6:0] (in view: work.pid_sum_13s_1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":48:0:48:5|There are no possible illegal states for state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[13:0] (in view: work.controller_Z1_2(verilog))
original code -> new code
   000000 -> 00000000000001
   000001 -> 00000000000010
   000010 -> 00000000000100
   000011 -> 00000000001000
   000100 -> 00000000010000
   000101 -> 00000000100000
   000110 -> 00000001000000
   000111 -> 00000010000000
   001000 -> 00000100000000
   001001 -> 00001000000000
   001010 -> 00010000000000
   001011 -> 00100000000000
   001110 -> 01000000000000
   001111 -> 10000000000000
Encoding state machine state[2:0] (in view: work.integral_calc_13s_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[6:0] (in view: work.pid_sum_13s_2(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_2(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_2(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":48:0:48:5|There are no possible illegal states for state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_2(verilog)); safe FSM implementation is not required.
Encoding state machine state[13:0] (in view: work.controller_Z1_3(verilog))
original code -> new code
   000000 -> 00000000000001
   000001 -> 00000000000010
   000010 -> 00000000000100
   000011 -> 00000000001000
   000100 -> 00000000010000
   000101 -> 00000000100000
   000110 -> 00000001000000
   000111 -> 00000010000000
   001000 -> 00000100000000
   001001 -> 00001000000000
   001010 -> 00010000000000
   001011 -> 00100000000000
   001110 -> 01000000000000
   001111 -> 10000000000000
Encoding state machine state[2:0] (in view: work.integral_calc_13s_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[6:0] (in view: work.pid_sum_13s_3(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_3(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_3(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_4(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":48:0:48:5|There are no possible illegal states for state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_4(verilog)); safe FSM implementation is not required.
Encoding state machine state[13:0] (in view: work.controller_Z1_4(verilog))
original code -> new code
   000000 -> 00000000000001
   000001 -> 00000000000010
   000010 -> 00000000000100
   000011 -> 00000000001000
   000100 -> 00000000010000
   000101 -> 00000000100000
   000110 -> 00000001000000
   000111 -> 00000010000000
   001000 -> 00000100000000
   001001 -> 00001000000000
   001010 -> 00010000000000
   001011 -> 00100000000000
   001110 -> 01000000000000
   001111 -> 10000000000000
Encoding state machine state[2:0] (in view: work.integral_calc_13s_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[6:0] (in view: work.pid_sum_13s_4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_4(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_4(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_5(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":48:0:48:5|There are no possible illegal states for state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_5(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[22] (in view: work.pid_sum_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[23] (in view: work.pid_sum_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[24] (in view: work.pid_sum_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[25] (in view: work.pid_sum_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[0] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[1] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[2] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[3] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[4] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[5] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[6] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[7] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[8] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[9] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[10] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[11] (in view: work.derivative_calc_13s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[22] (in view: work.pid_sum_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[23] (in view: work.pid_sum_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[24] (in view: work.pid_sum_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[25] (in view: work.pid_sum_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[0] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[1] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[2] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[3] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[4] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[5] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[6] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[7] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[8] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[9] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[10] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[11] (in view: work.derivative_calc_13s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[22] (in view: work.pid_sum_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[23] (in view: work.pid_sum_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[24] (in view: work.pid_sum_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[25] (in view: work.pid_sum_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[0] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[1] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[2] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[3] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[4] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[5] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[6] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[7] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[8] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[9] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[10] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[11] (in view: work.derivative_calc_13s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[22] (in view: work.pid_sum_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[23] (in view: work.pid_sum_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[24] (in view: work.pid_sum_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[25] (in view: work.pid_sum_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[0] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[1] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[2] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[3] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[4] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[5] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[6] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[7] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[8] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[9] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[10] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[11] (in view: work.derivative_calc_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[22] (in view: work.pid_sum_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[23] (in view: work.pid_sum_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[24] (in view: work.pid_sum_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[25] (in view: work.pid_sum_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[0] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[1] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[2] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[3] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[4] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[5] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[6] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[7] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[8] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[9] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[10] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[11] (in view: work.derivative_calc_13s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 41MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 26 22:37:49 2018

###########################################################]
Map & Optimize Report

# Thu Apr 26 22:37:49 2018

Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 119MB)

Encoding state machine state[2:0] (in view: work.PSU_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\pid project\pid_controller\hdl\psu_controller.v":35:0:35:5|Found counter in view:work.PSU_controller(verilog) instance cnt[12:0] 
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z2_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z2_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z2_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z2_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[13:0] (in view: work.controller_Z1(verilog))
original code -> new code
   000000 -> 00000000000001
   000001 -> 00000000000010
   000010 -> 00000000000100
   000011 -> 00000000001000
   000100 -> 00000000010000
   000101 -> 00000000100000
   000110 -> 00000001000000
   000111 -> 00000010000000
   001000 -> 00000100000000
   001001 -> 00001000000000
   001010 -> 00010000000000
   001011 -> 00100000000000
   001110 -> 01000000000000
   001111 -> 10000000000000
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[15] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[14] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[13] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[12] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[11] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[10] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[9] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[8] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[7] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[6] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[5] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[4] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[3] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[2] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[1] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit count[0] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Removing FSM register state[11] (in view view:work.controller_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Register bit state[12] (in view view:work.controller_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\pid project\pid_controller\hdl\controller.v":50:0:50:5|Removing FSM register state[13] (in view view:work.controller_Z1(verilog)) because its output is a constant.
Encoding state machine state[2:0] (in view: work.integral_calc_13s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF176 |Default generator successful 
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs0_a_0[12:0]'
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs1_a_1[12:0]'
Encoding state machine state[2:0] (in view: work.integral_calc_13s_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs0_a_0[12:0]'
@N: MF238 :"c:\pid project\pid_controller\hdl\integral_calc.v":34:0:34:5|Found 13-bit incrementor, 'inf_abs1_a_1[12:0]'
@N: MF184 :"c:\pid project\pid_controller\hdl\derivative_calc.v":33:21:33:43|Found 13 by 13 bit subtractor, 'un2_deriv_out_0_0[12:0]'
@N: MF176 |Default generator successful 
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[0] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[1] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[2] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[3] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[4] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[5] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[6] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[7] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[8] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[9] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[10] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\derivative_calc.v":29:0:29:5|Removing sequential instance deriv_out[11] (in view: work.derivative_calc_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[6:0] (in view: work.pid_sum_13s(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Found 13-bit incrementor, 'inf_abs1_a_2[12:0]'
@N: MF238 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Found 26-bit incrementor, 'inf_abs2_a_0[25:0]'
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[24] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[23] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[22] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[21] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[20] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[19] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[5] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[4] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[3] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[2] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[1] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit preg[0] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit ireg[3] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit ireg[2] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit ireg[1] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Register bit ireg[0] (in view view:work.pid_sum_13s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[22] (in view: work.pid_sum_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[23] (in view: work.pid_sum_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[24] (in view: work.pid_sum_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\pid project\pid_controller\hdl\pid_sum.v":48:0:48:5|Removing sequential instance i_adj[25] (in view: work.pid_sum_13s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF238 :"c:\pid project\pid_controller\hdl\spi_clk.v":40:17:40:26|Found 9-bit incrementor, 'un3_counter[8:0]'
@N: MO231 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found counter in view:work.spi_ctl_12s_0(verilog) instance cnt[15:0] 
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_0(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_0(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_3(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":48:0:48:5|There are no possible illegal states for state machine state[3:0] (in view: work.pwm_ctl_400s_32s_13s_0_1_2_3(verilog)); safe FSM implementation is not required.
@N: MF176 |Default generator successful 
@N: MF238 :"c:\pid project\pid_controller\hdl\pwm_ctl.v":94:28:94:37|Found 24-bit incrementor, 'un1_nsum_adj[23:0]'
@N: MO231 :"c:\pid project\pid_controller\hdl\pwm_tx.v":49:0:49:5|Found counter in view:work.pwm_tx_400s_32s_13s_10_1000s(verilog) instance counter[31:0] 
@N: MF179 :"c:\pid project\pid_controller\hdl\pwm_tx.v":56:33:56:52|Found 32 by 32 bit less-than operator ('<') un1_counter_2 (in view: work.pwm_tx_400s_32s_13s_10_1000s(verilog))
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF238 :"c:\pid project\pid_controller\hdl\spi_clk.v":40:17:40:26|Found 9-bit incrementor, 'un3_counter[8:0]'
@N: MO231 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found counter in view:work.spi_ctl_12s_1(verilog) instance cnt[15:0] 
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_1(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z2_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z2_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z2_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z2_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF238 :"c:\pid project\pid_controller\hdl\spi_clk.v":40:17:40:26|Found 9-bit incrementor, 'un3_counter[8:0]'
@N: MO231 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found counter in view:work.spi_ctl_12s_2(verilog) instance cnt[15:0] 
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_2(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_2(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z2_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z2_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z2_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z2_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF238 :"c:\pid project\pid_controller\hdl\spi_clk.v":40:17:40:26|Found 9-bit incrementor, 'un3_counter[8:0]'
@N: MO231 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found counter in view:work.spi_ctl_12s_3(verilog) instance cnt[15:0] 
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_3(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z2_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z2_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z2_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z2_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF238 :"c:\pid project\pid_controller\hdl\spi_clk.v":40:17:40:26|Found 9-bit incrementor, 'un3_counter[8:0]'
@N: MO231 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found counter in view:work.spi_ctl_12s_4(verilog) instance cnt[15:0] 
Encoding state machine state[1:0] (in view: work.spi_ctl_12s_4(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|There are no possible illegal states for state machine state[1:0] (in view: work.spi_ctl_12s_4(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 177MB peak: 183MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 184MB peak: 190MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 192MB peak: 246MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 196MB peak: 246MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:10s; Memory used current: 259MB peak: 260MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:11s; Memory used current: 255MB peak: 261MB)


Finished preparing to map (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:11s; Memory used current: 265MB peak: 266MB)


Finished technology mapping (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:16s; Memory used current: 299MB peak: 325MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                   Fanout, notes                     
-------------------------------------------------------------------------------
PSU_CTL.state[0] / Q                         176                               
PID_15.CONTROLLER.state[2] / Q               50                                
PID_15.CONTROLLER.state[5] / Q               834                               
PID_15.INTSR.sr_0_[12] / Q                   65                                
PID_15.INTSR.sr_63_[12] / Q                  28                                
PID_15.INTCALC.integ[25] / Q                 60                                
PID_15.SUM.sumreg[39] / Q                    95                                
PID_15.PWM_TX.un1_counter_4[0] / Y           33                                
PID_15.PWM_CTL.state_ns_0_a2[0] / Y          31                                
PID_15.SUM.state[1] / Q                      37                                
PID_15.SUM.state[2] / Q                      76                                
PID_15.SUM.state[3] / Q                      32                                
PID_15.AVG_CALC.state[0] / Q                 51                                
PID_5.CONTROLLER.state[2] / Q                50                                
PID_5.CONTROLLER.state[5] / Q                834                               
PID_5.INTSR.sr_0_[12] / Q                    65                                
PID_5.INTSR.sr_63_[12] / Q                   26                                
PID_5.INTCALC.integ[25] / Q                  66                                
PID_5.SUM.sumreg[39] / Q                     91                                
PID_5.PWM_TX.un1_counter_4[0] / Y            33                                
PID_5.PWM_CTL.state_ns_0_a2[0] / Y           29                                
PID_5.SUM.state[1] / Q                       37                                
PID_5.SUM.state[2] / Q                       76                                
PID_5.SUM.state[3] / Q                       38                                
PID_5.INTCALC.state[0] / Q                   25                                
PID_5.AVG_CALC.state[0] / Q                  51                                
PID_FB.CONTROLLER.state[2] / Q               50                                
PID_FB.CONTROLLER.state[5] / Q               834                               
PID_FB.INTSR.sr_0_[12] / Q                   61                                
PID_FB.INTSR.sr_63_[12] / Q                  26                                
PID_FB.INTCALC.integ[25] / Q                 64                                
PID_FB.SUM.sumreg[39] / Q                    93                                
PID_FB.PWM_TX.un1_counter_4[0] / Y           33                                
PID_FB.PWM_CTL.state_ns_0_a2[0] / Y          33                                
PID_FB.SUM.state[1] / Q                      37                                
PID_FB.SUM.state[2] / Q                      76                                
PID_FB.SUM.state[3] / Q                      36                                
PID_FB.SUM.state[5] / Q                      25                                
PID_FB.AVG_CALC.state[0] / Q                 51                                
PID_33.CONTROLLER.state[2] / Q               50                                
PID_33.CONTROLLER.state[5] / Q               834                               
PID_33.INTSR.sr_0_[12] / Q                   71                                
PID_33.INTCALC.integ[25] / Q                 67                                
PID_33.SUM.sumreg[39] / Q                    89                                
PID_33.PWM_TX.un1_counter_4[0] / Y           33                                
PID_33.SUM.state[1] / Q                      37                                
PID_33.SUM.state[2] / Q                      76                                
PID_33.SUM.state[3] / Q                      39                                
PID_33.SUM.state[5] / Q                      28                                
PID_33.AVG_CALC.state[0] / Q                 51                                
PID_12.CONTROLLER.state[2] / Q               50                                
PID_12.CONTROLLER.state[5] / Q               834                               
PID_12.INTSR.sr_0_[12] / Q                   61                                
PID_12.INTSR.sr_63_[12] / Q                  28                                
PID_12.INTCALC.integ[25] / Q                 71                                
PID_12.SUM.sumreg[39] / Q                    93                                
PID_12.PWM_TX.un1_counter_4[0] / Y           33                                
PID_12.PWM_CTL.state_ns_0_a2[0] / Y          33                                
PID_12.SUM.state[1] / Q                      37                                
PID_12.SUM.state[2] / Q                      76                                
PID_12.SUM.state[3] / Q                      44                                
PID_12.SUM.state[5] / Q                      27                                
PID_12.AVG_CALC.state[0] / Q                 51                                
n_rst_pad / Y                                6205 : 6205 asynchronous set/reset
PID_FB.INTCALC.state_s0_0_a2 / Y             29                                
PID_FB.INTCALC.un1_next_int_0_iv[13] / Y     37                                
PID_FB.SUM.un1_state_1_0_a2 / Y              40                                
PID_FB.SUM.un1_next_sum_1_iv[26] / Y         40                                
PID_FB.PWM_CTL.un1_state_2 / Y               32                                
PID_15.SUM.un1_state_1_0_a2 / Y              40                                
PID_15.SUM.un1_next_sum_1_iv[26] / Y         42                                
PID_15.INTCALC.un1_next_int_0_iv[13] / Y     37                                
PID_15.INTCALC.state_s0_0_a2 / Y             29                                
PID_15.PWM_CTL.un1_state_2 / Y               32                                
PID_5.SUM.un1_next_sum_1_iv[26] / Y          40                                
PID_5.SUM.un1_state_1_0_a2 / Y               40                                
PID_5.INTCALC.un1_next_int_0_iv[13] / Y      37                                
PID_5.PWM_CTL.un1_state_2 / Y                32                                
PID_5.INTCALC.state_tr2_1 / Y                29                                
PID_33.INTCALC.un1_next_int_0_iv[13] / Y     37                                
PID_33.AVG_CALC.state_s0_0_a2 / Y            25                                
PID_33.SUM.next_sum_0_sqmuxa_1 / Y           29                                
PID_33.SUM.un1_state_1_0_a2 / Y              40                                
PID_33.PWM_CTL.un1_state_2 / Y               32                                
PID_33.SUM.un1_next_sum_1_iv[26] / Y         39                                
PID_33.INTCALC.state_tr2_1 / Y               29                                
PID_12.INTCALC.state_s0_0_a2 / Y             29                                
PID_12.PWM_CTL.un1_state_2 / Y               32                                
PID_12.SUM.un1_state_1_0_a2 / Y              40                                
PID_12.SUM.un1_next_sum_1_iv[26] / Y         40                                
PID_12.INTCALC.un1_next_int_0_iv[13] / Y     37                                
===============================================================================

@N: FP130 |Promoting Net n_rst_c on CLKBUF  n_rst_pad 
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: FP130 |Promoting Net PID_15.int_enable on CLKINT  I_173 
@N: FP130 |Promoting Net PID_5.int_enable on CLKINT  I_174 
@N: FP130 |Promoting Net PID_FB.int_enable on CLKINT  I_175 
@N: FP130 |Promoting Net PID_33.int_enable on CLKINT  I_176 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 301MB peak: 325MB)

Replicating Combinational Instance PID_12.INTCALC.un1_next_int_0_iv[13], fanout 37 segments 2
Replicating Combinational Instance PID_12.SUM.un1_next_sum_1_iv[26], fanout 40 segments 2
Replicating Combinational Instance PID_12.SUM.un1_state_1_0_a2, fanout 40 segments 2
Replicating Combinational Instance PID_12.PWM_CTL.un1_state_2, fanout 32 segments 2
Replicating Combinational Instance PID_12.INTCALC.state_s0_0_a2, fanout 29 segments 2
Replicating Combinational Instance PID_33.INTCALC.state_tr2_1, fanout 29 segments 2
Replicating Combinational Instance PID_33.SUM.un1_next_sum_1_iv[26], fanout 39 segments 2
Replicating Combinational Instance PID_33.PWM_CTL.un1_state_2, fanout 32 segments 2
Replicating Combinational Instance PID_33.SUM.un1_state_1_0_a2, fanout 40 segments 2
Replicating Combinational Instance PID_33.SUM.next_sum_0_sqmuxa_1, fanout 29 segments 2
Replicating Combinational Instance PID_33.AVG_CALC.state_s0_0_a2, fanout 25 segments 2
Replicating Combinational Instance PID_33.INTCALC.un1_next_int_0_iv[13], fanout 37 segments 2
Replicating Combinational Instance PID_5.INTCALC.state_tr2_1, fanout 29 segments 2
Replicating Combinational Instance PID_5.PWM_CTL.un1_state_2, fanout 32 segments 2
Replicating Combinational Instance PID_5.INTCALC.un1_next_int_0_iv[13], fanout 37 segments 2
Replicating Combinational Instance PID_5.SUM.un1_state_1_0_a2, fanout 40 segments 2
Replicating Combinational Instance PID_5.SUM.un1_next_sum_1_iv[26], fanout 40 segments 2
Replicating Combinational Instance PID_15.PWM_CTL.un1_state_2, fanout 32 segments 2
Replicating Combinational Instance PID_15.INTCALC.state_s0_0_a2, fanout 29 segments 2
Replicating Combinational Instance PID_15.INTCALC.un1_next_int_0_iv[13], fanout 37 segments 2
Replicating Combinational Instance PID_15.SUM.un1_next_sum_1_iv[26], fanout 42 segments 2
Replicating Combinational Instance PID_15.SUM.un1_state_1_0_a2, fanout 40 segments 2
Replicating Combinational Instance PID_FB.PWM_CTL.un1_state_2, fanout 32 segments 2
Replicating Combinational Instance PID_FB.SUM.un1_next_sum_1_iv[26], fanout 40 segments 2
Replicating Combinational Instance PID_FB.SUM.un1_state_1_0_a2, fanout 40 segments 2
Replicating Combinational Instance PID_FB.INTCALC.un1_next_int_0_iv[13], fanout 37 segments 2
Replicating Combinational Instance PID_FB.INTCALC.state_s0_0_a2, fanout 29 segments 2
Replicating Sequential Instance PID_12.AVG_CALC.state[0], fanout 51 segments 3
Replicating Sequential Instance PID_12.SUM.state[5], fanout 27 segments 2
Replicating Sequential Instance PID_12.SUM.state[3], fanout 44 segments 2
Replicating Sequential Instance PID_12.SUM.state[2], fanout 76 segments 4
Replicating Sequential Instance PID_12.SUM.state[1], fanout 41 segments 2
Replicating Combinational Instance PID_12.PWM_CTL.state_ns_0_a2[0], fanout 33 segments 2
Replicating Combinational Instance PID_12.PWM_TX.un1_counter_4[0], fanout 33 segments 2
Replicating Sequential Instance PID_12.SUM.sumreg[39], fanout 93 segments 4
Replicating Sequential Instance PID_12.INTCALC.integ[25], fanout 71 segments 3
Replicating Sequential Instance PID_12.INTSR.sr_63_[12], fanout 28 segments 2
Replicating Sequential Instance PID_12.INTSR.sr_0_[12], fanout 61 segments 3
Replicating Sequential Instance PID_12.CONTROLLER.state[5], fanout 837 segments 35
Replicating Sequential Instance PID_12.CONTROLLER.state[2], fanout 50 segments 3
Replicating Sequential Instance PID_33.AVG_CALC.state[0], fanout 52 segments 3
Replicating Sequential Instance PID_33.SUM.state[5], fanout 28 segments 2
Replicating Sequential Instance PID_33.SUM.state[3], fanout 39 segments 2
Replicating Sequential Instance PID_33.SUM.state[2], fanout 76 segments 4
Replicating Sequential Instance PID_33.SUM.state[1], fanout 41 segments 2
Replicating Combinational Instance PID_33.PWM_TX.un1_counter_4[0], fanout 33 segments 2
Replicating Sequential Instance PID_33.SUM.sumreg[39], fanout 89 segments 4
Replicating Sequential Instance PID_33.INTCALC.integ[25], fanout 67 segments 3
Replicating Sequential Instance PID_33.INTSR.sr_0_[12], fanout 71 segments 3
Replicating Sequential Instance PID_33.CONTROLLER.state[2], fanout 50 segments 3
Replicating Sequential Instance PID_FB.AVG_CALC.state[0], fanout 51 segments 3
Replicating Sequential Instance PID_FB.SUM.state[5], fanout 25 segments 2
Replicating Sequential Instance PID_FB.SUM.state[3], fanout 36 segments 2
Replicating Sequential Instance PID_FB.SUM.state[2], fanout 76 segments 4
Replicating Sequential Instance PID_FB.SUM.state[1], fanout 41 segments 2
Replicating Combinational Instance PID_FB.PWM_CTL.state_ns_0_a2[0], fanout 33 segments 2
Replicating Combinational Instance PID_FB.PWM_TX.un1_counter_4[0], fanout 33 segments 2
Replicating Sequential Instance PID_FB.SUM.sumreg[39], fanout 93 segments 4
Replicating Sequential Instance PID_FB.INTCALC.integ[25], fanout 64 segments 3
Replicating Sequential Instance PID_FB.INTSR.sr_63_[12], fanout 26 segments 2
Replicating Sequential Instance PID_FB.INTSR.sr_0_[12], fanout 61 segments 3
Replicating Sequential Instance PID_FB.CONTROLLER.state[2], fanout 50 segments 3
Replicating Sequential Instance PID_5.AVG_CALC.state[0], fanout 51 segments 3
Replicating Sequential Instance PID_5.INTCALC.state[0], fanout 26 segments 2
Replicating Sequential Instance PID_5.SUM.state[3], fanout 38 segments 2
Replicating Sequential Instance PID_5.SUM.state[2], fanout 76 segments 4
Replicating Sequential Instance PID_5.SUM.state[1], fanout 41 segments 2
Replicating Combinational Instance PID_5.PWM_CTL.state_ns_0_a2[0], fanout 29 segments 2
Replicating Combinational Instance PID_5.PWM_TX.un1_counter_4[0], fanout 33 segments 2
Replicating Sequential Instance PID_5.SUM.sumreg[39], fanout 91 segments 4
Replicating Sequential Instance PID_5.INTCALC.integ[25], fanout 66 segments 3
Replicating Sequential Instance PID_5.INTSR.sr_63_[12], fanout 26 segments 2
Replicating Sequential Instance PID_5.INTSR.sr_0_[12], fanout 65 segments 3
Replicating Sequential Instance PID_5.CONTROLLER.state[2], fanout 50 segments 3
Replicating Sequential Instance PID_15.AVG_CALC.state[0], fanout 51 segments 3
Replicating Sequential Instance PID_15.SUM.state[3], fanout 32 segments 2
Replicating Sequential Instance PID_15.SUM.state[2], fanout 76 segments 4
Replicating Sequential Instance PID_15.SUM.state[1], fanout 41 segments 2
Replicating Combinational Instance PID_15.PWM_CTL.state_ns_0_a2[0], fanout 31 segments 2
Replicating Combinational Instance PID_15.PWM_TX.un1_counter_4[0], fanout 33 segments 2
Replicating Sequential Instance PID_15.SUM.sumreg[39], fanout 95 segments 4
Replicating Sequential Instance PID_15.INTCALC.integ[25], fanout 60 segments 3
Replicating Sequential Instance PID_15.INTSR.sr_63_[12], fanout 28 segments 2
Replicating Sequential Instance PID_15.INTSR.sr_0_[12], fanout 65 segments 3
Replicating Sequential Instance PID_15.CONTROLLER.state[2], fanout 50 segments 3
Replicating Sequential Instance PSU_CTL.state[0], fanout 176 segments 8
Replicating Combinational Instance PID_12.CONTROLLER.state_ns_i_0[5], fanout 35 segments 2
Replicating Sequential Instance PID_12.INTCALC.state[1], fanout 25 segments 2
Replicating Sequential Instance PID_33.INTCALC.state[0], fanout 25 segments 2
Replicating Sequential Instance PID_5.INTCALC.state[1], fanout 25 segments 2

Added 0 Buffers
Added 169 Cells via replication
	Added 132 Sequential Cells via replication
	Added 37 Combinational Cells via replication
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":130:74:130:80|Removing instance PWM_CTL (in view: work.PID_controller_Z2_4(netlist)) of type view:work.pwm_ctl_400s_32s_13s_0_1_2_5(netlist) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":130:74:130:80|Removing instance PWM_CTL (in view: work.PID_controller_Z2_3(netlist)) of type view:work.pwm_ctl_400s_32s_13s_0_1_2_3(netlist) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":130:74:130:80|Removing instance PWM_CTL (in view: work.PID_controller_Z2_2(netlist)) of type view:work.pwm_ctl_400s_32s_13s_0_1_2_6(netlist) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":130:74:130:80|Removing instance PWM_CTL (in view: work.PID_controller_Z2_1(netlist)) of type view:work.pwm_ctl_400s_32s_13s_0_1_2_7(netlist) because it does not drive other instances.
@N: BN115 :"c:\pid project\pid_controller\hdl\pid_controller.v":130:74:130:80|Removing instance PWM_CTL (in view: work.PID_controller_Z2_0(netlist)) of type view:work.pwm_ctl_400s_32s_13s_0_1_2_8(netlist) because it does not drive other instances.

Finished restoring hierarchy (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:18s; Memory used current: 303MB peak: 325MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 5932 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 155 clock pin(s) of sequential element(s)
0 instances converted, 155 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0006       clk                 port                   5932       PSU_CTL.cnt[12]
=======================================================================================
================================================================================ Gated/Generated Clocks =================================================================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                    Explanation                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PID_12.SPICLK.cur_clk     DFN1C0                 31         PID_12.SPI.SPI_RDYSIG.sig_prev     No generated or derived clock directive on output of sequential instance
@K:CKID0002       PID_33.SPICLK.cur_clk     DFN1C0                 31         PID_33.SPI.SPI_RDYSIG.sig_prev     No generated or derived clock directive on output of sequential instance
@K:CKID0003       PID_FB.SPICLK.cur_clk     DFN1C0                 31         PID_FB.SPI.SPI_RDYSIG.sig_prev     No generated or derived clock directive on output of sequential instance
@K:CKID0004       PID_5.SPICLK.cur_clk      DFN1C0                 31         PID_5.SPI.SPI_RDYSIG.sig_prev      No generated or derived clock directive on output of sequential instance
@K:CKID0005       PID_15.SPICLK.cur_clk     DFN1C0                 31         PID_15.SPI.SPI_RDYSIG.sig_prev     No generated or derived clock directive on output of sequential instance
=========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:19s; Memory used current: 232MB peak: 325MB)

Writing Analyst data base C:\PID Project\PID_Controller\synthesis\synwork\PSU_Top_Level_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:20s; Memory used current: 249MB peak: 325MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:21s; Memory used current: 252MB peak: 325MB)


Start final timing analysis (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:21s; Memory used current: 247MB peak: 325MB)

@W: MT420 |Found inferred clock PSU_Top_Level|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock spi_clk_11s_4|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_15.SPICLK.cur_clk"
@W: MT420 |Found inferred clock spi_clk_11s_3|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_5.SPICLK.cur_clk"
@W: MT420 |Found inferred clock spi_clk_11s_2|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_FB.SPICLK.cur_clk"
@W: MT420 |Found inferred clock spi_clk_11s_1|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_33.SPICLK.cur_clk"
@W: MT420 |Found inferred clock spi_clk_11s_0|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_12.SPICLK.cur_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 26 22:39:13 2018
#


Top view:               PSU_Top_Level
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -12.011

                                         Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                           Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
PSU_Top_Level|clk                        100.0 MHz     45.4 MHz      10.000        22.011        -12.011     inferred     Inferred_clkgroup_0
spi_clk_11s_0|cur_clk_inferred_clock     100.0 MHz     98.3 MHz      10.000        10.172        -0.172      inferred     Inferred_clkgroup_5
spi_clk_11s_1|cur_clk_inferred_clock     100.0 MHz     99.3 MHz      10.000        10.075        -0.075      inferred     Inferred_clkgroup_4
spi_clk_11s_2|cur_clk_inferred_clock     100.0 MHz     97.2 MHz      10.000        10.285        -0.285      inferred     Inferred_clkgroup_3
spi_clk_11s_3|cur_clk_inferred_clock     100.0 MHz     97.2 MHz      10.000        10.285        -0.285      inferred     Inferred_clkgroup_2
spi_clk_11s_4|cur_clk_inferred_clock     100.0 MHz     96.4 MHz      10.000        10.379        -0.379      inferred     Inferred_clkgroup_1
=============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                              Ending                                |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSU_Top_Level|clk                     PSU_Top_Level|clk                     |  10.000      -12.011  |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_4|cur_clk_inferred_clock  PSU_Top_Level|clk                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_4|cur_clk_inferred_clock  spi_clk_11s_4|cur_clk_inferred_clock  |  10.000      -0.379   |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_3|cur_clk_inferred_clock  PSU_Top_Level|clk                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_3|cur_clk_inferred_clock  spi_clk_11s_3|cur_clk_inferred_clock  |  10.000      -0.285   |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_2|cur_clk_inferred_clock  PSU_Top_Level|clk                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_2|cur_clk_inferred_clock  spi_clk_11s_2|cur_clk_inferred_clock  |  10.000      -0.285   |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_1|cur_clk_inferred_clock  PSU_Top_Level|clk                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_1|cur_clk_inferred_clock  spi_clk_11s_1|cur_clk_inferred_clock  |  10.000      -0.075   |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_0|cur_clk_inferred_clock  PSU_Top_Level|clk                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
spi_clk_11s_0|cur_clk_inferred_clock  spi_clk_11s_0|cur_clk_inferred_clock  |  10.000      -0.172   |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PSU_Top_Level|clk
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                  Arrival            
Instance                   Reference             Type         Pin     Net            Time        Slack  
                           Clock                                                                        
--------------------------------------------------------------------------------------------------------
PID_5.SUM.state[5]         PSU_Top_Level|clk     DFN1C0       Q       state[5]       0.737       -12.011
PID_5.INTSR.sr_0_[12]      PSU_Top_Level|clk     DFN1E1C0     Q       sr_new[12]     0.737       -11.898
PID_12.SUM.state[4]        PSU_Top_Level|clk     DFN1C0       Q       state[4]       0.737       -11.622
PID_12.INTSR.sr_0_[12]     PSU_Top_Level|clk     DFN1E1C0     Q       sr_new[12]     0.737       -11.601
PID_5.SUM.state[4]         PSU_Top_Level|clk     DFN1C0       Q       state[4]       0.737       -11.599
PID_12.SUM.state[5]        PSU_Top_Level|clk     DFN1C0       Q       state[5]       0.737       -11.442
PID_15.INTSR.sr_0_[0]      PSU_Top_Level|clk     DFN1E1C0     Q       sr_new[0]      0.737       -11.187
PID_FB.INTSR.sr_0_[0]      PSU_Top_Level|clk     DFN1E1C0     Q       sr_new[0]      0.737       -11.100
PID_15.INTSR.sr_0_[3]      PSU_Top_Level|clk     DFN1E1C0     Q       sr_new[3]      0.737       -10.989
PID_15.INTSR.sr_0_[2]      PSU_Top_Level|clk     DFN1E1C0     Q       sr_new[2]      0.737       -10.918
========================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                     Required            
Instance                     Reference             Type         Pin     Net               Time         Slack  
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
PID_5.SUM.sumreg[39]         PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -12.011
PID_5.SUM.sumreg_0[39]       PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -12.011
PID_5.SUM.sumreg_1[39]       PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -12.011
PID_5.SUM.sumreg_2[39]       PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -12.011
PID_12.SUM.sumreg[39]        PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -11.622
PID_12.SUM.sumreg_0[39]      PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -11.622
PID_12.SUM.sumreg_1[39]      PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -11.622
PID_12.SUM.sumreg_2[39]      PSU_Top_Level|clk     DFN1E1C0     D       next_sum[39]      9.496        -11.622
PID_5.SUM.sumreg[37]         PSU_Top_Level|clk     DFN1E1C0     D       next_sum[37]      9.496        -11.317
PID_15.INTCALC.integ[25]     PSU_Top_Level|clk     DFN1E0C0     D       un1_integ[25]     9.427        -11.187
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.504
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.496

    - Propagation time:                      21.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.011

    Number of logic level(s):                13
    Starting point:                          PID_5.SUM.state[5] / Q
    Ending point:                            PID_5.SUM.sumreg[39] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
PID_5.SUM.state[5]                                       DFN1C0       Q        Out     0.737     0.737       -         
state[5]                                                 Net          -        -       2.381     -           21        
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        B        In      -         3.118       -         
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        Y        Out     0.627     3.745       -         
un1_N_3_mux                                              Net          -        -       1.526     -           7         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         A        In      -         5.271       -         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         Y        Out     0.507     5.779       -         
un1_N_3_mux_0                                            Net          -        -       1.994     -           12        
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         A        In      -         7.772       -         
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         Y        Out     0.537     8.309       -         
un1_next_sum_iv_0[5]                                     Net          -        -       0.322     -           1         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          A        In      -         8.631       -         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          Y        Out     0.507     9.138       -         
un1_next_sum[5]                                          Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          A        In      -         9.945       -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          Y        Out     0.507     10.452      -         
N487                                                     Net          -        -       1.279     -           5         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        A        In      -         11.731      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        Y        Out     0.514     12.246      -         
N655                                                     Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        B        In      -         13.052      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        Y        Out     0.627     13.679      -         
N736                                                     Net          -        -       0.386     -           2         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        A        In      -         14.065      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        Y        Out     0.514     14.580      -         
I258_un1_Y                                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          A        In      -         14.901      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          Y        Out     0.507     15.409      -         
N817                                                     Net          -        -       1.184     -           4         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        B        In      -         16.592      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        Y        Out     0.627     17.220      -         
ADD_40x40_fast_I378_un1_Y_0                              Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          C        In      -         17.541      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          Y        Out     0.751     18.292      -         
ADD_40x40_fast_I378_Y_4_tz                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          B        In      -         18.613      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          Y        Out     0.598     19.211      -         
N1021                                                    Net          -        -       0.322     -           1         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         A        In      -         19.533      -         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         Y        Out     0.791     20.323      -         
next_sum[39]                                             Net          -        -       1.184     -           4         
PID_5.SUM.sumreg[39]                                     DFN1E1C0     D        In      -         21.507      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 22.011 is 8.858(40.2%) logic and 13.153(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.504
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.496

    - Propagation time:                      21.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.011

    Number of logic level(s):                13
    Starting point:                          PID_5.SUM.state[5] / Q
    Ending point:                            PID_5.SUM.sumreg_0[39] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
PID_5.SUM.state[5]                                       DFN1C0       Q        Out     0.737     0.737       -         
state[5]                                                 Net          -        -       2.381     -           21        
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        B        In      -         3.118       -         
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        Y        Out     0.627     3.745       -         
un1_N_3_mux                                              Net          -        -       1.526     -           7         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         A        In      -         5.271       -         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         Y        Out     0.507     5.779       -         
un1_N_3_mux_0                                            Net          -        -       1.994     -           12        
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         A        In      -         7.772       -         
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         Y        Out     0.537     8.309       -         
un1_next_sum_iv_0[5]                                     Net          -        -       0.322     -           1         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          A        In      -         8.631       -         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          Y        Out     0.507     9.138       -         
un1_next_sum[5]                                          Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          A        In      -         9.945       -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          Y        Out     0.507     10.452      -         
N487                                                     Net          -        -       1.279     -           5         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        A        In      -         11.731      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        Y        Out     0.514     12.246      -         
N655                                                     Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        B        In      -         13.052      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        Y        Out     0.627     13.679      -         
N736                                                     Net          -        -       0.386     -           2         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        A        In      -         14.065      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        Y        Out     0.514     14.580      -         
I258_un1_Y                                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          A        In      -         14.901      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          Y        Out     0.507     15.409      -         
N817                                                     Net          -        -       1.184     -           4         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        B        In      -         16.592      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        Y        Out     0.627     17.220      -         
ADD_40x40_fast_I378_un1_Y_0                              Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          C        In      -         17.541      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          Y        Out     0.751     18.292      -         
ADD_40x40_fast_I378_Y_4_tz                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          B        In      -         18.613      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          Y        Out     0.598     19.211      -         
N1021                                                    Net          -        -       0.322     -           1         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         A        In      -         19.533      -         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         Y        Out     0.791     20.323      -         
next_sum[39]                                             Net          -        -       1.184     -           4         
PID_5.SUM.sumreg_0[39]                                   DFN1E1C0     D        In      -         21.507      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 22.011 is 8.858(40.2%) logic and 13.153(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.504
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.496

    - Propagation time:                      21.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.011

    Number of logic level(s):                13
    Starting point:                          PID_5.SUM.state[5] / Q
    Ending point:                            PID_5.SUM.sumreg_1[39] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
PID_5.SUM.state[5]                                       DFN1C0       Q        Out     0.737     0.737       -         
state[5]                                                 Net          -        -       2.381     -           21        
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        B        In      -         3.118       -         
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        Y        Out     0.627     3.745       -         
un1_N_3_mux                                              Net          -        -       1.526     -           7         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         A        In      -         5.271       -         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         Y        Out     0.507     5.779       -         
un1_N_3_mux_0                                            Net          -        -       1.994     -           12        
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         A        In      -         7.772       -         
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         Y        Out     0.537     8.309       -         
un1_next_sum_iv_0[5]                                     Net          -        -       0.322     -           1         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          A        In      -         8.631       -         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          Y        Out     0.507     9.138       -         
un1_next_sum[5]                                          Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          A        In      -         9.945       -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          Y        Out     0.507     10.452      -         
N487                                                     Net          -        -       1.279     -           5         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        A        In      -         11.731      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        Y        Out     0.514     12.246      -         
N655                                                     Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        B        In      -         13.052      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        Y        Out     0.627     13.679      -         
N736                                                     Net          -        -       0.386     -           2         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        A        In      -         14.065      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        Y        Out     0.514     14.580      -         
I258_un1_Y                                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          A        In      -         14.901      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          Y        Out     0.507     15.409      -         
N817                                                     Net          -        -       1.184     -           4         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        B        In      -         16.592      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        Y        Out     0.627     17.220      -         
ADD_40x40_fast_I378_un1_Y_0                              Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          C        In      -         17.541      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          Y        Out     0.751     18.292      -         
ADD_40x40_fast_I378_Y_4_tz                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          B        In      -         18.613      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          Y        Out     0.598     19.211      -         
N1021                                                    Net          -        -       0.322     -           1         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         A        In      -         19.533      -         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         Y        Out     0.791     20.323      -         
next_sum[39]                                             Net          -        -       1.184     -           4         
PID_5.SUM.sumreg_1[39]                                   DFN1E1C0     D        In      -         21.507      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 22.011 is 8.858(40.2%) logic and 13.153(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.504
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.496

    - Propagation time:                      21.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.011

    Number of logic level(s):                13
    Starting point:                          PID_5.SUM.state[5] / Q
    Ending point:                            PID_5.SUM.sumreg_2[39] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
PID_5.SUM.state[5]                                       DFN1C0       Q        Out     0.737     0.737       -         
state[5]                                                 Net          -        -       2.381     -           21        
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        B        In      -         3.118       -         
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        Y        Out     0.627     3.745       -         
un1_N_3_mux                                              Net          -        -       1.526     -           7         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         A        In      -         5.271       -         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         Y        Out     0.507     5.779       -         
un1_N_3_mux_0                                            Net          -        -       1.994     -           12        
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         A        In      -         7.772       -         
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         Y        Out     0.537     8.309       -         
un1_next_sum_iv_0[5]                                     Net          -        -       0.322     -           1         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          A        In      -         8.631       -         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          Y        Out     0.507     9.138       -         
un1_next_sum[5]                                          Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          A        In      -         9.945       -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          Y        Out     0.507     10.452      -         
N487                                                     Net          -        -       1.279     -           5         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        A        In      -         11.731      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        Y        Out     0.514     12.246      -         
N655                                                     Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        B        In      -         13.052      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        Y        Out     0.627     13.679      -         
N736                                                     Net          -        -       0.386     -           2         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        A        In      -         14.065      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        Y        Out     0.514     14.580      -         
I258_un1_Y                                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          A        In      -         14.901      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          Y        Out     0.507     15.409      -         
N817                                                     Net          -        -       1.184     -           4         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        B        In      -         16.592      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        Y        Out     0.627     17.220      -         
ADD_40x40_fast_I378_un1_Y_0                              Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          C        In      -         17.541      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          Y        Out     0.751     18.292      -         
ADD_40x40_fast_I378_Y_4_tz                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          B        In      -         18.613      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          Y        Out     0.598     19.211      -         
N1021                                                    Net          -        -       0.322     -           1         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         A        In      -         19.533      -         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         Y        Out     0.791     20.323      -         
next_sum[39]                                             Net          -        -       1.184     -           4         
PID_5.SUM.sumreg_2[39]                                   DFN1E1C0     D        In      -         21.507      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 22.011 is 8.858(40.2%) logic and 13.153(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.504
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.496

    - Propagation time:                      21.394
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.898

    Number of logic level(s):                13
    Starting point:                          PID_5.INTSR.sr_0_[12] / Q
    Ending point:                            PID_5.SUM.sumreg[39] / D
    The start point is clocked by            PSU_Top_Level|clk [rising] on pin CLK
    The end   point is clocked by            PSU_Top_Level|clk [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
PID_5.INTSR.sr_0_[12]                                    DFN1E1C0     Q        Out     0.737     0.737       -         
sr_new[12]                                               Net          -        -       2.381     -           21        
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        A        In      -         3.118       -         
PID_5.SUM.state_RNIR7Q8[5]                               NOR2B        Y        Out     0.514     3.632       -         
un1_N_3_mux                                              Net          -        -       1.526     -           7         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         A        In      -         5.158       -         
PID_5.SUM.state_RNIQSHS[5]                               NOR2         Y        Out     0.507     5.666       -         
un1_N_3_mux_0                                            Net          -        -       1.994     -           12        
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         A        In      -         7.659       -         
PID_5.SUM.ireg_RNIT19F1[5]                               OR2A         Y        Out     0.537     8.196       -         
un1_next_sum_iv_0[5]                                     Net          -        -       0.322     -           1         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          A        In      -         8.518       -         
PID_5.SUM.ireg_RNI2DT02[5]                               OR2          Y        Out     0.507     9.025       -         
un1_next_sum[5]                                          Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          A        In      -         9.832       -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I5_P0N           OR2          Y        Out     0.507     10.339      -         
N487                                                     Net          -        -       1.279     -           5         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        A        In      -         11.618      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I105_Y           NOR2B        Y        Out     0.514     12.133      -         
N655                                                     Net          -        -       0.806     -           3         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        B        In      -         12.939      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I183_Y           NOR2B        Y        Out     0.627     13.566      -         
N736                                                     Net          -        -       0.386     -           2         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        A        In      -         13.952      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_un1_Y       NOR2B        Y        Out     0.514     14.467      -         
I258_un1_Y                                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          A        In      -         14.788      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I258_Y           OR2          Y        Out     0.507     15.296      -         
N817                                                     Net          -        -       1.184     -           4         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        B        In      -         16.479      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_un1_Y_0     NOR2B        Y        Out     0.627     17.107      -         
ADD_40x40_fast_I378_un1_Y_0                              Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          C        In      -         17.428      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y_4_tz      OR3          Y        Out     0.751     18.179      -         
ADD_40x40_fast_I378_Y_4_tz                               Net          -        -       0.322     -           1         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          B        In      -         18.500      -         
PID_5.SUM.un1_sumreg_0_0.ADD_40x40_fast_I378_Y           AO1          Y        Out     0.598     19.098      -         
N1021                                                    Net          -        -       0.322     -           1         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         A        In      -         19.420      -         
PID_5.SUM.state_RNI4B3KI9[2]                             XA1B         Y        Out     0.791     20.210      -         
next_sum[39]                                             Net          -        -       1.184     -           4         
PID_5.SUM.sumreg[39]                                     DFN1E1C0     D        In      -         21.394      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 21.898 is 8.745(39.9%) logic and 13.153(60.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_clk_11s_0|cur_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                   Arrival           
Instance                      Reference                                Type       Pin     Net            Time        Slack 
                              Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------
PID_12.SPI.SPICTL.cnt[5]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[5]         0.737       -0.172
PID_12.SPI.SPICTL.cnt[4]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[4]         0.737       0.058 
PID_12.SPI.SPICTL.cnt[8]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[8]         0.737       0.171 
PID_12.SPI.SPICTL.cnt[9]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[9]         0.737       0.205 
PID_12.SPI.SPICTL.cnt[3]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[3]         0.737       0.236 
PID_12.SPI.SPICTL.cnt[0]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1P0     Q       cnt_i_0[0]     0.737       0.303 
PID_12.SPI.SPICTL.cnt[2]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[2]         0.737       0.348 
PID_12.SPI.SPICTL.cnt[10]     spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[10]        0.737       0.349 
PID_12.SPI.SPICTL.cnt[1]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1P0     Q       cnt_i_0[1]     0.737       0.915 
PID_12.SPI.SPICTL.cnt[6]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0     Q       cnt[6]         0.737       0.928 
===========================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                    Required           
Instance                      Reference                                Type         Pin     Net           Time         Slack 
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
PID_12.SPI.SPICTL.cnt[15]     spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       cnt_n15       9.461        -0.172
PID_12.SPI.SPICTL.cnt[14]     spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       cnt_n14       9.461        0.664 
PID_12.SPI.SPICTL.cnt[9]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       cnt_n9        9.461        0.883 
PID_12.SPI.SPICTL.cnt[8]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       N_12          9.427        1.147 
PID_12.SPI.SPICTL.cnt[6]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       N_16          9.461        1.323 
PID_12.SPI.SPICTL.cnt[13]     spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       cnt_n13       9.427        1.482 
PID_12.SPI.SPICTL.cnt[12]     spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       cnt_n12       9.461        1.741 
PID_12.SPI.SPICTL.cnt[7]      spi_clk_11s_0|cur_clk_inferred_clock     DFN1C0       D       N_14          9.427        1.853 
PID_12.SPI.VD_STP.sr[0]       spi_clk_11s_0|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en     9.566        1.946 
PID_12.SPI.VD_STP.sr[1]       spi_clk_11s_0|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en     9.566        1.946 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.172

    Number of logic level(s):                7
    Starting point:                          PID_12.SPI.SPICTL.cnt[5] / Q
    Ending point:                            PID_12.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_12.SPI.SPICTL.cnt[5]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[5]                              Net        -        -       1.526     -           7         
PID_12.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      C        In      -         2.263       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      Y        Out     0.641     2.904       -         
cnt_m6_0_a2_4                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         3.226       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.867       -         
cnt_m6_0_a2_6                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         4.189       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.816       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.622       -         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     6.250       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.636       -         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     7.150       -         
N_72                                Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.536       -         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     8.050       -         
N_73                                Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.372       -         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.312       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.633       -         
================================================================================================
Total path delay (propagation time + setup) of 10.172 is 5.782(56.8%) logic and 4.390(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.057

    Number of logic level(s):                7
    Starting point:                          PID_12.SPI.SPICTL.cnt[4] / Q
    Ending point:                            PID_12.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_12.SPI.SPICTL.cnt[4]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[4]                              Net        -        -       1.423     -           6         
PID_12.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      B        In      -         2.160       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      Y        Out     0.627     2.788       -         
cnt_m6_0_a2_2                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      A        In      -         3.109       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.641     3.751       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.072       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.586       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.393       -         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     6.020       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.406       -         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.920       -         
N_72                                Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.306       -         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.821       -         
N_73                                Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.142       -         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.082       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.404       -         
================================================================================================
Total path delay (propagation time + setup) of 9.943 is 5.655(56.9%) logic and 4.287(43.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.170

    Number of logic level(s):                7
    Starting point:                          PID_12.SPI.SPICTL.cnt[8] / Q
    Ending point:                            PID_12.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_12.SPI.SPICTL.cnt[8]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[8]                              Net        -        -       1.423     -           6         
PID_12.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      A        In      -         2.160       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      Y        Out     0.514     2.675       -         
cnt_m6_0_a2_2                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      A        In      -         2.996       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.641     3.638       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         3.959       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.473       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.280       -         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     5.907       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.293       -         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.807       -         
N_72                                Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.193       -         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.708       -         
N_73                                Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.029       -         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     8.969       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.291       -         
================================================================================================
Total path delay (propagation time + setup) of 9.830 is 5.542(56.4%) logic and 4.287(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.205

    Number of logic level(s):                7
    Starting point:                          PID_12.SPI.SPICTL.cnt[9] / Q
    Ending point:                            PID_12.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_12.SPI.SPICTL.cnt[9]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[9]                              Net        -        -       1.184     -           4         
PID_12.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      B        In      -         1.921       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      Y        Out     0.607     2.527       -         
cnt_m6_0_a2_4                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         2.849       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.490       -         
cnt_m6_0_a2_6                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         3.811       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.439       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.245       -         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     5.872       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.258       -         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.773       -         
N_72                                Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.159       -         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.673       -         
N_73                                Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         7.994       -         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     8.935       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.256       -         
================================================================================================
Total path delay (propagation time + setup) of 9.795 is 5.747(58.7%) logic and 4.048(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.236

    Number of logic level(s):                7
    Starting point:                          PID_12.SPI.SPICTL.cnt[3] / Q
    Ending point:                            PID_12.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_0|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_12.SPI.SPICTL.cnt[3]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[3]                              Net        -        -       1.279     -           5         
PID_12.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      B        In      -         2.016       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      Y        Out     0.627     2.644       -         
cnt_m6_0_a2_1                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      B        In      -         2.965       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.607     3.571       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         3.893       -         
PID_12.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.407       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.214       -         
PID_12.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     5.841       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.227       -         
PID_12.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.741       -         
N_72                                Net        -        -       0.386     -           2         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.127       -         
PID_12.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.642       -         
N_73                                Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         7.963       -         
PID_12.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     8.903       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_12.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.225       -         
================================================================================================
Total path delay (propagation time + setup) of 9.764 is 5.620(57.6%) logic and 4.143(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_clk_11s_1|cur_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                Arrival           
Instance                      Reference                                Type       Pin     Net         Time        Slack 
                              Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[0]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[0]      0.737       -0.075
PID_33.SPI.SPICTL.cnt[6]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[6]      0.737       -0.059
PID_33.SPI.SPICTL.cnt[7]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[7]      0.737       0.092 
PID_33.SPI.SPICTL.cnt[5]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[5]      0.737       0.235 
PID_33.SPI.SPICTL.cnt[9]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[9]      0.737       0.318 
PID_33.SPI.SPICTL.cnt[8]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[8]      0.737       0.348 
PID_33.SPI.SPICTL.cnt[2]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[2]      0.737       0.349 
PID_33.SPI.SPICTL.cnt[10]     spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[10]     0.737       0.365 
PID_33.SPI.SPICTL.cnt[1]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[1]      0.580       0.410 
PID_33.SPI.SPICTL.cnt[4]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0     Q       cnt[4]      0.737       0.893 
========================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                         Required           
Instance                       Reference                                Type         Pin     Net                Time         Slack 
                               Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[7]       spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       N_14               9.427        -0.075
PID_33.SPI.SPICTL.cnt[15]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       cnt_n15            9.461        -0.059
PID_33.SPI.SPICTL.cnt[5]       spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       N_18               9.461        0.678 
PID_33.SPI.SPICTL.cnt[6]       spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       N_16               9.461        0.754 
PID_33.SPI.SPICTL.cnt[14]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       cnt_n14            9.461        0.777 
PID_33.SPI.SPICTL.state[0]     spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       state_RNO_1[0]     9.427        1.330 
PID_33.SPI.SPICTL.cnt[13]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       cnt_n13            9.427        1.595 
PID_33.SPI.SPICTL.cnt[12]      spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       cnt_n12            9.461        1.854 
PID_33.SPI.SPICTL.cnt[9]       spi_clk_11s_1|cur_clk_inferred_clock     DFN1C0       D       cnt_n9             9.461        1.858 
PID_33.SPI.VD_STP.sr[0]        spi_clk_11s_1|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        1.946 
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      9.501
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.075

    Number of logic level(s):                6
    Starting point:                          PID_33.SPI.SPICTL.cnt[0] / Q
    Ending point:                            PID_33.SPI.SPICTL.cnt[7] / D
    The start point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[0]          DFN1C0     Q        Out     0.737     0.737       -         
cnt[0]                            Net        -        -       1.184     -           4         
PID_33.SPI.SPICTL.cnt_n2_i_o2     OR2B       B        In      -         1.921       -         
PID_33.SPI.SPICTL.cnt_n2_i_o2     OR2B       Y        Out     0.627     2.548       -         
N_29                              Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_n3_i_o2     OR2A       B        In      -         3.354       -         
PID_33.SPI.SPICTL.cnt_n3_i_o2     OR2A       Y        Out     0.514     3.869       -         
N_30                              Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_n4_i_o2     OR2A       B        In      -         4.675       -         
PID_33.SPI.SPICTL.cnt_n4_i_o2     OR2A       Y        Out     0.514     5.189       -         
N_31                              Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_n6_i_o2     OR2        B        In      -         5.996       -         
PID_33.SPI.SPICTL.cnt_n6_i_o2     OR2        Y        Out     0.514     6.510       -         
N_33                              Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_n7_i_a2     OA1C       B        In      -         7.317       -         
PID_33.SPI.SPICTL.cnt_n7_i_a2     OA1C       Y        Out     0.900     8.217       -         
N_91                              Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_n7_i        NOR3A      C        In      -         8.538       -         
PID_33.SPI.SPICTL.cnt_n7_i        NOR3A      Y        Out     0.641     9.180       -         
N_14                              Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt[7]          DFN1C0     D        In      -         9.501       -         
==============================================================================================
Total path delay (propagation time + setup) of 10.075 is 5.022(49.9%) logic and 5.052(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.520
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.059

    Number of logic level(s):                7
    Starting point:                          PID_33.SPI.SPICTL.cnt[6] / Q
    Ending point:                            PID_33.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[6]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[6]                              Net        -        -       1.526     -           7         
PID_33.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      C        In      -         2.263       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      Y        Out     0.641     2.904       -         
cnt_m6_0_a2_4                       Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_m6_0_a2_7     NOR3C      C        In      -         3.226       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2_7     NOR3C      Y        Out     0.641     3.867       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.189       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.703       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.509       -         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     6.137       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.523       -         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     7.037       -         
N_72                                Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.423       -         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.937       -         
N_73                                Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.259       -         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.199       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.520       -         
================================================================================================
Total path delay (propagation time + setup) of 10.059 is 5.669(56.4%) logic and 4.390(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.480
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.019

    Number of logic level(s):                7
    Starting point:                          PID_33.SPI.SPICTL.cnt[0] / Q
    Ending point:                            PID_33.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[0]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[0]                              Net        -        -       1.184     -           4         
PID_33.SPI.SPICTL.cnt_n2_i_o2       OR2B       B        In      -         1.921       -         
PID_33.SPI.SPICTL.cnt_n2_i_o2       OR2B       Y        Out     0.627     2.548       -         
N_29                                Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_m6_0_a2_6     NOR3B      C        In      -         3.354       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2_6     NOR3B      Y        Out     0.360     3.714       -         
cnt_m6_0_a2_6                       Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         4.035       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.663       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.469       -         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     6.097       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.482       -         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.997       -         
N_72                                Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.383       -         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.897       -         
N_73                                Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.219       -         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.159       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.480       -         
================================================================================================
Total path delay (propagation time + setup) of 10.019 is 5.487(54.8%) logic and 4.533(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.092

    Number of logic level(s):                7
    Starting point:                          PID_33.SPI.SPICTL.cnt[7] / Q
    Ending point:                            PID_33.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[7]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[7]                              Net        -        -       1.423     -           6         
PID_33.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      B        In      -         2.160       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      Y        Out     0.627     2.788       -         
cnt_m6_0_a2_1                       Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_m6_0_a2_7     NOR3C      B        In      -         3.109       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2_7     NOR3C      Y        Out     0.607     3.716       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.037       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.552       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.358       -         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     5.985       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.371       -         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.886       -         
N_72                                Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.271       -         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.786       -         
N_73                                Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.107       -         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.047       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.369       -         
================================================================================================
Total path delay (propagation time + setup) of 9.908 is 5.620(56.7%) logic and 4.287(43.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.235

    Number of logic level(s):                7
    Starting point:                          PID_33.SPI.SPICTL.cnt[5] / Q
    Ending point:                            PID_33.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_1|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_33.SPI.SPICTL.cnt[5]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[5]                              Net        -        -       1.423     -           6         
PID_33.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      B        In      -         2.160       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      Y        Out     0.627     2.788       -         
cnt_m6_0_a2_2                       Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_m6_0_a2_7     NOR3C      A        In      -         3.109       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2_7     NOR3C      Y        Out     0.464     3.573       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         3.895       -         
PID_33.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.409       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.215       -         
PID_33.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     5.843       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.229       -         
PID_33.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.743       -         
N_72                                Net        -        -       0.386     -           2         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.129       -         
PID_33.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.643       -         
N_73                                Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         7.965       -         
PID_33.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     8.905       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_33.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.226       -         
================================================================================================
Total path delay (propagation time + setup) of 9.765 is 5.478(56.1%) logic and 4.287(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_clk_11s_2|cur_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                Arrival           
Instance                      Reference                                Type       Pin     Net         Time        Slack 
                              Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------
PID_FB.SPI.SPICTL.cnt[4]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[4]      0.737       -0.285
PID_FB.SPI.SPICTL.cnt[0]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[0]      0.737       0.059 
PID_FB.SPI.SPICTL.cnt[7]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[7]      0.737       0.092 
PID_FB.SPI.SPICTL.cnt[6]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[6]      0.737       0.137 
PID_FB.SPI.SPICTL.cnt[9]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[9]      0.737       0.205 
PID_FB.SPI.SPICTL.cnt[8]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[8]      0.737       0.250 
PID_FB.SPI.SPICTL.cnt[10]     spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[10]     0.737       0.252 
PID_FB.SPI.SPICTL.cnt[2]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[2]      0.737       0.349 
PID_FB.SPI.SPICTL.cnt[1]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[1]      0.737       0.628 
PID_FB.SPI.SPICTL.cnt[3]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0     Q       cnt[3]      0.737       0.826 
========================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                         Required           
Instance                       Reference                                Type         Pin     Net                Time         Slack 
                               Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------
PID_FB.SPI.SPICTL.cnt[15]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0       D       cnt_n15            9.461        -0.285
PID_FB.SPI.SPICTL.cnt[14]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0       D       cnt_n14            9.461        0.551 
PID_FB.SPI.SPICTL.cnt[13]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0       D       cnt_n13            9.427        1.369 
PID_FB.SPI.SPICTL.cnt[12]      spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0       D       cnt_n12            9.461        1.629 
PID_FB.SPI.SPICTL.state[0]     spi_clk_11s_2|cur_clk_inferred_clock     DFN1C0       D       state_RNO_3[0]     9.427        1.637 
PID_FB.SPI.VD_STP.sr[0]        spi_clk_11s_2|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.392        1.691 
PID_FB.SPI.VD_STP.sr[1]        spi_clk_11s_2|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.392        1.691 
PID_FB.SPI.VD_STP.sr[2]        spi_clk_11s_2|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.392        1.691 
PID_FB.SPI.VD_STP.sr[3]        spi_clk_11s_2|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.392        1.691 
PID_FB.SPI.VD_STP.sr[4]        spi_clk_11s_2|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.392        1.691 
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.285

    Number of logic level(s):                7
    Starting point:                          PID_FB.SPI.SPICTL.cnt[4] / Q
    Ending point:                            PID_FB.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_FB.SPI.SPICTL.cnt[4]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[4]                              Net        -        -       1.639     -           8         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      C        In      -         2.376       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      Y        Out     0.641     3.017       -         
cnt_m6_0_a2_4                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         3.339       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.980       -         
cnt_m6_0_a2_6                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         4.301       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.929       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.735       -         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     6.363       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.748       -         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     7.263       -         
N_72                                Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.649       -         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     8.163       -         
N_73                                Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.485       -         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.425       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.746       -         
================================================================================================
Total path delay (propagation time + setup) of 10.285 is 5.782(56.2%) logic and 4.503(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.402
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.059

    Number of logic level(s):                7
    Starting point:                          PID_FB.SPI.SPICTL.cnt[0] / Q
    Ending point:                            PID_FB.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_FB.SPI.SPICTL.cnt[0]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[0]                              Net        -        -       1.639     -           8         
PID_FB.SPI.SPICTL.cnt_n2_i_o2       OR2B       B        In      -         2.376       -         
PID_FB.SPI.SPICTL.cnt_n2_i_o2       OR2B       Y        Out     0.627     3.003       -         
N_29                                Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      C        In      -         3.389       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.360     3.749       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.070       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.585       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.391       -         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     6.018       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.404       -         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.919       -         
N_72                                Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.304       -         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.819       -         
N_73                                Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.140       -         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.081       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.402       -         
================================================================================================
Total path delay (propagation time + setup) of 9.941 is 5.374(54.1%) logic and 4.567(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.092

    Number of logic level(s):                7
    Starting point:                          PID_FB.SPI.SPICTL.cnt[7] / Q
    Ending point:                            PID_FB.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_FB.SPI.SPICTL.cnt[7]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[7]                              Net        -        -       1.423     -           6         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      B        In      -         2.160       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      Y        Out     0.627     2.788       -         
cnt_m6_0_a2_1                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      B        In      -         3.109       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.607     3.716       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.037       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.552       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.358       -         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     5.985       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.371       -         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.886       -         
N_72                                Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.271       -         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.786       -         
N_73                                Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.107       -         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.047       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.369       -         
================================================================================================
Total path delay (propagation time + setup) of 9.908 is 5.620(56.7%) logic and 4.287(43.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.324
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.137

    Number of logic level(s):                7
    Starting point:                          PID_FB.SPI.SPICTL.cnt[6] / Q
    Ending point:                            PID_FB.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_FB.SPI.SPICTL.cnt[6]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[6]                              Net        -        -       1.279     -           5         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      B        In      -         2.016       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      Y        Out     0.627     2.644       -         
cnt_m6_0_a2_2                       Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      A        In      -         3.029       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.641     3.671       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         3.992       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.507       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.313       -         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     5.940       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.326       -         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.840       -         
N_72                                Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.226       -         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.741       -         
N_73                                Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.062       -         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.002       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.324       -         
================================================================================================
Total path delay (propagation time + setup) of 9.863 is 5.655(57.3%) logic and 4.208(42.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.205

    Number of logic level(s):                7
    Starting point:                          PID_FB.SPI.SPICTL.cnt[9] / Q
    Ending point:                            PID_FB.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_2|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_FB.SPI.SPICTL.cnt[9]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[9]                              Net        -        -       1.184     -           4         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      B        In      -         1.921       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      Y        Out     0.607     2.527       -         
cnt_m6_0_a2_4                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         2.849       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.490       -         
cnt_m6_0_a2_6                       Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         3.811       -         
PID_FB.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.439       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.245       -         
PID_FB.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     5.872       -         
cnt_N_3_mux_0                       Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.258       -         
PID_FB.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.773       -         
N_72                                Net        -        -       0.386     -           2         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.159       -         
PID_FB.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.673       -         
N_73                                Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         7.994       -         
PID_FB.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     8.935       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_FB.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.256       -         
================================================================================================
Total path delay (propagation time + setup) of 9.795 is 5.747(58.7%) logic and 4.048(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_clk_11s_3|cur_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                Arrival           
Instance                     Reference                                Type       Pin     Net         Time        Slack 
                             Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------
PID_5.SPI.SPICTL.cnt[4]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[4]      0.737       -0.285
PID_5.SPI.SPICTL.cnt[7]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[7]      0.737       0.058 
PID_5.SPI.SPICTL.cnt[0]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[0]      0.737       0.059 
PID_5.SPI.SPICTL.cnt[9]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[9]      0.737       0.205 
PID_5.SPI.SPICTL.cnt[8]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[8]      0.737       0.236 
PID_5.SPI.SPICTL.cnt[10]     spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[10]     0.737       0.252 
PID_5.SPI.SPICTL.cnt[6]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[6]      0.737       0.315 
PID_5.SPI.SPICTL.cnt[2]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[2]      0.737       0.349 
PID_5.SPI.SPICTL.cnt[1]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[1]      0.737       0.628 
PID_5.SPI.SPICTL.cnt[3]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0     Q       cnt[3]      0.737       0.826 
=======================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                         Required           
Instance                      Reference                                Type         Pin     Net                Time         Slack 
                              Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------
PID_5.SPI.SPICTL.cnt[15]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0       D       cnt_n15            9.461        -0.285
PID_5.SPI.SPICTL.cnt[14]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0       D       cnt_n14            9.461        0.551 
PID_5.SPI.SPICTL.cnt[13]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0       D       cnt_n13            9.427        1.369 
PID_5.SPI.SPICTL.cnt[12]      spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0       D       cnt_n12            9.461        1.629 
PID_5.SPI.SPICTL.state[0]     spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0       D       state_RNO_4[0]     9.427        1.637 
PID_5.SPI.SPICTL.cnt[4]       spi_clk_11s_3|cur_clk_inferred_clock     DFN1C0       D       N_20               9.461        1.733 
PID_5.SPI.VD_STP.sr[0]        spi_clk_11s_3|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        2.091 
PID_5.SPI.VD_STP.sr[1]        spi_clk_11s_3|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        2.091 
PID_5.SPI.VD_STP.sr[2]        spi_clk_11s_3|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        2.091 
PID_5.SPI.VD_STP.sr[3]        spi_clk_11s_3|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        2.091 
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.285

    Number of logic level(s):                7
    Starting point:                          PID_5.SPI.SPICTL.cnt[4] / Q
    Ending point:                            PID_5.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_5.SPI.SPICTL.cnt[4]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[4]                             Net        -        -       1.639     -           8         
PID_5.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      C        In      -         2.376       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      Y        Out     0.641     3.017       -         
cnt_m6_0_a2_4                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         3.339       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.980       -         
cnt_m6_0_a2_6                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         4.301       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.929       -         
cnt_N_13_mux                       Net        -        -       0.806     -           3         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.735       -         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     6.363       -         
cnt_N_3_mux_0                      Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.748       -         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     7.263       -         
N_72                               Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.649       -         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     8.163       -         
N_73                               Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.485       -         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.425       -         
cnt_n15                            Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.746       -         
===============================================================================================
Total path delay (propagation time + setup) of 10.285 is 5.782(56.2%) logic and 4.503(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.057

    Number of logic level(s):                7
    Starting point:                          PID_5.SPI.SPICTL.cnt[7] / Q
    Ending point:                            PID_5.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_5.SPI.SPICTL.cnt[7]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[7]                             Net        -        -       1.423     -           6         
PID_5.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      B        In      -         2.160       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      Y        Out     0.627     2.788       -         
cnt_m6_0_a2_2                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      A        In      -         3.109       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.641     3.751       -         
cnt_m6_0_a2_7                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.072       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.586       -         
cnt_N_13_mux                       Net        -        -       0.806     -           3         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.393       -         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     6.020       -         
cnt_N_3_mux_0                      Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.406       -         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.920       -         
N_72                               Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.306       -         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.821       -         
N_73                               Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.142       -         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.082       -         
cnt_n15                            Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.404       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.943 is 5.655(56.9%) logic and 4.287(43.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.402
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.059

    Number of logic level(s):                7
    Starting point:                          PID_5.SPI.SPICTL.cnt[0] / Q
    Ending point:                            PID_5.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_5.SPI.SPICTL.cnt[0]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[0]                             Net        -        -       1.639     -           8         
PID_5.SPI.SPICTL.cnt_n2_i_o2       OR2B       B        In      -         2.376       -         
PID_5.SPI.SPICTL.cnt_n2_i_o2       OR2B       Y        Out     0.627     3.003       -         
N_29                               Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      C        In      -         3.389       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.360     3.749       -         
cnt_m6_0_a2_7                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.070       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.585       -         
cnt_N_13_mux                       Net        -        -       0.806     -           3         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.391       -         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     6.018       -         
cnt_N_3_mux_0                      Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.404       -         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.919       -         
N_72                               Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.304       -         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.819       -         
N_73                               Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.140       -         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.081       -         
cnt_n15                            Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.402       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.941 is 5.374(54.1%) logic and 4.567(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.205

    Number of logic level(s):                7
    Starting point:                          PID_5.SPI.SPICTL.cnt[9] / Q
    Ending point:                            PID_5.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_5.SPI.SPICTL.cnt[9]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[9]                             Net        -        -       1.184     -           4         
PID_5.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      B        In      -         1.921       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_4     NOR3C      Y        Out     0.607     2.527       -         
cnt_m6_0_a2_4                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         2.849       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.490       -         
cnt_m6_0_a2_6                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         3.811       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.439       -         
cnt_N_13_mux                       Net        -        -       0.806     -           3         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.245       -         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     5.872       -         
cnt_N_3_mux_0                      Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.258       -         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.773       -         
N_72                               Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.159       -         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.673       -         
N_73                               Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         7.994       -         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     8.935       -         
cnt_n15                            Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.256       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.795 is 5.747(58.7%) logic and 4.048(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.236

    Number of logic level(s):                7
    Starting point:                          PID_5.SPI.SPICTL.cnt[8] / Q
    Ending point:                            PID_5.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_3|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_5.SPI.SPICTL.cnt[8]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[8]                             Net        -        -       1.279     -           5         
PID_5.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      B        In      -         2.016       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_1     NOR2B      Y        Out     0.627     2.644       -         
cnt_m6_0_a2_1                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      B        In      -         2.965       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.607     3.571       -         
cnt_m6_0_a2_7                      Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         3.893       -         
PID_5.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.407       -         
cnt_N_13_mux                       Net        -        -       0.806     -           3         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      B        In      -         5.214       -         
PID_5.SPI.SPICTL.cnt_m1_0_a2       NOR2B      Y        Out     0.627     5.841       -         
cnt_N_3_mux_0                      Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.227       -         
PID_5.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.741       -         
N_72                               Net        -        -       0.386     -           2         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.127       -         
PID_5.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.642       -         
N_73                               Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         7.963       -         
PID_5.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     8.903       -         
cnt_n15                            Net        -        -       0.322     -           1         
PID_5.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.225       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.764 is 5.620(57.6%) logic and 4.143(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_clk_11s_4|cur_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                Arrival           
Instance                      Reference                                Type       Pin     Net         Time        Slack 
                              Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------
PID_15.SPI.SPICTL.cnt[0]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[0]      0.737       -0.379
PID_15.SPI.SPICTL.cnt[3]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[3]      0.737       -0.222
PID_15.SPI.SPICTL.cnt[1]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[1]      0.737       -0.170
PID_15.SPI.SPICTL.cnt[4]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[4]      0.737       -0.007
PID_15.SPI.SPICTL.cnt[5]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[5]      0.737       -0.007
PID_15.SPI.SPICTL.cnt[8]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[8]      0.737       0.236 
PID_15.SPI.SPICTL.cnt[2]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[2]      0.737       0.250 
PID_15.SPI.SPICTL.cnt[10]     spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[10]     0.737       0.266 
PID_15.SPI.SPICTL.cnt[7]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[7]      0.737       0.349 
PID_15.SPI.SPICTL.cnt[9]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0     Q       cnt[9]      0.737       0.475 
========================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                         Required           
Instance                       Reference                                Type         Pin     Net                Time         Slack 
                               Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------
PID_15.SPI.SPICTL.cnt[15]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0       D       cnt_n15            9.461        -0.379
PID_15.SPI.SPICTL.cnt[14]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0       D       cnt_n14            9.461        0.457 
PID_15.SPI.SPICTL.cnt[5]       spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0       D       N_18               9.461        1.262 
PID_15.SPI.SPICTL.cnt[13]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0       D       cnt_n13            9.427        1.276 
PID_15.SPI.SPICTL.state[0]     spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0       D       state_RNO_6[0]     9.427        1.408 
PID_15.SPI.SPICTL.cnt[4]       spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0       D       N_20               9.461        1.503 
PID_15.SPI.SPICTL.cnt[12]      spi_clk_11s_4|cur_clk_inferred_clock     DFN1C0       D       cnt_n12            9.461        1.535 
PID_15.SPI.VD_STP.sr[0]        spi_clk_11s_4|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        2.025 
PID_15.SPI.VD_STP.sr[1]        spi_clk_11s_4|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        2.025 
PID_15.SPI.VD_STP.sr[2]        spi_clk_11s_4|cur_clk_inferred_clock     DFN1E1C0     E       vd_stp_en          9.566        2.025 
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.379

    Number of logic level(s):                7
    Starting point:                          PID_15.SPI.SPICTL.cnt[0] / Q
    Ending point:                            PID_15.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_15.SPI.SPICTL.cnt[0]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[0]                              Net        -        -       1.279     -           5         
PID_15.SPI.SPICTL.cnt_n2_i_o2       OR2B       B        In      -         2.016       -         
PID_15.SPI.SPICTL.cnt_n2_i_o2       OR2B       Y        Out     0.627     2.644       -         
N_29                                Net        -        -       1.184     -           4         
PID_15.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      C        In      -         3.827       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.360     4.187       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.508       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     5.023       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.829       -         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     6.457       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.842       -         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     7.357       -         
N_72                                Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.742       -         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     8.257       -         
N_73                                Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.578       -         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.519       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.840       -         
================================================================================================
Total path delay (propagation time + setup) of 10.379 is 5.374(51.8%) logic and 5.005(48.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.684
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.222

    Number of logic level(s):                7
    Starting point:                          PID_15.SPI.SPICTL.cnt[3] / Q
    Ending point:                            PID_15.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_15.SPI.SPICTL.cnt[3]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[3]                              Net        -        -       1.526     -           7         
PID_15.SPI.SPICTL.cnt_m1_0_a2_1     NOR2B      B        In      -         2.263       -         
PID_15.SPI.SPICTL.cnt_m1_0_a2_1     NOR2B      Y        Out     0.627     2.890       -         
cnt_m1_0_a2_1                       Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         3.276       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.917       -         
cnt_m6_0_a2_6                       Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         4.239       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.866       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.673       -         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     6.300       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.686       -         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     7.200       -         
N_72                                Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.586       -         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     8.101       -         
N_73                                Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.422       -         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.362       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.684       -         
================================================================================================
Total path delay (propagation time + setup) of 10.222 is 5.768(56.4%) logic and 4.454(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.632
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.170

    Number of logic level(s):                7
    Starting point:                          PID_15.SPI.SPICTL.cnt[1] / Q
    Ending point:                            PID_15.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_15.SPI.SPICTL.cnt[1]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[1]                              Net        -        -       1.184     -           4         
PID_15.SPI.SPICTL.cnt_n2_i_o2       OR2B       A        In      -         1.921       -         
PID_15.SPI.SPICTL.cnt_n2_i_o2       OR2B       Y        Out     0.514     2.435       -         
N_29                                Net        -        -       1.184     -           4         
PID_15.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      C        In      -         3.619       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.360     3.978       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.300       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.814       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.620       -         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     6.248       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.634       -         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     7.148       -         
N_72                                Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.534       -         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     8.048       -         
N_73                                Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.370       -         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.310       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.632       -         
================================================================================================
Total path delay (propagation time + setup) of 10.170 is 5.261(51.7%) logic and 4.910(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.007

    Number of logic level(s):                7
    Starting point:                          PID_15.SPI.SPICTL.cnt[4] / Q
    Ending point:                            PID_15.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_15.SPI.SPICTL.cnt[4]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[4]                              Net        -        -       1.423     -           6         
PID_15.SPI.SPICTL.cnt_m1_0_a2_1     NOR2B      A        In      -         2.160       -         
PID_15.SPI.SPICTL.cnt_m1_0_a2_1     NOR2B      Y        Out     0.514     2.675       -         
cnt_m1_0_a2_1                       Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      C        In      -         3.061       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2_6     NOR3C      Y        Out     0.641     3.702       -         
cnt_m6_0_a2_6                       Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      B        In      -         4.023       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.627     4.651       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.457       -         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     6.085       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.470       -         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.985       -         
N_72                                Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.370       -         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.885       -         
N_73                                Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.206       -         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.147       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.468       -         
================================================================================================
Total path delay (propagation time + setup) of 10.007 is 5.655(56.5%) logic and 4.352(43.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      9.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.007

    Number of logic level(s):                7
    Starting point:                          PID_15.SPI.SPICTL.cnt[5] / Q
    Ending point:                            PID_15.SPI.SPICTL.cnt[15] / D
    The start point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_clk_11s_4|cur_clk_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_15.SPI.SPICTL.cnt[5]            DFN1C0     Q        Out     0.737     0.737       -         
cnt[5]                              Net        -        -       1.423     -           6         
PID_15.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      B        In      -         2.160       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2_2     NOR2B      Y        Out     0.627     2.788       -         
cnt_m1_0_a2_0                       Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      A        In      -         3.174       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2_7     NOR3B      Y        Out     0.641     3.815       -         
cnt_m6_0_a2_7                       Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      A        In      -         4.136       -         
PID_15.SPI.SPICTL.cnt_m6_0_a2       NOR2B      Y        Out     0.514     4.651       -         
cnt_N_13_mux                        Net        -        -       0.806     -           3         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      B        In      -         5.457       -         
PID_15.SPI.SPICTL.cnt_m1_0_a2_0     NOR2B      Y        Out     0.627     6.085       -         
cnt_N_3_mux_0_0                     Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       A        In      -         6.470       -         
PID_15.SPI.SPICTL.cnt_n14_0_o2      OR2B       Y        Out     0.514     6.985       -         
N_72                                Net        -        -       0.386     -           2         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       B        In      -         7.370       -         
PID_15.SPI.SPICTL.cnt_n15_0_o2      OR2A       Y        Out     0.514     7.885       -         
N_73                                Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       B        In      -         8.206       -         
PID_15.SPI.SPICTL.cnt_n15_0         XA1A       Y        Out     0.940     9.147       -         
cnt_n15                             Net        -        -       0.322     -           1         
PID_15.SPI.SPICTL.cnt[15]           DFN1C0     D        In      -         9.468       -         
================================================================================================
Total path delay (propagation time + setup) of 10.007 is 5.655(56.5%) logic and 4.352(43.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:21s; Memory used current: 247MB peak: 325MB)


Finished timing report (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:21s; Memory used current: 247MB peak: 325MB)

--------------------------------------------------------------------------------
Target Part: A3PE1500_PQFP208_STD
Report for cell PSU_Top_Level.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    65      1.0       65.0
             AND2A    15      1.0       15.0
              AND3   205      1.0      205.0
               AO1  1139      1.0     1139.0
              AO13    49      1.0       49.0
              AO1A    56      1.0       56.0
              AO1B   150      1.0      150.0
              AO1C    76      1.0       76.0
              AO1D     1      1.0        1.0
              AOI1    13      1.0       13.0
             AOI1A    25      1.0       25.0
             AOI1B    17      1.0       17.0
               AX1     9      1.0        9.0
              AX1A     7      1.0        7.0
              AX1B     1      1.0        1.0
              AX1C    20      1.0       20.0
              AX1D   274      1.0      274.0
              AX1E     2      1.0        2.0
             AXOI4     1      1.0        1.0
            CLKINT     4      0.0        0.0
               GND    82      0.0        0.0
               INV    30      1.0       30.0
              MAJ3    70      1.0       70.0
               MX2   208      1.0      208.0
              MX2A     2      1.0        2.0
              MX2B    11      1.0       11.0
              MX2C    10      1.0       10.0
              NOR2   196      1.0      196.0
             NOR2A   470      1.0      470.0
             NOR2B  1988      1.0     1988.0
              NOR3   155      1.0      155.0
             NOR3A   185      1.0      185.0
             NOR3B   370      1.0      370.0
             NOR3C   475      1.0      475.0
               OA1   335      1.0      335.0
              OA1A    75      1.0       75.0
              OA1B   173      1.0      173.0
              OA1C    20      1.0       20.0
              OAI1     1      1.0        1.0
               OR2   719      1.0      719.0
              OR2A   231      1.0      231.0
              OR2B    32      1.0       32.0
               OR3   362      1.0      362.0
              OR3A     2      1.0        2.0
              OR3B    17      1.0       17.0
              OR3C     8      1.0        8.0
               VCC    82      0.0        0.0
               XA1    91      1.0       91.0
              XA1A    47      1.0       47.0
              XA1B   338      1.0      338.0
              XA1C    27      1.0       27.0
              XAI1     1      1.0        1.0
             XNOR2   693      1.0      693.0
             XNOR3    26      1.0       26.0
              XOR2   347      1.0      347.0
              XOR3    88      1.0       88.0


            DFN1C0   708      1.0      708.0
          DFN1E0C0   232      1.0      232.0
          DFN1E1C0  5120      1.0     5120.0
            DFN1P0    27      1.0       27.0
                   -----          ----------
             TOTAL 16183             16015.0


  IO Cell usage:
              cell count
            CLKBUF     2
             INBUF     5
            OUTBUF    20
                   -----
             TOTAL    27


Core Cells         : 16015 of 38400 (42%)
IO Cells           : 27

  RAM/ROM Usage Summary
Block Rams : 0 of 60 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:22s; Memory used current: 56MB peak: 325MB)

Process took 0h:01m:23s realtime, 0h:01m:22s cputime
# Thu Apr 26 22:39:13 2018

###########################################################]
