$date
	Mon Sep 11 05:08:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module bc $end
$var wire 1 ! Active $end
$var wire 8 " Addr [7:0] $end
$var wire 4 # AluFlagTmp [3:0] $end
$var wire 8 $ AluOutTmp [7:0] $end
$var wire 1 % CalcBusy $end
$var wire 1 & Clk $end
$var wire 1 ' ClkTx $end
$var wire 32 ( ConcatOutTmp [31:0] $end
$var wire 1 ) ConfigDiv $end
$var wire 1 * CtrlAccessMemTmp $end
$var wire 1 + CtrlModeTmp $end
$var wire 1 , CtrlRWMemTmp $end
$var wire 4 - DataOut [3:0] $end
$var wire 32 . Din [31:0] $end
$var wire 1 / DoutValid $end
$var wire 8 0 InA [7:0] $end
$var wire 8 1 InB [7:0] $end
$var wire 1 2 InputKey $end
$var wire 32 3 MemDoutTmp [31:0] $end
$var wire 8 4 MuxInATmp [7:0] $end
$var wire 8 5 MuxInBTmp [7:0] $end
$var wire 4 6 MuxSelTmp [3:0] $end
$var wire 1 7 RW $end
$var wire 1 8 RWTmp $end
$var wire 1 9 Reset $end
$var wire 1 : ResetTmp $end
$var wire 1 ; SampleData $end
$var wire 4 < Sel [3:0] $end
$var wire 1 = TransferData $end
$var wire 1 > TransferDone $end
$var wire 32 ? TxDinTmp [31:0] $end
$var wire 1 @ ValidCmd $end
$scope module ctrl $end
$var wire 1 * AccessMem $end
$var wire 1 ! Active $end
$var wire 1 % Busy $end
$var wire 1 & Clk $end
$var wire 1 2 InputKey $end
$var wire 1 + Mode $end
$var wire 1 8 RW $end
$var wire 1 , RWMem $end
$var wire 1 9 Reset $end
$var wire 1 ; SampleData $end
$var wire 1 = TransferData $end
$var wire 1 > TransferDone $end
$var wire 1 @ ValidCmd $end
$var wire 1 A active $end
$var wire 1 B mode $end
$scope module decinputkey $end
$var wire 1 & Clk $end
$var wire 1 2 InputKey $end
$var wire 1 9 Reset $end
$var wire 1 @ ValidCmd $end
$var reg 1 C Active $end
$var reg 1 D Mode $end
$var reg 5 E key [4:0] $end
$var reg 3 F state [2:0] $end
$upscope $end
$scope module controlrwflow $end
$var wire 1 A Active $end
$var wire 1 & Clk $end
$var wire 1 B Mode $end
$var wire 1 8 RW $end
$var wire 1 9 Reset $end
$var wire 1 > TxDone $end
$var wire 1 @ ValidCmd $end
$var reg 1 G AccessMem $end
$var reg 1 H Busy $end
$var reg 1 I RWMem $end
$var reg 1 J SampleData $end
$var reg 1 K TxData $end
$var reg 3 L state [2:0] $end
$upscope $end
$upscope $end
$scope module M1 $end
$var wire 8 M Out [7:0] $end
$var wire 1 : Sel $end
$var wire 8 N in_A [7:0] $end
$var wire 8 O in_B [7:0] $end
$upscope $end
$scope module M2 $end
$var wire 8 P Out [7:0] $end
$var wire 1 : Sel $end
$var wire 8 Q in_A [7:0] $end
$var wire 8 R in_B [7:0] $end
$upscope $end
$scope module M3 $end
$var wire 4 S Out [3:0] $end
$var wire 1 : Sel $end
$var wire 4 T in_A [3:0] $end
$var wire 4 U in_B [3:0] $end
$upscope $end
$scope module M4 $end
$var wire 32 V Out [31:0] $end
$var wire 1 + Sel $end
$var wire 32 W in_A [31:0] $end
$var wire 32 X in_B [31:0] $end
$upscope $end
$scope module alu $end
$var wire 4 Y Sel [3:0] $end
$var wire 8 Z in_A [7:0] $end
$var wire 8 [ in_B [7:0] $end
$var reg 4 \ Flag [3:0] $end
$var reg 8 ] Out [7:0] $end
$var reg 16 ^ m [15:0] $end
$upscope $end
$scope module concat $end
$var wire 8 _ A [7:0] $end
$var wire 8 ` B [7:0] $end
$var wire 8 a C [7:0] $end
$var wire 4 b D [3:0] $end
$var wire 4 c E [3:0] $end
$var wire 32 d Out [31:0] $end
$upscope $end
$scope module mem $end
$var wire 8 e Addr [7:0] $end
$var wire 1 & Clk $end
$var wire 32 f Din [31:0] $end
$var wire 1 , R_W $end
$var wire 1 : Reset $end
$var wire 1 * Valid $end
$var reg 32 g Dout [31:0] $end
$var integer 32 h i [31:0] $end
$upscope $end
$scope module freqdiv $end
$var wire 1 & Clk $end
$var wire 1 ) ConfigDiv $end
$var wire 32 i Din [31:0] $end
$var wire 1 ! Enable $end
$var wire 1 : Reset $end
$var reg 1 j ClkOut $end
$var reg 32 k Div [31:0] $end
$var reg 32 l i [31:0] $end
$upscope $end
$scope module sertx $end
$var wire 1 & Clk $end
$var wire 1 ' ClkTx $end
$var wire 32 m DataIn [31:0] $end
$var wire 1 : Reset $end
$var wire 1 ; Sample $end
$var wire 1 = StartTx $end
$var reg 32 n Din [31:0] $end
$var reg 4 o Dout [3:0] $end
$var reg 1 p TxBusy $end
$var reg 1 q TxDone $end
$var reg 1 r done $end
$var reg 32 s i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 s
1r
0q
0p
bz o
b0 n
b10000000010000000100 m
b0 l
b0 k
0j
b0 i
bx h
bx g
b10000000010000000100 f
b0 e
b10000000010000000100 d
b0 c
b0 b
b1000 a
b100 `
b100 _
bx ^
b1000 ]
b0 \
b100 [
b100 Z
b0 Y
bx X
b10000000010000000100 W
b10000000010000000100 V
b0 U
b0 T
b0 S
b0 R
b100 Q
b100 P
b0 O
b100 N
b100 M
b0 L
0K
0J
0I
0H
0G
b0 F
b0 E
0D
0C
0B
0A
0@
b10000000010000000100 ?
0>
0=
b0 <
0;
0:
09
08
07
b0 6
b100 5
b100 4
bx 3
02
b100 1
b100 0
0/
b0 .
bz -
0,
0+
0*
0)
b10000000010000000100 (
0'
0&
0%
b1000 $
b0 #
b0 "
0!
$end
#5
bz g
bz 3
bz X
1&
#10
0&
#15
1&
#20
0&
1)
b11 .
b11 i
#25
b11 k
1&
#30
0&
0)
#35
1&
#40
0&
#45
1&
#50
0&
12
1@
#55
b1 F
b1 E
1&
#60
0&
02
#65
b10 F
b10 E
1&
#70
0&
12
#75
b11 F
b101 E
1&
#80
0&
02
#85
b100 F
b1010 E
1&
#90
0&
12
#95
b101 F
b10101 E
1&
#100
0&
#105
bz ?
bz V
bz m
1D
1B
1+
1C
1A
1!
b110 F
1&
#110
b1 l
0&
0@
#115
b10 l
1&
#120
b11 l
0&
#125
1j
1'
b1 l
1&
#130
b10 l
0&
#135
b11 l
1&
#140
0j
0'
b1 l
18
0&
1@
17
#145
1H
1%
1I
1,
1G
1*
b100 L
b10 l
1&
#150
b11 l
0&
0@
#155
0G
0*
0I
0,
0H
0%
b0 L
1j
1'
b1 l
1&
#160
b10 l
0&
#165
b11 l
1&
#170
0j
0'
b1 l
0&
#175
b10 l
1&
#180
b11 l
08
0&
1@
07
#185
1H
1%
1G
1*
b1 L
1j
1'
b1 l
1&
#190
b10 l
0&
0@
#195
b10000000010000000100 ?
b10000000010000000100 V
b10000000010000000100 m
b10000000010000000100 g
b10000000010000000100 3
b10000000010000000100 X
1J
1;
b10 L
b11 l
1&
#200
0j
0'
b1 l
0&
#205
1K
1=
0J
0;
b11 L
b10000000010000000100 n
b10 l
1&
#210
b11 l
0&
#215
b0 o
b0 -
b100000000100000001000000 n
0r
b1 s
1p
1/
1j
1'
b1 l
1&
#220
b10 l
0&
#225
b11 l
1&
#230
0j
0'
b1 l
0&
#235
b10 l
1&
#240
b11 l
0&
#245
b1000000001000000010000000000 n
b10 s
1j
1'
b1 l
1&
#250
b10 l
0&
#255
b11 l
1&
#260
0j
0'
b1 l
0&
#265
b10 l
1&
#270
b11 l
0&
#275
b10000000010000000100000000000000 n
b11 s
1j
1'
b1 l
1&
#280
b10 l
0&
#285
b11 l
1&
#290
0j
0'
b1 l
0&
#295
b10 l
1&
#300
b11 l
0&
#305
b1000 o
b1000 -
b100000001000000000000000000 n
b100 s
1j
1'
b1 l
1&
#310
b10 l
0&
#315
b11 l
1&
#320
0j
0'
b1 l
0&
#325
b10 l
1&
#330
b11 l
0&
#335
b0 o
b0 -
b1000000010000000000000000000000 n
b101 s
1j
1'
b1 l
1&
#340
b10 l
0&
#345
b11 l
1&
#350
0j
0'
b1 l
0&
#355
b10 l
1&
#360
b11 l
0&
#365
b100 o
b100 -
b100000000000000000000000000 n
b110 s
1j
1'
b1 l
1&
#370
b10 l
0&
#375
b11 l
1&
#380
0j
0'
b1 l
0&
#385
b10 l
1&
#390
b11 l
0&
#395
b0 o
b0 -
b1000000000000000000000000000000 n
b111 s
1j
1'
b1 l
1&
#400
b10 l
0&
#405
b11 l
1&
#410
0j
0'
b1 l
0&
#415
b10 l
1&
#420
b11 l
0&
#425
b100 o
b100 -
b0 n
b1000 s
1j
1'
b1 l
1&
#430
b10 l
0&
#435
b11 l
1&
#440
0j
0'
b1 l
0&
#445
b10 l
1&
#450
b11 l
0&
#455
b0 o
b0 -
b1001 s
1j
1'
b1 l
1&
#460
b10 l
0&
#465
b11 l
1&
#470
0j
0'
b1 l
0&
#475
b10 l
1&
#480
b11 l
0&
#485
1q
1>
b1 s
1j
1'
b1 l
1&
#490
b10 l
0&
#495
bz o
bz -
0p
0/
1r
0G
0*
0H
0%
0K
0=
b0 L
b11 l
1&
#500
0j
0'
b1 l
0&
#505
bz ?
bz V
bz m
bz g
bz 3
bz X
0q
0>
b10 l
1&
#510
b11 l
0&
#515
1j
1'
b1 l
1&
#520
b10 l
0&
#525
b11 l
1&
#530
0j
0'
b1 l
0&
#535
b10 l
1&
#540
b11 l
0&
#545
1j
1'
b1 l
1&
#550
b10 l
0&
#555
b11 l
1&
#560
0j
0'
b1 l
0&
#565
b10 l
1&
#570
b11 l
0&
#575
1j
1'
b1 l
1&
#580
b10 l
0&
#585
b11 l
1&
#590
0j
0'
b1 l
0&
1@
02
#595
1H
1%
1J
1;
b101 L
b10 l
b10000000010000000100 ?
b10000000010000000100 V
b10000000010000000100 m
0D
0B
0+
1&
#600
b11 l
0&
0@
#605
b0 o
b0 -
1p
1/
0r
b10 s
1K
1=
0J
0;
b11 L
b100000000100000001000000 n
1j
1'
b1 l
1&
#610
b10 l
0&
#615
b11 l
1&
#620
0j
0'
b1 l
0&
#625
b10 l
1&
#630
b11 l
0&
#635
b1000000001000000010000000000 n
b11 s
1j
1'
b1 l
1&
#640
b10 l
0&
#645
b11 l
1&
#650
0j
0'
b1 l
0&
#655
b10 l
1&
#660
b11 l
0&
#665
b10000000010000000100000000000000 n
b100 s
1j
1'
b1 l
1&
#670
b10 l
0&
#675
b11 l
1&
#680
0j
0'
b1 l
0&
#685
b10 l
1&
#690
b11 l
0&
#695
b1000 o
b1000 -
b100000001000000000000000000 n
b101 s
1j
1'
b1 l
1&
#700
b10 l
0&
#705
b11 l
1&
#710
0j
0'
b1 l
0&
#715
b10 l
1&
#720
b11 l
0&
#725
b0 o
b0 -
b1000000010000000000000000000000 n
b110 s
1j
1'
b1 l
1&
#730
b10 l
0&
#735
b11 l
1&
#740
0j
0'
b1 l
0&
#745
b10 l
1&
#750
b11 l
0&
#755
b100 o
b100 -
b100000000000000000000000000 n
b111 s
1j
1'
b1 l
1&
#760
b10 l
0&
#765
b11 l
1&
#770
0j
0'
b1 l
0&
#775
b10 l
1&
#780
b11 l
0&
#785
b0 o
b0 -
b1000000000000000000000000000000 n
b1000 s
1j
1'
b1 l
1&
#790
b10 l
0&
#795
b11 l
1&
#800
0j
0'
b1 l
0&
#805
b10 l
1&
#810
b11 l
0&
#815
b100 o
b100 -
b0 n
b1001 s
1j
1'
b1 l
1&
#820
b10 l
0&
#825
b11 l
1&
#830
0j
0'
b1 l
0&
#835
b10 l
1&
#840
b11 l
0&
#845
b0 o
b0 -
1q
1>
b1 s
1j
1'
b1 l
1&
#850
b10 l
0&
#855
bz o
bz -
0p
0/
1r
0H
0%
0K
0=
b0 L
b11 l
1&
#860
0j
0'
b1 l
0&
#865
0q
0>
b10 l
1&
#870
b11 l
0&
#875
1j
1'
b1 l
1&
#880
b10 l
0&
#885
b11 l
1&
#890
0j
0'
b1 l
0&
#895
b10 l
1&
#900
b11 l
0&
#905
1j
1'
b1 l
1&
#910
b10 l
0&
#915
b11 l
1&
#920
0j
0'
b1 l
0&
#925
b10 l
1&
#930
b11 l
0&
#935
1j
1'
b1 l
1&
#940
b10 l
0&
#945
b11 l
1&
#950
0j
0'
b1 l
0&
#955
b10 l
1&
#960
b11 l
0&
#965
1j
1'
b1 l
1&
#970
b10 l
0&
#975
b11 l
1&
#980
0j
0'
b1 l
0&
#985
b10 l
1&
#990
b11 l
0&
#995
1j
1'
b1 l
1&
#1000
b10 l
0&
1@
b1 "
b1 e
#1005
1H
1%
1J
1;
b101 L
b11 l
1&
#1010
0j
0'
b1 l
0&
0@
#1015
b10000000010000000100 n
1K
1=
0J
0;
b11 L
b10 l
1&
#1020
b11 l
0&
#1025
b0 o
b0 -
b100000000100000001000000 n
0r
b10 s
1p
1/
1j
1'
b1 l
1&
#1030
b10 l
0&
#1035
b11 l
1&
#1040
0j
0'
b1 l
0&
#1045
b10 l
1&
#1050
b11 l
0&
#1055
b1000000001000000010000000000 n
b11 s
1j
1'
b1 l
1&
#1060
b10 l
0&
#1065
b11 l
1&
#1070
0j
0'
b1 l
0&
#1075
b10 l
1&
#1080
b11 l
0&
#1085
b10000000010000000100000000000000 n
b100 s
1j
1'
b1 l
1&
#1090
b10 l
0&
#1095
b11 l
1&
#1100
0j
0'
b1 l
0&
#1105
b10 l
1&
#1110
b11 l
0&
#1115
b1000 o
b1000 -
b100000001000000000000000000 n
b101 s
1j
1'
b1 l
1&
#1120
b10 l
0&
#1125
b11 l
1&
#1130
0j
0'
b1 l
0&
#1135
b10 l
1&
#1140
b11 l
0&
#1145
b0 o
b0 -
b1000000010000000000000000000000 n
b110 s
1j
1'
b1 l
1&
#1150
b10 l
0&
#1155
0j
0'
b0 k
b0 s
bz o
bz -
0p
0/
b0 n
1r
b10000000000000000000000000000 ?
b10000000000000000000000000000 V
b10000000000000000000000000000 m
b1 #
b1 c
b1 \
b0 ]
b0 $
b0 a
b100000000 h
b0 4
b0 M
b0 Z
b0 _
b10000000000000000000000000000 (
b10000000000000000000000000000 W
b10000000000000000000000000000 d
b10000000000000000000000000000 f
b0 5
b0 P
b0 [
b0 `
1:
b0 l
0C
0A
0!
b0 F
b0 L
0H
0%
0K
0=
1&
19
#1160
0&
#1165
b10000000010000000100 ?
b10000000010000000100 V
b10000000010000000100 m
b0 #
b0 c
b0 \
b1000 ]
b1000 $
b1000 a
b100 4
b100 M
b100 Z
b100 _
b10000000010000000100 (
b10000000010000000100 W
b10000000010000000100 d
b10000000010000000100 f
b100 5
b100 P
b100 [
b100 `
0:
1&
09
#1170
0&
#1175
1&
#1180
0&
#1185
1&
#1190
0&
#1195
1&
#1200
0&
#1205
1&
#1210
0&
#1215
1&
#1220
0&
#1225
1&
#1230
0&
#1235
1&
#1240
0&
#1245
1&
#1250
0&
#1255
1&
#1260
0&
#1265
1&
#1270
0&
#1275
1&
#1280
0&
#1285
1&
