# seven_seg_sv
 7-segment module in SystemVerilog
