-- VHDL for IBM SMS ALD group BChInputTranslationForAdd
-- Title: BChInputTranslationForAdd
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/28/2020 7:32:01 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity BChInputTranslationForAdd is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_TRUE_ADD_B: in STD_LOGIC;
		PS_COMP_ADD_B: in STD_LOGIC;
		MS_B_CH_INSERT_PLUS_ZERO: in STD_LOGIC;
		PB_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PB_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MB_ADD_BB1: out STD_LOGIC;
		MB_ADD_BB0: out STD_LOGIC;
		MB_ADD_BQ0: out STD_LOGIC;
		MB_ADD_BQ2: out STD_LOGIC;
		MB_ADD_BQ4: out STD_LOGIC;
		MB_ADD_BQ6: out STD_LOGIC;
		MB_ADD_BQ8: out STD_LOGIC);
end BChInputTranslationForAdd;


ARCHITECTURE structural of BChInputTranslationForAdd is

	 signal PB_TRUE_ADD_B: STD_LOGIC;
	 signal PB_COMP_ADD_B: STD_LOGIC;
	 signal PB_B_CH_INSERT_PLUS_ZERO: STD_LOGIC;

BEGIN

Page_16_12_01_1: ENTITY ALD_16_12_01_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_TRUE_ADD_B =>
		MS_TRUE_ADD_B,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_BUS(0),
	PS_COMP_ADD_B =>
		PS_COMP_ADD_B,
	PB_B_CH_1_BIT =>
		PB_B_CH_BUS(0),
	MS_B_CH_INSERT_PLUS_ZERO =>
		MS_B_CH_INSERT_PLUS_ZERO,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	MB_ADD_BB0 =>
		MB_ADD_BB0,
	PB_B_CH_INSERT_PLUS_ZERO =>
		PB_B_CH_INSERT_PLUS_ZERO,
	MB_ADD_BB1 =>
		MB_ADD_BB1
	);

Page_16_12_02_1: ENTITY ALD_16_12_02_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_BUS(3),
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_BUS(1),
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_BUS(2),
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_8_BIT =>
		PB_B_CH_BUS(3),
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_BUS(0),
	PB_B_CH_2_BIT =>
		PB_B_CH_BUS(1),
	PB_B_CH_INSERT_PLUS_ZERO =>
		PB_B_CH_INSERT_PLUS_ZERO,
	MB_ADD_BQ0 =>
		MB_ADD_BQ0
	);

Page_16_12_03_1: ENTITY ALD_16_12_03_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_BUS(3),
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_BUS(2),
	PB_B_CH_1_BIT =>
		PB_B_CH_BUS(0),
	PB_B_CH_2_BIT =>
		PB_B_CH_BUS(1),
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_4_BIT =>
		PB_B_CH_BUS(2),
	MB_ADD_BQ2 =>
		MB_ADD_BQ2
	);

Page_16_12_04_1: ENTITY ALD_16_12_04_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_4_BIT =>
		PB_B_CH_BUS(2),
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_BUS(1),
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4
	);

Page_16_12_05_1: ENTITY ALD_16_12_05_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_1_BIT =>
		PB_B_CH_BUS(0),
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_BUS(2),
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_BUS(3),
	PB_B_CH_2_BIT =>
		PB_B_CH_BUS(1),
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_4_BIT =>
		PB_B_CH_BUS(2),
	MB_ADD_BQ6 =>
		MB_ADD_BQ6
	);

Page_16_12_06_1: ENTITY ALD_16_12_06_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_BUS(1),
	PB_B_CH_8_BIT =>
		PB_B_CH_BUS(3),
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_BUS(3),
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_BUS(2),
	PB_B_CH_2_BIT =>
		PB_B_CH_BUS(1),
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_BUS(0),
	MB_ADD_BQ8 =>
		MB_ADD_BQ8
	);


END;
