# compile verilog/system verilog design source files
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/Layer_1.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/Layer_2.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/Layer_3.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/Layer_4.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/Sig_ROM.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/Weight_Memory.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/axi_lite_wrapper.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/maxFinder.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/neuron.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/relu.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/rtl/zynet.v"
verilog xil_defaultlib  "F:/Codes_files/neuralNetwork-master/Tut-5/src/fpga/tb/top_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
