{
  "Top": "clu",
  "RtlTop": "clu",
  "RtlPrefix": "",
  "RtlSubPrefix": "clu_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu5ev",
    "Package": "-sfvc784",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "can_ptr": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_clu_addr",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "can_ptr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "can_ptr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "uart_ptr": {
      "index": "1",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_clu_addr",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "uart_ptr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "uart_ptr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "lin_ptr": {
      "index": "2",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_clu_addr",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "lin_ptr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "lin_ptr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "received_can": {
      "index": "3",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "received_can",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "received_can_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "received_uart": {
      "index": "4",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "received_uart",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "received_uart_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "received_lin": {
      "index": "5",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "received_lin",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "received_lin_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "can_en": {
      "index": "6",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_EN",
          "name": "can_en",
          "usage": "data",
          "direction": "in"
        }]
    },
    "uart_en": {
      "index": "7",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_EN",
          "name": "uart_en",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lin_en": {
      "index": "8",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_EN",
          "name": "lin_en",
          "usage": "data",
          "direction": "in"
        }]
    },
    "can_ddr": {
      "index": "9",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ps_ddr",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "can_ddr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "can_ddr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "uart_ddr": {
      "index": "10",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ps_ddr",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "uart_ddr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "uart_ddr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "lin_ddr": {
      "index": "11",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ps_ddr",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "lin_ddr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_EN",
          "name": "lin_ddr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "timestamp": {
      "index": "12",
      "direction": "in",
      "srcType": "long long int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "timestamp",
          "name": "timestamp",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "clu"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "clu",
    "Version": "1.0",
    "DisplayName": "Clu",
    "Revision": "2112815767",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_clu_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/uart.c",
      "..\/..\/dlin.c",
      "..\/..\/clu.c",
      "..\/..\/can.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/clu_clu_addr_m_axi.vhd",
      "impl\/vhdl\/clu_ddr_write_1.vhd",
      "impl\/vhdl\/clu_ddr_write_1_Pipeline_1.vhd",
      "impl\/vhdl\/clu_ddr_write_1_Pipeline_2.vhd",
      "impl\/vhdl\/clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_EN_s_axi.vhd",
      "impl\/vhdl\/clu_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/clu_mul_3ns_9ns_11_1_1.vhd",
      "impl\/vhdl\/clu_mul_32s_8ns_32_1_1.vhd",
      "impl\/vhdl\/clu_mul_32s_9ns_32_1_1.vhd",
      "impl\/vhdl\/clu_mux_42_8_1_1.vhd",
      "impl\/vhdl\/clu_ps_ddr_m_axi.vhd",
      "impl\/vhdl\/clu_recvFrame_logic_1.vhd",
      "impl\/vhdl\/clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_recvFrame_logic_1_Pipeline_1.vhd",
      "impl\/vhdl\/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.vhd",
      "impl\/vhdl\/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.vhd",
      "impl\/vhdl\/clu_single_lin_process_1.vhd",
      "impl\/vhdl\/clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_single_lin_process_1_Pipeline_VITIS_LOOP_176_1.vhd",
      "impl\/vhdl\/clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_uart_data_read_1.vhd",
      "impl\/vhdl\/clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clu_urem_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/clu_write_ddr_1.vhd",
      "impl\/vhdl\/clu_write_ddr_1_Pipeline_1.vhd",
      "impl\/vhdl\/clu_write_ddr_1_Pipeline_2.vhd",
      "impl\/vhdl\/clu_write_lin_ddr_1.vhd",
      "impl\/vhdl\/clu.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/clu_clu_addr_m_axi.v",
      "impl\/verilog\/clu_ddr_write_1.v",
      "impl\/verilog\/clu_ddr_write_1_Pipeline_1.v",
      "impl\/verilog\/clu_ddr_write_1_Pipeline_2.v",
      "impl\/verilog\/clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_EN_s_axi.v",
      "impl\/verilog\/clu_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/clu_mul_3ns_9ns_11_1_1.v",
      "impl\/verilog\/clu_mul_32s_8ns_32_1_1.v",
      "impl\/verilog\/clu_mul_32s_9ns_32_1_1.v",
      "impl\/verilog\/clu_mux_42_8_1_1.v",
      "impl\/verilog\/clu_ps_ddr_m_axi.v",
      "impl\/verilog\/clu_recvFrame_logic_1.v",
      "impl\/verilog\/clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_recvFrame_logic_1_Pipeline_1.v",
      "impl\/verilog\/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.v",
      "impl\/verilog\/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.v",
      "impl\/verilog\/clu_single_lin_process_1.v",
      "impl\/verilog\/clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_single_lin_process_1_Pipeline_VITIS_LOOP_176_1.v",
      "impl\/verilog\/clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_uart_data_read_1.v",
      "impl\/verilog\/clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clu_urem_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/clu_write_ddr_1.v",
      "impl\/verilog\/clu_write_ddr_1_Pipeline_1.v",
      "impl\/verilog\/clu_write_ddr_1_Pipeline_2.v",
      "impl\/verilog\/clu_write_lin_ddr_1.v",
      "impl\/verilog\/clu.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/clu_v1_0\/data\/clu.mdd",
      "impl\/misc\/drivers\/clu_v1_0\/data\/clu.tcl",
      "impl\/misc\/drivers\/clu_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/clu_v1_0\/src\/xclu.c",
      "impl\/misc\/drivers\/clu_v1_0\/src\/xclu.h",
      "impl\/misc\/drivers\/clu_v1_0\/src\/xclu_hw.h",
      "impl\/misc\/drivers\/clu_v1_0\/src\/xclu_linux.c",
      "impl\/misc\/drivers\/clu_v1_0\/src\/xclu_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/clu.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_EN": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_EN_",
      "paramPrefix": "C_S_AXI_EN_",
      "offsetMasterName": "m_axi_ps_ddr",
      "ports": [
        "s_axi_EN_ARADDR",
        "s_axi_EN_ARREADY",
        "s_axi_EN_ARVALID",
        "s_axi_EN_AWADDR",
        "s_axi_EN_AWREADY",
        "s_axi_EN_AWVALID",
        "s_axi_EN_BREADY",
        "s_axi_EN_BRESP",
        "s_axi_EN_BVALID",
        "s_axi_EN_RDATA",
        "s_axi_EN_RREADY",
        "s_axi_EN_RRESP",
        "s_axi_EN_RVALID",
        "s_axi_EN_WDATA",
        "s_axi_EN_WREADY",
        "s_axi_EN_WSTRB",
        "s_axi_EN_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "can_ptr_1",
          "access": "W",
          "description": "Data signal of can_ptr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "can_ptr",
              "access": "W",
              "description": "Bit 31 to 0 of can_ptr"
            }]
        },
        {
          "offset": "0x14",
          "name": "can_ptr_2",
          "access": "W",
          "description": "Data signal of can_ptr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "can_ptr",
              "access": "W",
              "description": "Bit 63 to 32 of can_ptr"
            }]
        },
        {
          "offset": "0x1c",
          "name": "uart_ptr_1",
          "access": "W",
          "description": "Data signal of uart_ptr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "uart_ptr",
              "access": "W",
              "description": "Bit 31 to 0 of uart_ptr"
            }]
        },
        {
          "offset": "0x20",
          "name": "uart_ptr_2",
          "access": "W",
          "description": "Data signal of uart_ptr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "uart_ptr",
              "access": "W",
              "description": "Bit 63 to 32 of uart_ptr"
            }]
        },
        {
          "offset": "0x28",
          "name": "lin_ptr_1",
          "access": "W",
          "description": "Data signal of lin_ptr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "lin_ptr",
              "access": "W",
              "description": "Bit 31 to 0 of lin_ptr"
            }]
        },
        {
          "offset": "0x2c",
          "name": "lin_ptr_2",
          "access": "W",
          "description": "Data signal of lin_ptr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "lin_ptr",
              "access": "W",
              "description": "Bit 63 to 32 of lin_ptr"
            }]
        },
        {
          "offset": "0x34",
          "name": "received_can",
          "access": "R",
          "description": "Data signal of received_can",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "received_can",
              "access": "R",
              "description": "Bit 31 to 0 of received_can"
            }]
        },
        {
          "offset": "0x38",
          "name": "received_can_ctrl",
          "access": "R",
          "description": "Control signal of received_can",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "received_can_ap_vld",
              "access": "R",
              "description": "Control signal received_can_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x44",
          "name": "received_uart",
          "access": "R",
          "description": "Data signal of received_uart",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "received_uart",
              "access": "R",
              "description": "Bit 31 to 0 of received_uart"
            }]
        },
        {
          "offset": "0x48",
          "name": "received_uart_ctrl",
          "access": "R",
          "description": "Control signal of received_uart",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "received_uart_ap_vld",
              "access": "R",
              "description": "Control signal received_uart_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x54",
          "name": "received_lin",
          "access": "R",
          "description": "Data signal of received_lin",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "received_lin",
              "access": "R",
              "description": "Bit 31 to 0 of received_lin"
            }]
        },
        {
          "offset": "0x58",
          "name": "received_lin_ctrl",
          "access": "R",
          "description": "Control signal of received_lin",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "received_lin_ap_vld",
              "access": "R",
              "description": "Control signal received_lin_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x64",
          "name": "can_en",
          "access": "W",
          "description": "Data signal of can_en",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "can_en",
              "access": "W",
              "description": "Bit 31 to 0 of can_en"
            }]
        },
        {
          "offset": "0x6c",
          "name": "uart_en",
          "access": "W",
          "description": "Data signal of uart_en",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "uart_en",
              "access": "W",
              "description": "Bit 7 to 0 of uart_en"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x74",
          "name": "lin_en",
          "access": "W",
          "description": "Data signal of lin_en",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "lin_en",
              "access": "W",
              "description": "Bit 31 to 0 of lin_en"
            }]
        },
        {
          "offset": "0x7c",
          "name": "can_ddr_1",
          "access": "W",
          "description": "Data signal of can_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "can_ddr",
              "access": "W",
              "description": "Bit 31 to 0 of can_ddr"
            }]
        },
        {
          "offset": "0x80",
          "name": "can_ddr_2",
          "access": "W",
          "description": "Data signal of can_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "can_ddr",
              "access": "W",
              "description": "Bit 63 to 32 of can_ddr"
            }]
        },
        {
          "offset": "0x88",
          "name": "uart_ddr_1",
          "access": "W",
          "description": "Data signal of uart_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "uart_ddr",
              "access": "W",
              "description": "Bit 31 to 0 of uart_ddr"
            }]
        },
        {
          "offset": "0x8c",
          "name": "uart_ddr_2",
          "access": "W",
          "description": "Data signal of uart_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "uart_ddr",
              "access": "W",
              "description": "Bit 63 to 32 of uart_ddr"
            }]
        },
        {
          "offset": "0x94",
          "name": "lin_ddr_1",
          "access": "W",
          "description": "Data signal of lin_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "lin_ddr",
              "access": "W",
              "description": "Bit 31 to 0 of lin_ddr"
            }]
        },
        {
          "offset": "0x98",
          "name": "lin_ddr_2",
          "access": "W",
          "description": "Data signal of lin_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "lin_ddr",
              "access": "W",
              "description": "Bit 63 to 32 of lin_ddr"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "can_ptr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "uart_ptr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "lin_ptr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "received_can"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "received_uart"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "received_lin"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "can_en"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "108",
          "argName": "uart_en"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "116",
          "argName": "lin_en"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "can_ddr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "uart_ddr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "148",
          "argName": "lin_ddr"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_EN:m_axi_clu_addr:m_axi_ps_ddr",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_clu_addr": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_clu_addr_",
      "paramPrefix": "C_M_AXI_CLU_ADDR_",
      "offsetSlaveName": "s_axi_EN",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_clu_addr_ARADDR",
        "m_axi_clu_addr_ARBURST",
        "m_axi_clu_addr_ARCACHE",
        "m_axi_clu_addr_ARID",
        "m_axi_clu_addr_ARLEN",
        "m_axi_clu_addr_ARLOCK",
        "m_axi_clu_addr_ARPROT",
        "m_axi_clu_addr_ARQOS",
        "m_axi_clu_addr_ARREADY",
        "m_axi_clu_addr_ARREGION",
        "m_axi_clu_addr_ARSIZE",
        "m_axi_clu_addr_ARUSER",
        "m_axi_clu_addr_ARVALID",
        "m_axi_clu_addr_AWADDR",
        "m_axi_clu_addr_AWBURST",
        "m_axi_clu_addr_AWCACHE",
        "m_axi_clu_addr_AWID",
        "m_axi_clu_addr_AWLEN",
        "m_axi_clu_addr_AWLOCK",
        "m_axi_clu_addr_AWPROT",
        "m_axi_clu_addr_AWQOS",
        "m_axi_clu_addr_AWREADY",
        "m_axi_clu_addr_AWREGION",
        "m_axi_clu_addr_AWSIZE",
        "m_axi_clu_addr_AWUSER",
        "m_axi_clu_addr_AWVALID",
        "m_axi_clu_addr_BID",
        "m_axi_clu_addr_BREADY",
        "m_axi_clu_addr_BRESP",
        "m_axi_clu_addr_BUSER",
        "m_axi_clu_addr_BVALID",
        "m_axi_clu_addr_RDATA",
        "m_axi_clu_addr_RID",
        "m_axi_clu_addr_RLAST",
        "m_axi_clu_addr_RREADY",
        "m_axi_clu_addr_RRESP",
        "m_axi_clu_addr_RUSER",
        "m_axi_clu_addr_RVALID",
        "m_axi_clu_addr_WDATA",
        "m_axi_clu_addr_WID",
        "m_axi_clu_addr_WLAST",
        "m_axi_clu_addr_WREADY",
        "m_axi_clu_addr_WSTRB",
        "m_axi_clu_addr_WUSER",
        "m_axi_clu_addr_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "can_ptr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "can_ptr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "uart_ptr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "uart_ptr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "lin_ptr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "lin_ptr"
        }
      ]
    },
    "m_axi_ps_ddr": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_ps_ddr_",
      "paramPrefix": "C_M_AXI_PS_DDR_",
      "offsetSlaveName": "s_axi_EN",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ps_ddr_ARADDR",
        "m_axi_ps_ddr_ARBURST",
        "m_axi_ps_ddr_ARCACHE",
        "m_axi_ps_ddr_ARID",
        "m_axi_ps_ddr_ARLEN",
        "m_axi_ps_ddr_ARLOCK",
        "m_axi_ps_ddr_ARPROT",
        "m_axi_ps_ddr_ARQOS",
        "m_axi_ps_ddr_ARREADY",
        "m_axi_ps_ddr_ARREGION",
        "m_axi_ps_ddr_ARSIZE",
        "m_axi_ps_ddr_ARUSER",
        "m_axi_ps_ddr_ARVALID",
        "m_axi_ps_ddr_AWADDR",
        "m_axi_ps_ddr_AWBURST",
        "m_axi_ps_ddr_AWCACHE",
        "m_axi_ps_ddr_AWID",
        "m_axi_ps_ddr_AWLEN",
        "m_axi_ps_ddr_AWLOCK",
        "m_axi_ps_ddr_AWPROT",
        "m_axi_ps_ddr_AWQOS",
        "m_axi_ps_ddr_AWREADY",
        "m_axi_ps_ddr_AWREGION",
        "m_axi_ps_ddr_AWSIZE",
        "m_axi_ps_ddr_AWUSER",
        "m_axi_ps_ddr_AWVALID",
        "m_axi_ps_ddr_BID",
        "m_axi_ps_ddr_BREADY",
        "m_axi_ps_ddr_BRESP",
        "m_axi_ps_ddr_BUSER",
        "m_axi_ps_ddr_BVALID",
        "m_axi_ps_ddr_RDATA",
        "m_axi_ps_ddr_RID",
        "m_axi_ps_ddr_RLAST",
        "m_axi_ps_ddr_RREADY",
        "m_axi_ps_ddr_RRESP",
        "m_axi_ps_ddr_RUSER",
        "m_axi_ps_ddr_RVALID",
        "m_axi_ps_ddr_WDATA",
        "m_axi_ps_ddr_WID",
        "m_axi_ps_ddr_WLAST",
        "m_axi_ps_ddr_WREADY",
        "m_axi_ps_ddr_WSTRB",
        "m_axi_ps_ddr_WUSER",
        "m_axi_ps_ddr_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "can_ddr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "can_ddr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "uart_ddr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "uart_ddr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "lin_ddr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "lin_ddr"
        }
      ]
    },
    "timestamp": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"timestamp": "DATA"},
      "ports": ["timestamp"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "timestamp"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_EN_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_EN_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_EN_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_EN_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_EN_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_EN_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_EN_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_EN_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_EN_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_EN_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_EN_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_EN_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_EN_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_EN_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_EN_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_EN_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_EN_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_clu_addr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_clu_addr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_clu_addr_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_clu_addr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_clu_addr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_clu_addr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_clu_addr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_clu_addr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_clu_addr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_clu_addr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_clu_addr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_clu_addr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_clu_addr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_clu_addr_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_clu_addr_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_clu_addr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_clu_addr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_clu_addr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_clu_addr_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_clu_addr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_clu_addr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_clu_addr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_clu_addr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_clu_addr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_clu_addr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_clu_addr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_clu_addr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_clu_addr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_clu_addr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_clu_addr_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_clu_addr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_clu_addr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_clu_addr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_clu_addr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_clu_addr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_clu_addr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_clu_addr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ps_ddr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ps_ddr_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ps_ddr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ps_ddr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ps_ddr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ps_ddr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ps_ddr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ps_ddr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ps_ddr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ps_ddr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ps_ddr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ps_ddr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ps_ddr_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ps_ddr_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ps_ddr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ps_ddr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ps_ddr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ps_ddr_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ps_ddr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ps_ddr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ps_ddr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ps_ddr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ps_ddr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ps_ddr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ps_ddr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ps_ddr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ps_ddr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ps_ddr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ps_ddr_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_ps_ddr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ps_ddr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ps_ddr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ps_ddr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ps_ddr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ps_ddr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ps_ddr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "timestamp": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "clu",
      "Instances": [
        {
          "ModuleName": "uart_data_read_1",
          "InstanceName": "grp_uart_data_read_1_fu_302",
          "Instances": [{
              "ModuleName": "ddr_write_1",
              "InstanceName": "grp_ddr_write_1_fu_382",
              "Instances": [
                {
                  "ModuleName": "ddr_write_1_Pipeline_1",
                  "InstanceName": "grp_ddr_write_1_Pipeline_1_fu_366"
                },
                {
                  "ModuleName": "ddr_write_1_Pipeline_2",
                  "InstanceName": "grp_ddr_write_1_Pipeline_2_fu_376"
                }
              ]
            }]
        },
        {
          "ModuleName": "single_lin_process_1",
          "InstanceName": "grp_single_lin_process_1_fu_332",
          "Instances": [
            {
              "ModuleName": "single_lin_process_1_Pipeline_VITIS_LOOP_176_1",
              "InstanceName": "grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441"
            },
            {
              "ModuleName": "write_lin_ddr_1",
              "InstanceName": "grp_write_lin_ddr_1_fu_450"
            }
          ]
        },
        {
          "ModuleName": "recvFrame_logic_1",
          "InstanceName": "grp_recvFrame_logic_1_fu_354",
          "Instances": [
            {
              "ModuleName": "recvFrame_logic_1_Pipeline_1",
              "InstanceName": "grp_recvFrame_logic_1_Pipeline_1_fu_537"
            },
            {
              "ModuleName": "recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2",
              "InstanceName": "grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543"
            },
            {
              "ModuleName": "recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1",
              "InstanceName": "grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553"
            },
            {
              "ModuleName": "write_ddr_1",
              "InstanceName": "grp_write_ddr_1_fu_563",
              "Instances": [
                {
                  "ModuleName": "write_ddr_1_Pipeline_1",
                  "InstanceName": "grp_write_ddr_1_Pipeline_1_fu_286"
                },
                {
                  "ModuleName": "write_ddr_1_Pipeline_2",
                  "InstanceName": "grp_write_ddr_1_Pipeline_2_fu_295"
                }
              ]
            }
          ]
        }
      ]
    },
    "Info": {
      "ddr_write_1_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ddr_write_1_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ddr_write_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "uart_data_read_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "single_lin_process_1_Pipeline_VITIS_LOOP_176_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_lin_ddr_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "single_lin_process_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "recvFrame_logic_1_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_ddr_1_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_ddr_1_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_ddr_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "recvFrame_logic_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clu": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ddr_write_1_Pipeline_1": {
        "Latency": {
          "LatencyBest": "207",
          "LatencyAvg": "207",
          "LatencyWorst": "207",
          "PipelineII": "207",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "204",
            "Latency": "205",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "ddr_write_1_Pipeline_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "ddr_write_1": {
        "Latency": {
          "LatencyBest": "138",
          "LatencyAvg": "248",
          "LatencyWorst": "358",
          "PipelineIIMin": "138",
          "PipelineIIMax": "358",
          "PipelineII": "138 ~ 358",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "84",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "908",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1714",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "uart_data_read_1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "73",
          "LatencyWorst": "385",
          "PipelineIIMin": "1",
          "PipelineIIMax": "385",
          "PipelineII": "1 ~ 385",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1424",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "3121",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "single_lin_process_1_Pipeline_VITIS_LOOP_176_1": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "11",
          "PipelineIIMax": "-1",
          "PipelineII": "11 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_176_1",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "?",
            "Latency": "9 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "166",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_lin_ddr_1": {
        "Latency": {
          "LatencyBest": "138",
          "LatencyAvg": "187",
          "LatencyWorst": "235",
          "PipelineIIMin": "138",
          "PipelineIIMax": "235",
          "PipelineII": "138 ~ 235",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "84",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "28",
            "Latency": "84",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 3",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "FF": "853",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1321",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0"
        }
      },
      "single_lin_process_1": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "38",
          "PipelineIIMax": "-1",
          "PipelineII": "38 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "28",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "FF": "1547",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2523",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0"
        }
      },
      "recvFrame_logic_1_Pipeline_1": {
        "Latency": {
          "LatencyBest": "94",
          "LatencyAvg": "94",
          "LatencyWorst": "94",
          "PipelineII": "94",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.494"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "92",
            "Latency": "92",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_219_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "277",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "631",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "",
          "LatencyWorst": "42",
          "PipelineIIMin": "12",
          "PipelineIIMax": "42",
          "PipelineII": "12 ~ 42",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_205_1",
            "TripCount": "",
            "LatencyMin": "10",
            "LatencyMax": "40",
            "Latency": "10 ~ 40",
            "PipelineII": "2",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "193",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "411",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_ddr_1_Pipeline_1": {
        "Latency": {
          "LatencyBest": "95",
          "LatencyAvg": "95",
          "LatencyWorst": "95",
          "PipelineII": "95",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "92",
            "Latency": "93",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_ddr_1_Pipeline_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_ddr_1": {
        "Latency": {
          "LatencyBest": "138",
          "LatencyAvg": "192",
          "LatencyWorst": "246",
          "PipelineIIMin": "138",
          "PipelineIIMax": "246",
          "PipelineII": "138 ~ 246",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "84",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "896",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1644",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "recvFrame_logic_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1865",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "4465",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "clu": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.587"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_275_1",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          },
          {
            "Name": "VITIS_LOOP_240_1",
            "TripCount": "8",
            "LatencyMin": "24",
            "LatencyMax": "3096",
            "Latency": "24 ~ 3096",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "387",
            "PipelineDepth": "3 ~ 387"
          },
          {
            "Name": "VITIS_LOOP_256_1",
            "TripCount": "10",
            "LatencyMin": "20",
            "LatencyMax": "?",
            "Latency": "20 ~ ?",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "?",
            "PipelineDepth": "2 ~ ?"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "7678",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "14914",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-12-16 14:07:57 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
