<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
    <RtlPort>
      <name>ap_clk</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_rst_n</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_start</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_done</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_idle</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_ready</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>fftIn_V_M_real_V_TDATA</name>
      <type>Signed</type>
      <fractionWidth>14</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>fftIn_V_M_real_V_TVALID</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>fftIn_V_M_real_V_TREADY</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>fftIn_V_M_imag_V_TDATA</name>
      <type>Signed</type>
      <fractionWidth>14</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>fftIn_V_M_imag_V_TVALID</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>fftIn_V_M_imag_V_TREADY</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>pyrFilOut_V_M_real_V_TDATA</name>
      <type>Signed</type>
      <fractionWidth>14</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>pyrFilOut_V_M_real_V_TVALID</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>pyrFilOut_V_M_real_V_TREADY</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>pyrFilOut_V_M_imag_V_TDATA</name>
      <type>Signed</type>
      <fractionWidth>14</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>pyrFilOut_V_M_imag_V_TVALID</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>pyrFilOut_V_M_imag_V_TREADY</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>width</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>height</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>nL</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10.000000</clk_period>
  </DesignConstraint>
  <Machine>32</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>636</latency>
    <II>x</II>
  </modelParameters>
</AdditionalInfo>
