<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_emac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_emac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__emac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_EMAC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_EMAC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_emac_sa.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_emac_sa.html#a2a23f35116422b35bf59736ad18859ae">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac_sa.html#a2a23f35116422b35bf59736ad18859ae">EMAC_SAxB</a>;    </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_emac_sa.html#a8c61ce3df665db5865f26cb4da7b9f73">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac_sa.html#a8c61ce3df665db5865f26cb4da7b9f73">EMAC_SAxT</a>;    </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;} <a class="code" href="struct_emac_sa.html">EmacSa</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gafede4e30510241a80b8c23148ccb996a">   51</a></span>&#160;<span class="preprocessor">#define EMACSA_NUMBER 4</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_emac.html">   52</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_emac.html#a43468947da9a179a1ee39ff680ef75a5">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a43468947da9a179a1ee39ff680ef75a5">EMAC_NCR</a>;     </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_emac.html#a3fc552c9820c094ae9d1d66fc12bb0f3">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a3fc552c9820c094ae9d1d66fc12bb0f3">EMAC_NCFGR</a>;   </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_emac.html#ae185a4deb5e03a5e99a42063b0cab901">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>   <a class="code" href="struct_emac.html#ae185a4deb5e03a5e99a42063b0cab901">EMAC_NSR</a>;     </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_emac.html#a8063ac8df0f4b53239bc015495acffe2">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>   Reserved1[2];</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_emac.html#acf3082ca2e2aa482f601fad3ac1ea3c5">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#acf3082ca2e2aa482f601fad3ac1ea3c5">EMAC_TSR</a>;     </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_emac.html#a1a1501b40d177269f34370897c1e283f">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a1a1501b40d177269f34370897c1e283f">EMAC_RBQP</a>;    </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_emac.html#ac196f52156d1b12460519c795f0b1464">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#ac196f52156d1b12460519c795f0b1464">EMAC_TBQP</a>;    </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_emac.html#ac077abc8744c9d7677fe1051a5c69320">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#ac077abc8744c9d7677fe1051a5c69320">EMAC_RSR</a>;     </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_emac.html#a9f56a6a6f52645a3aaeae505ad75d880">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a9f56a6a6f52645a3aaeae505ad75d880">EMAC_ISR</a>;     </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_emac.html#a9f43ccc9dfd84c0733945cfe690a2138">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>   <a class="code" href="struct_emac.html#a9f43ccc9dfd84c0733945cfe690a2138">EMAC_IER</a>;     </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_emac.html#a54eeb8f66905884a23cba0d3a19d5086">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>   <a class="code" href="struct_emac.html#a54eeb8f66905884a23cba0d3a19d5086">EMAC_IDR</a>;     </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_emac.html#ac725d87cf358eb6c59df59f9d1779493">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>   <a class="code" href="struct_emac.html#ac725d87cf358eb6c59df59f9d1779493">EMAC_IMR</a>;     </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_emac.html#ac1de1375912f9d93e194d205a515fd69">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#ac1de1375912f9d93e194d205a515fd69">EMAC_MAN</a>;     </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_emac.html#ad903f3eea9d914d5e7d847948d98f737">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#ad903f3eea9d914d5e7d847948d98f737">EMAC_PTR</a>;     </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_emac.html#a2720432f1271959083758069033cdfae">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a2720432f1271959083758069033cdfae">EMAC_PFR</a>;     </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_emac.html#a6bea5117c5d05575903bb92ae6d3c2e7">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a6bea5117c5d05575903bb92ae6d3c2e7">EMAC_FTO</a>;     </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_emac.html#a90ce7786ea33c0e45f5b14e0a57da864">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a90ce7786ea33c0e45f5b14e0a57da864">EMAC_SCF</a>;     </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_emac.html#a695d1707100eae1f03066a385e955b58">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a695d1707100eae1f03066a385e955b58">EMAC_MCF</a>;     </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_emac.html#aa65fa33f117e9999e603fbde216a32f8">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#aa65fa33f117e9999e603fbde216a32f8">EMAC_FRO</a>;     </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_emac.html#a965f4b41705d36205ab1ad09ccb7e33d">   72</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a965f4b41705d36205ab1ad09ccb7e33d">EMAC_FCSE</a>;    </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_emac.html#a01d9cc18eae946a79c1e5793a27934b7">   73</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a01d9cc18eae946a79c1e5793a27934b7">EMAC_ALE</a>;     </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_emac.html#acc65c0586a7488381f7e84f6d1826548">   74</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#acc65c0586a7488381f7e84f6d1826548">EMAC_DTF</a>;     </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_emac.html#a0f741708a76faf3e82b0ea75624af53f">   75</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a0f741708a76faf3e82b0ea75624af53f">EMAC_LCOL</a>;    </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_emac.html#a45a5fff65d81f916b278065ec80ee21d">   76</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a45a5fff65d81f916b278065ec80ee21d">EMAC_ECOL</a>;    </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_emac.html#a051cedd056458da2740c04df00964d09">   77</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a051cedd056458da2740c04df00964d09">EMAC_TUND</a>;    </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_emac.html#a7bac918643ed988ef16e7c66f728c565">   78</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a7bac918643ed988ef16e7c66f728c565">EMAC_CSE</a>;     </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_emac.html#af936cf13a13ed42db056b1117611c0e6">   79</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#af936cf13a13ed42db056b1117611c0e6">EMAC_RRE</a>;     </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_emac.html#a702bd824b5a8f6540fd5b9db013d94c3">   80</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a702bd824b5a8f6540fd5b9db013d94c3">EMAC_ROV</a>;     </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_emac.html#ada20d2a138809299c68dd9c1400f2664">   81</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#ada20d2a138809299c68dd9c1400f2664">EMAC_RSE</a>;     </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_emac.html#a8dab01478d79d8330fe5d211247b6c1e">   82</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a8dab01478d79d8330fe5d211247b6c1e">EMAC_ELE</a>;     </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_emac.html#ab5f47eeaed3e405cd95a7e21d0839825">   83</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#ab5f47eeaed3e405cd95a7e21d0839825">EMAC_RJA</a>;     </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_emac.html#ab5da42b9f54334b861f0b2e16799bd42">   84</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#ab5da42b9f54334b861f0b2e16799bd42">EMAC_USF</a>;     </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_emac.html#a23e0c6deffc8c7c18a211d3b0636147b">   85</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a23e0c6deffc8c7c18a211d3b0636147b">EMAC_STE</a>;     </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_emac.html#a1f1f71c444e564ab4b07a6b66d02e152">   86</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a1f1f71c444e564ab4b07a6b66d02e152">EMAC_RLE</a>;     </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_emac.html#a50663b9bd8cd286acdcf7c422caa0f8d">   87</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>   Reserved2[1];</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_emac.html#afc99db827d4a6cfeeb901b0f8e6e03ce">   88</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#afc99db827d4a6cfeeb901b0f8e6e03ce">EMAC_HRB</a>;     </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_emac.html#af9eb8cb9dffac7ed6a72e255c281d328">   89</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#af9eb8cb9dffac7ed6a72e255c281d328">EMAC_HRT</a>;     </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_emac.html#aef90ba919abd4d3ef9f884afaae352fb">   90</a></span>&#160;  <a class="code" href="struct_emac_sa.html">EmacSa</a>  EMAC_SA[<a class="code" href="group___s_a_m3_x_a___e_m_a_c.html#gafede4e30510241a80b8c23148ccb996a">EMACSA_NUMBER</a>]; </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_emac.html#a5476a251fc3ee9093c9ad288b57a9888">   91</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a5476a251fc3ee9093c9ad288b57a9888">EMAC_TID</a>;     </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_emac.html#a2445e73737653258cdced99b4bbff359">   92</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>   Reserved3[1];</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_emac.html#a51c0b32c031e2c82a72da48d7c80ef94">   93</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>   <a class="code" href="struct_emac.html#a51c0b32c031e2c82a72da48d7c80ef94">EMAC_USRIO</a>;   </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="struct_emac.html">Emac</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* -------- EMAC_NCR : (EMAC Offset: 0x00) Network Control Register -------- */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga89c89bc9a2f71a8bd8035ed1cf15b609">   97</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_LB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad17e7703881ca47552552953988381d5">   98</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_LLB (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga362d9ff1a0ca0b44847560f2162b9e37">   99</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_RE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gacbe193861c54f7e1632919edd06bc0a9">  100</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_TE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa947871caf18bde10954f7d44180eb03">  101</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_MPE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gac93d86b8ee69df6118d260b9a7787752">  102</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_CLRSTAT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga31c9d456af7b69a8b011384395366d7b">  103</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_INCSTAT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gafaeb21e3ec424046d771ad3d749ff229">  104</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_WESTAT (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6b4915cfd166e528bf0e08820e681e1d">  105</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_BP (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga13c76db40af0cb61237b08c7e53caa87">  106</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_TSTART (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga7762cb2ebbc328c3eeac34442c0d4ea8">  107</a></span>&#160;<span class="preprocessor">#define EMAC_NCR_THALT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_NCFGR : (EMAC Offset: 0x04) Network Configuration Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gace993ca1ff5facf65e102220fb2014f9">  109</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_SPD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga49f1750f1bde5e4a84342ed90f33678f">  110</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_FD (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad3d739f1f3c892b85e709195712f17ca">  111</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_JFRAME (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga8cc6be90bba68c14d71c78d3870166a2">  112</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_CAF (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaf0caeba458c8aa05390c94ff2437164e">  113</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_NBC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga5625928f88037ba0faaca91c0bf5b7cb">  114</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_MTI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga44fc104c09fd8c8f2da9ab1636bedec5">  115</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_UNI (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6c4d68f6deec880c8dd9b1da48ed9698">  116</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_BIG (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa3821fb13ef1096a2afc0a05a16bc417">  117</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_CLK_Pos 10</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9f301ac90858e81f08080dd5bc706499">  118</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_CLK_Msk (0x3u &lt;&lt; EMAC_NCFGR_CLK_Pos) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga585fd001c2893f283336945dd1eff267">  119</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_8 (0x0u &lt;&lt; 10) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaca36b7a87c9dbd29c540084e9a35ccb0">  120</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_16 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga25472faf5ee88d72f252be2f19a0a0dc">  121</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_32 (0x2u &lt;&lt; 10) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga50695c90b0d35bcdadb43e128c95a529">  122</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_64 (0x3u &lt;&lt; 10) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae6d7d29afb57af5618a4feb3ed98e00f">  123</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_RTY (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaab0e7926fa6a28f102d4cc4a13d1ba2b">  124</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_PAE (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga308fedc75088d950859c8bc835564f3b">  125</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_RBOF_Pos 14</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga26f563fe479049c5a79c9d756dd18341">  126</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_RBOF_Msk (0x3u &lt;&lt; EMAC_NCFGR_RBOF_Pos) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad68a74b9f7d06dea80d08f6c920a34bf">  127</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_0 (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gafcc7be56792539ac69a40406f0524226">  128</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_1 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad91f3ed86dc9beef4f70880d05f1327f">  129</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_2 (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6427ca0aa22385e84314056c08e3db5d">  130</a></span>&#160;<span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_3 (0x3u &lt;&lt; 14) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gac014f8ea6cf4a66b10dccbe983cbb63b">  131</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_RLCE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga22070e8af7909c4a32fa609ec902ede6">  132</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_DRFCS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga17d2e5af1ada4a2284fd2fa83e06e9ce">  133</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_EFRHD (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaf7eab7f9e43d2d1e91509741aeed38f1">  134</a></span>&#160;<span class="preprocessor">#define EMAC_NCFGR_IRXFCS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_NSR : (EMAC Offset: 0x08) Network Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaf9a68b28ce993d5f571654f82ba25e3c">  136</a></span>&#160;<span class="preprocessor">#define EMAC_NSR_MDIO (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga135dc420146eb6427495886c1d7bc1a8">  137</a></span>&#160;<span class="preprocessor">#define EMAC_NSR_IDLE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga5d271652e3ce712a8bdfe26e640ceee3">  139</a></span>&#160;<span class="preprocessor">#define EMAC_TSR_UBR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gac231a9f862cb7af2ba4743d655d7b0f2">  140</a></span>&#160;<span class="preprocessor">#define EMAC_TSR_COL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6c72bcce19fa4bf4289d9ea50847b9b4">  141</a></span>&#160;<span class="preprocessor">#define EMAC_TSR_RLES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaade5dd44a16dfbfd5b9038bd1323d664">  142</a></span>&#160;<span class="preprocessor">#define EMAC_TSR_TGO (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga67d9c55e0f7bfd23ba61e0be8e84ae07">  143</a></span>&#160;<span class="preprocessor">#define EMAC_TSR_BEX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga7efe8e9375c1dc3ac6234012743d78af">  144</a></span>&#160;<span class="preprocessor">#define EMAC_TSR_COMP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gab0045c2b3454c85a71bfdf7ed3bf8b66">  145</a></span>&#160;<span class="preprocessor">#define EMAC_TSR_UND (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_RBQP : (EMAC Offset: 0x18) Receive Buffer Queue Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4041ca62fc24dc37c4e5b78f8b40ed9f">  147</a></span>&#160;<span class="preprocessor">#define EMAC_RBQP_ADDR_Pos 2</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga27652d0f3bfa608d0d7a8baef6f442a0">  148</a></span>&#160;<span class="preprocessor">#define EMAC_RBQP_ADDR_Msk (0x3fffffffu &lt;&lt; EMAC_RBQP_ADDR_Pos) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga8e7c39ce47818fac9da4e0aa2809a3d4">  149</a></span>&#160;<span class="preprocessor">#define EMAC_RBQP_ADDR(value) ((EMAC_RBQP_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_RBQP_ADDR_Pos)))</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* -------- EMAC_TBQP : (EMAC Offset: 0x1C) Transmit Buffer Queue Pointer Register -------- */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga1aa82c824ab05ed764a74234c2b30da4">  151</a></span>&#160;<span class="preprocessor">#define EMAC_TBQP_ADDR_Pos 2</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa56c00be239cfe4ef392b4b6cc0c28c1">  152</a></span>&#160;<span class="preprocessor">#define EMAC_TBQP_ADDR_Msk (0x3fffffffu &lt;&lt; EMAC_TBQP_ADDR_Pos) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga054d998010798317106d9f2cd72c074d">  153</a></span>&#160;<span class="preprocessor">#define EMAC_TBQP_ADDR(value) ((EMAC_TBQP_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_TBQP_ADDR_Pos)))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa57f18a687a55a28de8096cd06e328d5">  155</a></span>&#160;<span class="preprocessor">#define EMAC_RSR_BNA (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga95f671948933b58fba6063509395b342">  156</a></span>&#160;<span class="preprocessor">#define EMAC_RSR_REC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga3d262e3911c647fbde53345d0f6e37c0">  157</a></span>&#160;<span class="preprocessor">#define EMAC_RSR_OVR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga980984f27cd52e95f776ece4f9b09c05">  159</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_MFD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9d7de4213aa622512e54365761763922">  160</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad5c59007e6105fb79d6f320eca1b0aed">  161</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa1f093d2794c4327124dcc4bb08ecb38">  162</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga43922217a40763a6dd63cdc7ed49675e">  163</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_TUND (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9cf8e9fc5ec14c8ea4eba0e15418d7c7">  164</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga95fa15c0637e8f74b5890729c8e02535">  165</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_TXERR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga7f5d044c3697ad525842b8169e7c364d">  166</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga519b8349347e5e52a5e2f70dbf11cf27">  167</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga20ce2a45d7b35f3aa5ec21ec51eb0507">  168</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gafd113d5b6d23d1fa9cde1ba713ee2fca">  169</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_PFRE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga8f2e61ed0abffdf79542d34576b8f8f5">  170</a></span>&#160;<span class="preprocessor">#define EMAC_ISR_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga1993be5ec9f7ff5f765623e2d32634c5">  172</a></span>&#160;<span class="preprocessor">#define EMAC_IER_MFD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga5a41e5815cd0c1109629002e92dbd405">  173</a></span>&#160;<span class="preprocessor">#define EMAC_IER_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga875cb0e3ef5b496ba1baed7bbb5244da">  174</a></span>&#160;<span class="preprocessor">#define EMAC_IER_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa5e254f6ffe29f32651afba9680b8624">  175</a></span>&#160;<span class="preprocessor">#define EMAC_IER_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4e27cd68f333e7a21630b847b4ea6d83">  176</a></span>&#160;<span class="preprocessor">#define EMAC_IER_TUND (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4b7d5aa8d5774222dd6d1a59b19750cf">  177</a></span>&#160;<span class="preprocessor">#define EMAC_IER_RLE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga3be2370bba2aab435b8ec901297efb7a">  178</a></span>&#160;<span class="preprocessor">#define EMAC_IER_TXERR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga2af8284240a4db418ac09497110a5b60">  179</a></span>&#160;<span class="preprocessor">#define EMAC_IER_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga30a1709d08ac774fe7288bf8dfd58d79">  180</a></span>&#160;<span class="preprocessor">#define EMAC_IER_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaaa0c54d0c839fd73e105fd396d7d60e0">  181</a></span>&#160;<span class="preprocessor">#define EMAC_IER_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gadd4d62b10df92af87d375a5e54e5d469">  182</a></span>&#160;<span class="preprocessor">#define EMAC_IER_PFR (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae38bc4b89bd523a724b48b556e523c1d">  183</a></span>&#160;<span class="preprocessor">#define EMAC_IER_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_IDR : (EMAC Offset: 0x2C) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga78ab16177ed7007ab8be8b7911555abf">  185</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_MFD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga1a99e1ba890fa8329858fffb13b6c6e1">  186</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga2fa2a67231c1cc7d396a7c8189fc3b35">  187</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4dbfd2b010e9a6745aa5f1153b5a5f01">  188</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gab2573b28bee8759bb7de6bfb150a48db">  189</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_TUND (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga69ac1c4f7b9fb21e7a147967d1425034">  190</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_RLE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gab5e53b3416d1d4d28ed0da63176e66f0">  191</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_TXERR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga63e50751c254448f279e3ee7586aafaa">  192</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6895fbbc54c64357644afaf96d70c1d3">  193</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga3fb46a8c886cd6c9f9c2039fb94bec69">  194</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga25363905478afb3b56560d733134fc26">  195</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_PFR (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae353fe9f074b961a64c3866576fec44f">  196</a></span>&#160;<span class="preprocessor">#define EMAC_IDR_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga2a7c55c876ffdefd9fc15b17b409d65a">  198</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_MFD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gac352c35e658077ee0d36746a001ea2cb">  199</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga426a6006ac13f8e22a0b860e60ca5283">  200</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga930a4dc34520347d43bb88d4ee48ebef">  201</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga006bf0d28e8c4c2e3d34793e05e28451">  202</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_TUND (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga17c8df7c7b4b668fbcb716888c694c94">  203</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_RLE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6a5753a2f00423db76a2a4acd90c3dfb">  204</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_TXERR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga7dd02b2df5a26fd65d583103926d5c85">  205</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gadf9db9790b45c11bbbf0b5c1feb5a9cc">  206</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga838a9d157230da3f018f09ab898372fb">  207</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9558549261e0aaa86597cd589237bf2a">  208</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_PFR (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga0e8d7ad9b4057283fc8a4d6df76da812">  209</a></span>&#160;<span class="preprocessor">#define EMAC_IMR_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- EMAC_MAN : (EMAC Offset: 0x34) Phy Maintenance Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gacb50f24f5fcf30cf41f3e26fec53ed1c">  211</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_DATA_Pos 0</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa098bfe8503e21daf44cc127ccd4329e">  212</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_DATA_Msk (0xffffu &lt;&lt; EMAC_MAN_DATA_Pos) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga1298de4172c820beb684cae9d5afdab6">  213</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_DATA(value) ((EMAC_MAN_DATA_Msk &amp; ((value) &lt;&lt; EMAC_MAN_DATA_Pos)))</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6bf79c81a5f8899d389fa8f583761312">  214</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_CODE_Pos 16</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gac557179a3881b38875e2fdab98145be2">  215</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_CODE_Msk (0x3u &lt;&lt; EMAC_MAN_CODE_Pos) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga30a286104b6ed80b8041e02034522dee">  216</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_CODE(value) ((EMAC_MAN_CODE_Msk &amp; ((value) &lt;&lt; EMAC_MAN_CODE_Pos)))</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga353549d3359a2ca49e89ec8d90810366">  217</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_REGA_Pos 18</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae18d44803d0a4fc3f83bd4444c504df4">  218</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_REGA_Msk (0x1fu &lt;&lt; EMAC_MAN_REGA_Pos) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaab2a765ecbc88c42abfa3e107fe71458">  219</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_REGA(value) ((EMAC_MAN_REGA_Msk &amp; ((value) &lt;&lt; EMAC_MAN_REGA_Pos)))</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae84caf38f80916ef51b283dd2b03e267">  220</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_PHYA_Pos 23</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gadcc98f47fb7b69c89dc25e444d57028b">  221</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_PHYA_Msk (0x1fu &lt;&lt; EMAC_MAN_PHYA_Pos) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga8f5a90b5fcd538a1517f4d2a1668a47c">  222</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_PHYA(value) ((EMAC_MAN_PHYA_Msk &amp; ((value) &lt;&lt; EMAC_MAN_PHYA_Pos)))</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga7eb0853ea822a4bb2e61551d2a7d1a5f">  223</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_RW_Pos 28</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga0840c00b9853b83422c4506e6c8e0d0f">  224</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_RW_Msk (0x3u &lt;&lt; EMAC_MAN_RW_Pos) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga44342dbf49350cf09dbcabd47d4bca22">  225</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_RW(value) ((EMAC_MAN_RW_Msk &amp; ((value) &lt;&lt; EMAC_MAN_RW_Pos)))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaed5cccc3f14c91c99fef983051a02915">  226</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_SOF_Pos 30</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4d2818f8c15aa3ca3c010d1b31f1a3ef">  227</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_SOF_Msk (0x3u &lt;&lt; EMAC_MAN_SOF_Pos) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad12d89eba9a0b8d3420fca1ee6d5eade">  228</a></span>&#160;<span class="preprocessor">#define EMAC_MAN_SOF(value) ((EMAC_MAN_SOF_Msk &amp; ((value) &lt;&lt; EMAC_MAN_SOF_Pos)))</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* -------- EMAC_PTR : (EMAC Offset: 0x38) Pause Time Register -------- */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gab791392284a98b80da89273a99f5253c">  230</a></span>&#160;<span class="preprocessor">#define EMAC_PTR_PTIME_Pos 0</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga425413f598fd20aec13e10e3942d4592">  231</a></span>&#160;<span class="preprocessor">#define EMAC_PTR_PTIME_Msk (0xffffu &lt;&lt; EMAC_PTR_PTIME_Pos) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga933a3c0ce2d304d856f64cee9109d14a">  232</a></span>&#160;<span class="preprocessor">#define EMAC_PTR_PTIME(value) ((EMAC_PTR_PTIME_Msk &amp; ((value) &lt;&lt; EMAC_PTR_PTIME_Pos)))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* -------- EMAC_PFR : (EMAC Offset: 0x3C) Pause Frames Received Register -------- */</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa0925f7c64fb5295c7fc5f2b3101fabf">  234</a></span>&#160;<span class="preprocessor">#define EMAC_PFR_FROK_Pos 0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9bfd14f4761d460b4a3f0fcab4006b2b">  235</a></span>&#160;<span class="preprocessor">#define EMAC_PFR_FROK_Msk (0xffffu &lt;&lt; EMAC_PFR_FROK_Pos) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga3b24fcbe84eb7b71b65f8ddc688f7757">  236</a></span>&#160;<span class="preprocessor">#define EMAC_PFR_FROK(value) ((EMAC_PFR_FROK_Msk &amp; ((value) &lt;&lt; EMAC_PFR_FROK_Pos)))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* -------- EMAC_FTO : (EMAC Offset: 0x40) Frames Transmitted Ok Register -------- */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gade306a6398514f30950d06357e95eef5">  238</a></span>&#160;<span class="preprocessor">#define EMAC_FTO_FTOK_Pos 0</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9214e7d0339671998a4beb6134156efb">  239</a></span>&#160;<span class="preprocessor">#define EMAC_FTO_FTOK_Msk (0xffffffu &lt;&lt; EMAC_FTO_FTOK_Pos) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad5fe92850408b27f2a094e78a2c48c06">  240</a></span>&#160;<span class="preprocessor">#define EMAC_FTO_FTOK(value) ((EMAC_FTO_FTOK_Msk &amp; ((value) &lt;&lt; EMAC_FTO_FTOK_Pos)))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* -------- EMAC_SCF : (EMAC Offset: 0x44) Single Collision Frames Register -------- */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga78f202080b59d2e357fc525f5648fb28">  242</a></span>&#160;<span class="preprocessor">#define EMAC_SCF_SCF_Pos 0</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gadba0ec5208cf4e7953698a470d7ccfbd">  243</a></span>&#160;<span class="preprocessor">#define EMAC_SCF_SCF_Msk (0xffffu &lt;&lt; EMAC_SCF_SCF_Pos) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga28efb9c4800eca7ad8b83cb586308d53">  244</a></span>&#160;<span class="preprocessor">#define EMAC_SCF_SCF(value) ((EMAC_SCF_SCF_Msk &amp; ((value) &lt;&lt; EMAC_SCF_SCF_Pos)))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* -------- EMAC_MCF : (EMAC Offset: 0x48) Multiple Collision Frames Register -------- */</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gacc8cad077d55a463ab5b139362292e8a">  246</a></span>&#160;<span class="preprocessor">#define EMAC_MCF_MCF_Pos 0</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga27885528f4849e22f019c2bafed25137">  247</a></span>&#160;<span class="preprocessor">#define EMAC_MCF_MCF_Msk (0xffffu &lt;&lt; EMAC_MCF_MCF_Pos) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6738c52ae607eb1a46c6c5fa09accb36">  248</a></span>&#160;<span class="preprocessor">#define EMAC_MCF_MCF(value) ((EMAC_MCF_MCF_Msk &amp; ((value) &lt;&lt; EMAC_MCF_MCF_Pos)))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* -------- EMAC_FRO : (EMAC Offset: 0x4C) Frames Received Ok Register -------- */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga503cba07c026c63c269ac3deef73a12d">  250</a></span>&#160;<span class="preprocessor">#define EMAC_FRO_FROK_Pos 0</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaab1cac067ff51cb7a83043cf1fda17a0">  251</a></span>&#160;<span class="preprocessor">#define EMAC_FRO_FROK_Msk (0xffffffu &lt;&lt; EMAC_FRO_FROK_Pos) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga301cb6ba76352c27cd211dd5640098fa">  252</a></span>&#160;<span class="preprocessor">#define EMAC_FRO_FROK(value) ((EMAC_FRO_FROK_Msk &amp; ((value) &lt;&lt; EMAC_FRO_FROK_Pos)))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* -------- EMAC_FCSE : (EMAC Offset: 0x50) Frame Check Sequence Errors Register -------- */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa015abd937eae1aeb68df6dac34ce3c7">  254</a></span>&#160;<span class="preprocessor">#define EMAC_FCSE_FCSE_Pos 0</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga13ba9ac4fd5659e3a8d05f71a568cc66">  255</a></span>&#160;<span class="preprocessor">#define EMAC_FCSE_FCSE_Msk (0xffu &lt;&lt; EMAC_FCSE_FCSE_Pos) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gab9e10076e69851da9ad113e0deac783e">  256</a></span>&#160;<span class="preprocessor">#define EMAC_FCSE_FCSE(value) ((EMAC_FCSE_FCSE_Msk &amp; ((value) &lt;&lt; EMAC_FCSE_FCSE_Pos)))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* -------- EMAC_ALE : (EMAC Offset: 0x54) Alignment Errors Register -------- */</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga93905bcfbcaad975ae241feea3b741b8">  258</a></span>&#160;<span class="preprocessor">#define EMAC_ALE_ALE_Pos 0</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga70f1bd4310514d5430c5cdbf404f41f9">  259</a></span>&#160;<span class="preprocessor">#define EMAC_ALE_ALE_Msk (0xffu &lt;&lt; EMAC_ALE_ALE_Pos) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga973b861bc43bbb9af4edda57d8d00a40">  260</a></span>&#160;<span class="preprocessor">#define EMAC_ALE_ALE(value) ((EMAC_ALE_ALE_Msk &amp; ((value) &lt;&lt; EMAC_ALE_ALE_Pos)))</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* -------- EMAC_DTF : (EMAC Offset: 0x58) Deferred Transmission Frames Register -------- */</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9600a6ce31aeff58e85c3efcbad6c6d2">  262</a></span>&#160;<span class="preprocessor">#define EMAC_DTF_DTF_Pos 0</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaf4f64c9c1c99102fbe7bfb89412a7fd4">  263</a></span>&#160;<span class="preprocessor">#define EMAC_DTF_DTF_Msk (0xffffu &lt;&lt; EMAC_DTF_DTF_Pos) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga1d6b6fdd7b2a43cfb9999c09cfe75cbf">  264</a></span>&#160;<span class="preprocessor">#define EMAC_DTF_DTF(value) ((EMAC_DTF_DTF_Msk &amp; ((value) &lt;&lt; EMAC_DTF_DTF_Pos)))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* -------- EMAC_LCOL : (EMAC Offset: 0x5C) Late Collisions Register -------- */</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4cad096b2c6edaa2f57c6cc9ac6215a6">  266</a></span>&#160;<span class="preprocessor">#define EMAC_LCOL_LCOL_Pos 0</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9f2f8d72de84c7971014b2163d07fecc">  267</a></span>&#160;<span class="preprocessor">#define EMAC_LCOL_LCOL_Msk (0xffu &lt;&lt; EMAC_LCOL_LCOL_Pos) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga38640c1ec80dad1da6b93c174a496eb0">  268</a></span>&#160;<span class="preprocessor">#define EMAC_LCOL_LCOL(value) ((EMAC_LCOL_LCOL_Msk &amp; ((value) &lt;&lt; EMAC_LCOL_LCOL_Pos)))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* -------- EMAC_ECOL : (EMAC Offset: 0x60) Excessive Collisions Register -------- */</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa5dd4255c3cd18911ac97da080f0b184">  270</a></span>&#160;<span class="preprocessor">#define EMAC_ECOL_EXCOL_Pos 0</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4e4d37e11fb833151d02a402740de59e">  271</a></span>&#160;<span class="preprocessor">#define EMAC_ECOL_EXCOL_Msk (0xffu &lt;&lt; EMAC_ECOL_EXCOL_Pos) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga6200c9557d8ee58df46fc8ad2c1b6933">  272</a></span>&#160;<span class="preprocessor">#define EMAC_ECOL_EXCOL(value) ((EMAC_ECOL_EXCOL_Msk &amp; ((value) &lt;&lt; EMAC_ECOL_EXCOL_Pos)))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* -------- EMAC_TUND : (EMAC Offset: 0x64) Transmit Underrun Errors Register -------- */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad2a38fbabc3cb05def467e4b31848524">  274</a></span>&#160;<span class="preprocessor">#define EMAC_TUND_TUND_Pos 0</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gad8ef6c5701a2c07f5eb0072bc44b175a">  275</a></span>&#160;<span class="preprocessor">#define EMAC_TUND_TUND_Msk (0xffu &lt;&lt; EMAC_TUND_TUND_Pos) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga84dc915e009b80696cfc581c8096fb9a">  276</a></span>&#160;<span class="preprocessor">#define EMAC_TUND_TUND(value) ((EMAC_TUND_TUND_Msk &amp; ((value) &lt;&lt; EMAC_TUND_TUND_Pos)))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* -------- EMAC_CSE : (EMAC Offset: 0x68) Carrier Sense Errors Register -------- */</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gab50b1b49f4b4dd315a1d975b71f9abb0">  278</a></span>&#160;<span class="preprocessor">#define EMAC_CSE_CSE_Pos 0</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga950743c1dbe5dabc0b3890fd3fce79c5">  279</a></span>&#160;<span class="preprocessor">#define EMAC_CSE_CSE_Msk (0xffu &lt;&lt; EMAC_CSE_CSE_Pos) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4cd6ac8525a6e9b0ca1d76b0acb01ea3">  280</a></span>&#160;<span class="preprocessor">#define EMAC_CSE_CSE(value) ((EMAC_CSE_CSE_Msk &amp; ((value) &lt;&lt; EMAC_CSE_CSE_Pos)))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* -------- EMAC_RRE : (EMAC Offset: 0x6C) Receive Resource Errors Register -------- */</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga16dde0e5f97b5fb42f037b788375c524">  282</a></span>&#160;<span class="preprocessor">#define EMAC_RRE_RRE_Pos 0</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga5dfae50e0a2bf43a528a321bd79ca95d">  283</a></span>&#160;<span class="preprocessor">#define EMAC_RRE_RRE_Msk (0xffffu &lt;&lt; EMAC_RRE_RRE_Pos) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga59e440924f4d2b6d6614c2e25a755d2c">  284</a></span>&#160;<span class="preprocessor">#define EMAC_RRE_RRE(value) ((EMAC_RRE_RRE_Msk &amp; ((value) &lt;&lt; EMAC_RRE_RRE_Pos)))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* -------- EMAC_ROV : (EMAC Offset: 0x70) Receive Overrun Errors Register -------- */</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae0289b93a5fe901de89f2bb704c60ffa">  286</a></span>&#160;<span class="preprocessor">#define EMAC_ROV_ROVR_Pos 0</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae8b952e9dd5ea56372dfce70252e9aa3">  287</a></span>&#160;<span class="preprocessor">#define EMAC_ROV_ROVR_Msk (0xffu &lt;&lt; EMAC_ROV_ROVR_Pos) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gacd53c43a81a3ad78d5285ab9db6300c0">  288</a></span>&#160;<span class="preprocessor">#define EMAC_ROV_ROVR(value) ((EMAC_ROV_ROVR_Msk &amp; ((value) &lt;&lt; EMAC_ROV_ROVR_Pos)))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* -------- EMAC_RSE : (EMAC Offset: 0x74) Receive Symbol Errors Register -------- */</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga47ef836b628314a43deb5d01744891c2">  290</a></span>&#160;<span class="preprocessor">#define EMAC_RSE_RSE_Pos 0</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga3737585d3a126932295f670b1e24f776">  291</a></span>&#160;<span class="preprocessor">#define EMAC_RSE_RSE_Msk (0xffu &lt;&lt; EMAC_RSE_RSE_Pos) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga410e0bd6d056198e27d805997ef0e677">  292</a></span>&#160;<span class="preprocessor">#define EMAC_RSE_RSE(value) ((EMAC_RSE_RSE_Msk &amp; ((value) &lt;&lt; EMAC_RSE_RSE_Pos)))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* -------- EMAC_ELE : (EMAC Offset: 0x78) Excessive Length Errors Register -------- */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4d7b3b6632636a592e903af418e3937d">  294</a></span>&#160;<span class="preprocessor">#define EMAC_ELE_EXL_Pos 0</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaa4b5668f2329accc6eab83bffb0cd8cf">  295</a></span>&#160;<span class="preprocessor">#define EMAC_ELE_EXL_Msk (0xffu &lt;&lt; EMAC_ELE_EXL_Pos) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga4fa0cf91fe2e4dcc871dc1d24dc21b5b">  296</a></span>&#160;<span class="preprocessor">#define EMAC_ELE_EXL(value) ((EMAC_ELE_EXL_Msk &amp; ((value) &lt;&lt; EMAC_ELE_EXL_Pos)))</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* -------- EMAC_RJA : (EMAC Offset: 0x7C) Receive Jabbers Register -------- */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga3faf9e991d36f4c412460d75d04e6c3b">  298</a></span>&#160;<span class="preprocessor">#define EMAC_RJA_RJB_Pos 0</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gabcd7d3419fbc7f486317aaf324a7074b">  299</a></span>&#160;<span class="preprocessor">#define EMAC_RJA_RJB_Msk (0xffu &lt;&lt; EMAC_RJA_RJB_Pos) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga731a316b1aa49418c4cb3bc06f3cf0f3">  300</a></span>&#160;<span class="preprocessor">#define EMAC_RJA_RJB(value) ((EMAC_RJA_RJB_Msk &amp; ((value) &lt;&lt; EMAC_RJA_RJB_Pos)))</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* -------- EMAC_USF : (EMAC Offset: 0x80) Undersize Frames Register -------- */</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga1b195b098eda95700d862476bf682070">  302</a></span>&#160;<span class="preprocessor">#define EMAC_USF_USF_Pos 0</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga7802883c36fb155934bea9dfc775fb7d">  303</a></span>&#160;<span class="preprocessor">#define EMAC_USF_USF_Msk (0xffu &lt;&lt; EMAC_USF_USF_Pos) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae55f0f33bccdc8be270e0756926ecd53">  304</a></span>&#160;<span class="preprocessor">#define EMAC_USF_USF(value) ((EMAC_USF_USF_Msk &amp; ((value) &lt;&lt; EMAC_USF_USF_Pos)))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* -------- EMAC_STE : (EMAC Offset: 0x84) SQE Test Errors Register -------- */</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga87cd948292d672a5c48870e065868845">  306</a></span>&#160;<span class="preprocessor">#define EMAC_STE_SQER_Pos 0</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga01363cf00255d4c930480b4a997bcb94">  307</a></span>&#160;<span class="preprocessor">#define EMAC_STE_SQER_Msk (0xffu &lt;&lt; EMAC_STE_SQER_Pos) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae16dd86ebfcf9d9177db5089ff7fc5a2">  308</a></span>&#160;<span class="preprocessor">#define EMAC_STE_SQER(value) ((EMAC_STE_SQER_Msk &amp; ((value) &lt;&lt; EMAC_STE_SQER_Pos)))</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* -------- EMAC_RLE : (EMAC Offset: 0x88) Received Length Field Mismatch Register -------- */</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gae3311a0a1a7a27c3adb1151d3dc24f68">  310</a></span>&#160;<span class="preprocessor">#define EMAC_RLE_RLFM_Pos 0</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga43b64a520bed3a7b93beb4ce2849300f">  311</a></span>&#160;<span class="preprocessor">#define EMAC_RLE_RLFM_Msk (0xffu &lt;&lt; EMAC_RLE_RLFM_Pos) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9de6782d78441d6f70d3a6bfe985056b">  312</a></span>&#160;<span class="preprocessor">#define EMAC_RLE_RLFM(value) ((EMAC_RLE_RLFM_Msk &amp; ((value) &lt;&lt; EMAC_RLE_RLFM_Pos)))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* -------- EMAC_HRB : (EMAC Offset: 0x90) Hash Register Bottom [31:0] Register -------- */</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga196d8718e7418270960a708834025c40">  314</a></span>&#160;<span class="preprocessor">#define EMAC_HRB_ADDR_Pos 0</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga569b1421dae827d2fbda5be516b42ce8">  315</a></span>&#160;<span class="preprocessor">#define EMAC_HRB_ADDR_Msk (0xffffffffu &lt;&lt; EMAC_HRB_ADDR_Pos) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga1f0cb978cdd2bf4a9b71adb2fdfedb6a">  316</a></span>&#160;<span class="preprocessor">#define EMAC_HRB_ADDR(value) ((EMAC_HRB_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_HRB_ADDR_Pos)))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* -------- EMAC_HRT : (EMAC Offset: 0x94) Hash Register Top [63:32] Register -------- */</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaf5d2a69c92d950f10b510a6a0387a496">  318</a></span>&#160;<span class="preprocessor">#define EMAC_HRT_ADDR_Pos 0</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga29788b0248bc94dab7b22fbcac6f605c">  319</a></span>&#160;<span class="preprocessor">#define EMAC_HRT_ADDR_Msk (0xffffffffu &lt;&lt; EMAC_HRT_ADDR_Pos) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga2a841e79c1b7b472c6c0fe3ccfc8c31b">  320</a></span>&#160;<span class="preprocessor">#define EMAC_HRT_ADDR(value) ((EMAC_HRT_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_HRT_ADDR_Pos)))</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* -------- EMAC_SAxB : (EMAC Offset: N/A) Specific Address 1 Bottom Register -------- */</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga8ef0404a7703fc56d30e6075e61dac5b">  322</a></span>&#160;<span class="preprocessor">#define EMAC_SAxB_ADDR_Pos 0</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gafbdde4e0bce367c8c0694629114f9f00">  323</a></span>&#160;<span class="preprocessor">#define EMAC_SAxB_ADDR_Msk (0xffffffffu &lt;&lt; EMAC_SAxB_ADDR_Pos) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga0091bb31885fa03da71abe6e046dfd96">  324</a></span>&#160;<span class="preprocessor">#define EMAC_SAxB_ADDR(value) ((EMAC_SAxB_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_SAxB_ADDR_Pos)))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* -------- EMAC_SAxT : (EMAC Offset: N/A) Specific Address 1 Top Register -------- */</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga8b69ba04a0b9973ccb84902251b6e1b1">  326</a></span>&#160;<span class="preprocessor">#define EMAC_SAxT_ADDR_Pos 0</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga30849ce5beec875bca46bed193cc1c52">  327</a></span>&#160;<span class="preprocessor">#define EMAC_SAxT_ADDR_Msk (0xffffu &lt;&lt; EMAC_SAxT_ADDR_Pos) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga87ba820fd182ee96c38cbcf5247eb7df">  328</a></span>&#160;<span class="preprocessor">#define EMAC_SAxT_ADDR(value) ((EMAC_SAxT_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_SAxT_ADDR_Pos)))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* -------- EMAC_TID : (EMAC Offset: 0xB8) Type ID Checking Register -------- */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga9a8573c083a0f19e65b2a90fde2addae">  330</a></span>&#160;<span class="preprocessor">#define EMAC_TID_TID_Pos 0</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#gaefc01aa44ca63d0fd34303ba2b552ca8">  331</a></span>&#160;<span class="preprocessor">#define EMAC_TID_TID_Msk (0xffffu &lt;&lt; EMAC_TID_TID_Pos) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga066fccfd780d74cffab3deade31a6df2">  332</a></span>&#160;<span class="preprocessor">#define EMAC_TID_TID(value) ((EMAC_TID_TID_Msk &amp; ((value) &lt;&lt; EMAC_TID_TID_Pos)))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* -------- EMAC_USRIO : (EMAC Offset: 0xC0) User Input/Output Register -------- */</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga310c8e06997f0417ff08e77cda174dff">  334</a></span>&#160;<span class="preprocessor">#define EMAC_USRIO_RMII (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___e_m_a_c.html#ga33fcba49e11de6038a3a3a4b0fe0f870">  335</a></span>&#160;<span class="preprocessor">#define EMAC_USRIO_CLKEN (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_EMAC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_emac_html_a1f1f71c444e564ab4b07a6b66d02e152"><div class="ttname"><a href="struct_emac.html#a1f1f71c444e564ab4b07a6b66d02e152">Emac::EMAC_RLE</a></div><div class="ttdeci">RwReg EMAC_RLE</div><div class="ttdoc">(Emac Offset: 0x88) Received Length Field Mismatch Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00086">component_emac.h:86</a></div></div>
<div class="ttc" id="struct_emac_html_ad903f3eea9d914d5e7d847948d98f737"><div class="ttname"><a href="struct_emac.html#ad903f3eea9d914d5e7d847948d98f737">Emac::EMAC_PTR</a></div><div class="ttdeci">RwReg EMAC_PTR</div><div class="ttdoc">(Emac Offset: 0x38) Pause Time Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00066">component_emac.h:66</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_emac_html_afc99db827d4a6cfeeb901b0f8e6e03ce"><div class="ttname"><a href="struct_emac.html#afc99db827d4a6cfeeb901b0f8e6e03ce">Emac::EMAC_HRB</a></div><div class="ttdeci">RwReg EMAC_HRB</div><div class="ttdoc">(Emac Offset: 0x90) Hash Register Bottom [31:0] Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00088">component_emac.h:88</a></div></div>
<div class="ttc" id="struct_emac_html_a45a5fff65d81f916b278065ec80ee21d"><div class="ttname"><a href="struct_emac.html#a45a5fff65d81f916b278065ec80ee21d">Emac::EMAC_ECOL</a></div><div class="ttdeci">RwReg EMAC_ECOL</div><div class="ttdoc">(Emac Offset: 0x60) Excessive Collisions Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00076">component_emac.h:76</a></div></div>
<div class="ttc" id="struct_emac_sa_html_a2a23f35116422b35bf59736ad18859ae"><div class="ttname"><a href="struct_emac_sa.html#a2a23f35116422b35bf59736ad18859ae">EmacSa::EMAC_SAxB</a></div><div class="ttdeci">RwReg EMAC_SAxB</div><div class="ttdoc">(EmacSa Offset: 0x0) Specific Address 1 Bottom Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00047">component_emac.h:47</a></div></div>
<div class="ttc" id="struct_emac_html_ac725d87cf358eb6c59df59f9d1779493"><div class="ttname"><a href="struct_emac.html#ac725d87cf358eb6c59df59f9d1779493">Emac::EMAC_IMR</a></div><div class="ttdeci">RoReg EMAC_IMR</div><div class="ttdoc">(Emac Offset: 0x30) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00064">component_emac.h:64</a></div></div>
<div class="ttc" id="struct_emac_html_af9eb8cb9dffac7ed6a72e255c281d328"><div class="ttname"><a href="struct_emac.html#af9eb8cb9dffac7ed6a72e255c281d328">Emac::EMAC_HRT</a></div><div class="ttdeci">RwReg EMAC_HRT</div><div class="ttdoc">(Emac Offset: 0x94) Hash Register Top [63:32] Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00089">component_emac.h:89</a></div></div>
<div class="ttc" id="struct_emac_html_a1a1501b40d177269f34370897c1e283f"><div class="ttname"><a href="struct_emac.html#a1a1501b40d177269f34370897c1e283f">Emac::EMAC_RBQP</a></div><div class="ttdeci">RwReg EMAC_RBQP</div><div class="ttdoc">(Emac Offset: 0x18) Receive Buffer Queue Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00058">component_emac.h:58</a></div></div>
<div class="ttc" id="struct_emac_html_ae185a4deb5e03a5e99a42063b0cab901"><div class="ttname"><a href="struct_emac.html#ae185a4deb5e03a5e99a42063b0cab901">Emac::EMAC_NSR</a></div><div class="ttdeci">RoReg EMAC_NSR</div><div class="ttdoc">(Emac Offset: 0x08) Network Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00055">component_emac.h:55</a></div></div>
<div class="ttc" id="struct_emac_html_ac196f52156d1b12460519c795f0b1464"><div class="ttname"><a href="struct_emac.html#ac196f52156d1b12460519c795f0b1464">Emac::EMAC_TBQP</a></div><div class="ttdeci">RwReg EMAC_TBQP</div><div class="ttdoc">(Emac Offset: 0x1C) Transmit Buffer Queue Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00059">component_emac.h:59</a></div></div>
<div class="ttc" id="struct_emac_html_a5476a251fc3ee9093c9ad288b57a9888"><div class="ttname"><a href="struct_emac.html#a5476a251fc3ee9093c9ad288b57a9888">Emac::EMAC_TID</a></div><div class="ttdeci">RwReg EMAC_TID</div><div class="ttdoc">(Emac Offset: 0xB8) Type ID Checking Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00091">component_emac.h:91</a></div></div>
<div class="ttc" id="struct_emac_html_a9f56a6a6f52645a3aaeae505ad75d880"><div class="ttname"><a href="struct_emac.html#a9f56a6a6f52645a3aaeae505ad75d880">Emac::EMAC_ISR</a></div><div class="ttdeci">RwReg EMAC_ISR</div><div class="ttdoc">(Emac Offset: 0x24) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00061">component_emac.h:61</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_emac_sa_html"><div class="ttname"><a href="struct_emac_sa.html">EmacSa</a></div><div class="ttdoc">EmacSa hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00046">component_emac.h:46</a></div></div>
<div class="ttc" id="struct_emac_html_ab5f47eeaed3e405cd95a7e21d0839825"><div class="ttname"><a href="struct_emac.html#ab5f47eeaed3e405cd95a7e21d0839825">Emac::EMAC_RJA</a></div><div class="ttdeci">RwReg EMAC_RJA</div><div class="ttdoc">(Emac Offset: 0x7C) Receive Jabbers Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00083">component_emac.h:83</a></div></div>
<div class="ttc" id="struct_emac_html_a702bd824b5a8f6540fd5b9db013d94c3"><div class="ttname"><a href="struct_emac.html#a702bd824b5a8f6540fd5b9db013d94c3">Emac::EMAC_ROV</a></div><div class="ttdeci">RwReg EMAC_ROV</div><div class="ttdoc">(Emac Offset: 0x70) Receive Overrun Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00080">component_emac.h:80</a></div></div>
<div class="ttc" id="struct_emac_html_a54eeb8f66905884a23cba0d3a19d5086"><div class="ttname"><a href="struct_emac.html#a54eeb8f66905884a23cba0d3a19d5086">Emac::EMAC_IDR</a></div><div class="ttdeci">WoReg EMAC_IDR</div><div class="ttdoc">(Emac Offset: 0x2C) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00063">component_emac.h:63</a></div></div>
<div class="ttc" id="struct_emac_html_a51c0b32c031e2c82a72da48d7c80ef94"><div class="ttname"><a href="struct_emac.html#a51c0b32c031e2c82a72da48d7c80ef94">Emac::EMAC_USRIO</a></div><div class="ttdeci">RwReg EMAC_USRIO</div><div class="ttdoc">(Emac Offset: 0xC0) User Input/Output Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00093">component_emac.h:93</a></div></div>
<div class="ttc" id="struct_emac_html_a43468947da9a179a1ee39ff680ef75a5"><div class="ttname"><a href="struct_emac.html#a43468947da9a179a1ee39ff680ef75a5">Emac::EMAC_NCR</a></div><div class="ttdeci">RwReg EMAC_NCR</div><div class="ttdoc">(Emac Offset: 0x00) Network Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00053">component_emac.h:53</a></div></div>
<div class="ttc" id="struct_emac_html_a90ce7786ea33c0e45f5b14e0a57da864"><div class="ttname"><a href="struct_emac.html#a90ce7786ea33c0e45f5b14e0a57da864">Emac::EMAC_SCF</a></div><div class="ttdeci">RwReg EMAC_SCF</div><div class="ttdoc">(Emac Offset: 0x44) Single Collision Frames Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00069">component_emac.h:69</a></div></div>
<div class="ttc" id="struct_emac_html_a9f43ccc9dfd84c0733945cfe690a2138"><div class="ttname"><a href="struct_emac.html#a9f43ccc9dfd84c0733945cfe690a2138">Emac::EMAC_IER</a></div><div class="ttdeci">WoReg EMAC_IER</div><div class="ttdoc">(Emac Offset: 0x28) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00062">component_emac.h:62</a></div></div>
<div class="ttc" id="struct_emac_html_acc65c0586a7488381f7e84f6d1826548"><div class="ttname"><a href="struct_emac.html#acc65c0586a7488381f7e84f6d1826548">Emac::EMAC_DTF</a></div><div class="ttdeci">RwReg EMAC_DTF</div><div class="ttdoc">(Emac Offset: 0x58) Deferred Transmission Frames Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00074">component_emac.h:74</a></div></div>
<div class="ttc" id="struct_emac_html_a01d9cc18eae946a79c1e5793a27934b7"><div class="ttname"><a href="struct_emac.html#a01d9cc18eae946a79c1e5793a27934b7">Emac::EMAC_ALE</a></div><div class="ttdeci">RwReg EMAC_ALE</div><div class="ttdoc">(Emac Offset: 0x54) Alignment Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00073">component_emac.h:73</a></div></div>
<div class="ttc" id="struct_emac_html_ab5da42b9f54334b861f0b2e16799bd42"><div class="ttname"><a href="struct_emac.html#ab5da42b9f54334b861f0b2e16799bd42">Emac::EMAC_USF</a></div><div class="ttdeci">RwReg EMAC_USF</div><div class="ttdoc">(Emac Offset: 0x80) Undersize Frames Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00084">component_emac.h:84</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_emac_html_aa65fa33f117e9999e603fbde216a32f8"><div class="ttname"><a href="struct_emac.html#aa65fa33f117e9999e603fbde216a32f8">Emac::EMAC_FRO</a></div><div class="ttdeci">RwReg EMAC_FRO</div><div class="ttdoc">(Emac Offset: 0x4C) Frames Received Ok Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00071">component_emac.h:71</a></div></div>
<div class="ttc" id="struct_emac_html_a23e0c6deffc8c7c18a211d3b0636147b"><div class="ttname"><a href="struct_emac.html#a23e0c6deffc8c7c18a211d3b0636147b">Emac::EMAC_STE</a></div><div class="ttdeci">RwReg EMAC_STE</div><div class="ttdoc">(Emac Offset: 0x84) SQE Test Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00085">component_emac.h:85</a></div></div>
<div class="ttc" id="struct_emac_html_a6bea5117c5d05575903bb92ae6d3c2e7"><div class="ttname"><a href="struct_emac.html#a6bea5117c5d05575903bb92ae6d3c2e7">Emac::EMAC_FTO</a></div><div class="ttdeci">RwReg EMAC_FTO</div><div class="ttdoc">(Emac Offset: 0x40) Frames Transmitted Ok Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00068">component_emac.h:68</a></div></div>
<div class="ttc" id="struct_emac_html_a695d1707100eae1f03066a385e955b58"><div class="ttname"><a href="struct_emac.html#a695d1707100eae1f03066a385e955b58">Emac::EMAC_MCF</a></div><div class="ttdeci">RwReg EMAC_MCF</div><div class="ttdoc">(Emac Offset: 0x48) Multiple Collision Frames Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00070">component_emac.h:70</a></div></div>
<div class="ttc" id="struct_emac_html"><div class="ttname"><a href="struct_emac.html">Emac</a></div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00052">component_emac.h:52</a></div></div>
<div class="ttc" id="struct_emac_html_a965f4b41705d36205ab1ad09ccb7e33d"><div class="ttname"><a href="struct_emac.html#a965f4b41705d36205ab1ad09ccb7e33d">Emac::EMAC_FCSE</a></div><div class="ttdeci">RwReg EMAC_FCSE</div><div class="ttdoc">(Emac Offset: 0x50) Frame Check Sequence Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00072">component_emac.h:72</a></div></div>
<div class="ttc" id="struct_emac_html_a3fc552c9820c094ae9d1d66fc12bb0f3"><div class="ttname"><a href="struct_emac.html#a3fc552c9820c094ae9d1d66fc12bb0f3">Emac::EMAC_NCFGR</a></div><div class="ttdeci">RwReg EMAC_NCFGR</div><div class="ttdoc">(Emac Offset: 0x04) Network Configuration Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00054">component_emac.h:54</a></div></div>
<div class="ttc" id="struct_emac_html_af936cf13a13ed42db056b1117611c0e6"><div class="ttname"><a href="struct_emac.html#af936cf13a13ed42db056b1117611c0e6">Emac::EMAC_RRE</a></div><div class="ttdeci">RwReg EMAC_RRE</div><div class="ttdoc">(Emac Offset: 0x6C) Receive Resource Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00079">component_emac.h:79</a></div></div>
<div class="ttc" id="struct_emac_html_a0f741708a76faf3e82b0ea75624af53f"><div class="ttname"><a href="struct_emac.html#a0f741708a76faf3e82b0ea75624af53f">Emac::EMAC_LCOL</a></div><div class="ttdeci">RwReg EMAC_LCOL</div><div class="ttdoc">(Emac Offset: 0x5C) Late Collisions Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00075">component_emac.h:75</a></div></div>
<div class="ttc" id="struct_emac_html_ada20d2a138809299c68dd9c1400f2664"><div class="ttname"><a href="struct_emac.html#ada20d2a138809299c68dd9c1400f2664">Emac::EMAC_RSE</a></div><div class="ttdeci">RwReg EMAC_RSE</div><div class="ttdoc">(Emac Offset: 0x74) Receive Symbol Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00081">component_emac.h:81</a></div></div>
<div class="ttc" id="struct_emac_html_ac077abc8744c9d7677fe1051a5c69320"><div class="ttname"><a href="struct_emac.html#ac077abc8744c9d7677fe1051a5c69320">Emac::EMAC_RSR</a></div><div class="ttdeci">RwReg EMAC_RSR</div><div class="ttdoc">(Emac Offset: 0x20) Receive Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00060">component_emac.h:60</a></div></div>
<div class="ttc" id="struct_emac_html_a051cedd056458da2740c04df00964d09"><div class="ttname"><a href="struct_emac.html#a051cedd056458da2740c04df00964d09">Emac::EMAC_TUND</a></div><div class="ttdeci">RwReg EMAC_TUND</div><div class="ttdoc">(Emac Offset: 0x64) Transmit Underrun Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00077">component_emac.h:77</a></div></div>
<div class="ttc" id="struct_emac_html_a7bac918643ed988ef16e7c66f728c565"><div class="ttname"><a href="struct_emac.html#a7bac918643ed988ef16e7c66f728c565">Emac::EMAC_CSE</a></div><div class="ttdeci">RwReg EMAC_CSE</div><div class="ttdoc">(Emac Offset: 0x68) Carrier Sense Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00078">component_emac.h:78</a></div></div>
<div class="ttc" id="struct_emac_html_a2720432f1271959083758069033cdfae"><div class="ttname"><a href="struct_emac.html#a2720432f1271959083758069033cdfae">Emac::EMAC_PFR</a></div><div class="ttdeci">RwReg EMAC_PFR</div><div class="ttdoc">(Emac Offset: 0x3C) Pause Frames Received Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00067">component_emac.h:67</a></div></div>
<div class="ttc" id="struct_emac_html_acf3082ca2e2aa482f601fad3ac1ea3c5"><div class="ttname"><a href="struct_emac.html#acf3082ca2e2aa482f601fad3ac1ea3c5">Emac::EMAC_TSR</a></div><div class="ttdeci">RwReg EMAC_TSR</div><div class="ttdoc">(Emac Offset: 0x14) Transmit Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00057">component_emac.h:57</a></div></div>
<div class="ttc" id="struct_emac_sa_html_a8c61ce3df665db5865f26cb4da7b9f73"><div class="ttname"><a href="struct_emac_sa.html#a8c61ce3df665db5865f26cb4da7b9f73">EmacSa::EMAC_SAxT</a></div><div class="ttdeci">RwReg EMAC_SAxT</div><div class="ttdoc">(EmacSa Offset: 0x4) Specific Address 1 Top Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00048">component_emac.h:48</a></div></div>
<div class="ttc" id="struct_emac_html_ac1de1375912f9d93e194d205a515fd69"><div class="ttname"><a href="struct_emac.html#ac1de1375912f9d93e194d205a515fd69">Emac::EMAC_MAN</a></div><div class="ttdeci">RwReg EMAC_MAN</div><div class="ttdoc">(Emac Offset: 0x34) Phy Maintenance Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00065">component_emac.h:65</a></div></div>
<div class="ttc" id="group___s_a_m3_x_a___e_m_a_c_html_gafede4e30510241a80b8c23148ccb996a"><div class="ttname"><a href="group___s_a_m3_x_a___e_m_a_c.html#gafede4e30510241a80b8c23148ccb996a">EMACSA_NUMBER</a></div><div class="ttdeci">#define EMACSA_NUMBER</div><div class="ttdoc">Emac hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00051">component_emac.h:51</a></div></div>
<div class="ttc" id="struct_emac_html_a8dab01478d79d8330fe5d211247b6c1e"><div class="ttname"><a href="struct_emac.html#a8dab01478d79d8330fe5d211247b6c1e">Emac::EMAC_ELE</a></div><div class="ttdeci">RwReg EMAC_ELE</div><div class="ttdoc">(Emac Offset: 0x78) Excessive Length Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__emac_8h_source.html#l00082">component_emac.h:82</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
