INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/adder/src/adder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/adder/sim/test_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-2845] overwriting previous definition of module adder [/home/wymt/code/system2018/Arch2018/adder/sim/../src/adder.v:42]
INFO: [VRFC 10-311] analyzing module test_adder
