set_property PACKAGE_PIN Y17 [get_ports {phys_interface_0_adc_a[0]}]
set_property PACKAGE_PIN W16 [get_ports {phys_interface_0_adc_a[1]}]
set_property PACKAGE_PIN Y16 [get_ports {phys_interface_0_adc_a[2]}]
set_property PACKAGE_PIN W15 [get_ports {phys_interface_0_adc_a[3]}]
set_property PACKAGE_PIN W14 [get_ports {phys_interface_0_adc_a[4]}]
set_property PACKAGE_PIN Y14 [get_ports {phys_interface_0_adc_a[5]}]
set_property PACKAGE_PIN W13 [get_ports {phys_interface_0_adc_a[6]}]
set_property PACKAGE_PIN V12 [get_ports {phys_interface_0_adc_a[7]}]
set_property PACKAGE_PIN V13 [get_ports {phys_interface_0_adc_a[8]}]
set_property PACKAGE_PIN T14 [get_ports {phys_interface_0_adc_a[9]}]
set_property PACKAGE_PIN T15 [get_ports {phys_interface_0_adc_a[10]}]
set_property PACKAGE_PIN V15 [get_ports {phys_interface_0_adc_a[11]}]
set_property PACKAGE_PIN T16 [get_ports {phys_interface_0_adc_a[12]}]
set_property PACKAGE_PIN V16 [get_ports {phys_interface_0_adc_a[13]}]

set_property PACKAGE_PIN R18 [get_ports {phys_interface_0_adc_b[0]}]
set_property PACKAGE_PIN P16 [get_ports {phys_interface_0_adc_b[1]}]
set_property PACKAGE_PIN P18 [get_ports {phys_interface_0_adc_b[2]}]
set_property PACKAGE_PIN N17 [get_ports {phys_interface_0_adc_b[3]}]
set_property PACKAGE_PIN R19 [get_ports {phys_interface_0_adc_b[4]}]
set_property PACKAGE_PIN T20 [get_ports {phys_interface_0_adc_b[5]}]
set_property PACKAGE_PIN T19 [get_ports {phys_interface_0_adc_b[6]}]
set_property PACKAGE_PIN U20 [get_ports {phys_interface_0_adc_b[7]}]
set_property PACKAGE_PIN V20 [get_ports {phys_interface_0_adc_b[8]}]
set_property PACKAGE_PIN W20 [get_ports {phys_interface_0_adc_b[9]}]
set_property PACKAGE_PIN W19 [get_ports {phys_interface_0_adc_b[10]}]
set_property PACKAGE_PIN Y19 [get_ports {phys_interface_0_adc_b[11]}]
set_property PACKAGE_PIN W18 [get_ports {phys_interface_0_adc_b[12]}]
set_property PACKAGE_PIN Y18 [get_ports {phys_interface_0_adc_b[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports phys_interface_0_adc_cdcs]
set_property PACKAGE_PIN V18 [get_ports phys_interface_0_adc_cdcs]
set_property PIO_DIRECTION OUTPUT [get_ports phys_interface_0_adc_cdcs]

set_property IOSTANDARD LVCMOS18 [get_ports {phys_interface_0_adc_a[*]}]
set_property IOB TRUE [get_ports {phys_interface_0_adc_a[*]}]
set_property IOSTANDARD LVCMOS18 [get_ports {phys_interface_0_adc_b[*]}]
set_property IOB TRUE [get_ports {phys_interface_0_adc_b[*]}]
