# Reading pref.tcl
# OpenFile C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/Datapath.sv
do runDatapath.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:10:28 on Jun 01,2023
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# ** Error: ./Datapath.sv(10): (vlog-2730) Undefined variable: 'ALUout'.
# ** Error: ./Datapath.sv(10): (vlog-13294) Identifier must be declared with a port mode: ALUout.
# -- Compiling module Datapath_tb
# ** Error: (vlog-13069) ./Datapath.sv(131): near "=": syntax error, unexpected '=', expecting ++ or --.
# ** Error: (vlog-13069) ./Datapath.sv(156): near "D_addr": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 13:10:29 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runDatapath.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Datapath.sv""
do runDatapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:19 on Jun 01,2023
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# ** Error (suppressible): ./Datapath.sv(138): (vlog-12003) Variable 'WriteAddr' written by continuous and procedural assignments. See ./Datapath.sv(67). 
# ** Error (suppressible): ./Datapath.sv(158): (vlog-12003) Variable 'rdAddrA' written by continuous and procedural assignments. See ./Datapath.sv(68). 
# End time: 13:12:19 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runDatapath.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Datapath.sv""
do runDatapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:37 on Jun 01,2023
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:13:37 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:37 on Jun 01,2023
# vlog -reportprogress 300 ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# ** Error: (vlog-13069) ./Mux_16w_2to1.sv(13): near "1ns": syntax error, unexpected TIME_LITERAL, expecting class.
# End time: 13:13:37 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runDatapath.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Mux_16w_2to1.sv""
do runDatapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:11 on Jun 01,2023
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:14:11 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:11 on Jun 01,2023
# vlog -reportprogress 300 ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 13:14:12 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:12 on Jun 01,2023
# vlog -reportprogress 300 ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 13:14:12 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:12 on Jun 01,2023
# vlog -reportprogress 300 ./DataMemory.sv 
# ** Error: (vlog-7) Failed to open design unit file "./DataMemory.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:14:12 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runDatapath.do line 10
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DataMemory.sv""
do runDatapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:42 on Jun 01,2023
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:14:42 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:42 on Jun 01,2023
# vlog -reportprogress 300 ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 13:14:43 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:43 on Jun 01,2023
# vlog -reportprogress 300 ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 13:14:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:43 on Jun 01,2023
# vlog -reportprogress 300 ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 13:14:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./DataMemory.v Line: 63
#         Searched libraries:
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/work
# ** Error: (vsim-3033) Instantiation of 'Mux_16w_2to_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT File: ./Datapath.sv Line: 33
#         Searched libraries:
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/work
# Loading work.regfile16x16a
# ** Error: (vsim-3033) Instantiation of 'ALU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT File: ./Datapath.sv Line: 47
#         Searched libraries:
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runDatapath.do PAUSED at line 15
do runDatapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:50 on Jun 01,2023
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:15:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:50 on Jun 01,2023
# vlog -reportprogress 300 ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 13:15:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:50 on Jun 01,2023
# vlog -reportprogress 300 ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 13:15:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:50 on Jun 01,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:15:51 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:51 on Jun 01,2023
# vlog -reportprogress 300 ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 13:15:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./DataMemory.v Line: 63
#         Searched libraries:
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/work
# ** Error: (vsim-3033) Instantiation of 'Mux_16w_2to_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT File: ./Datapath.sv Line: 33
#         Searched libraries:
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/work
# Loading work.regfile16x16a
# Loading work.ALU
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runDatapath.do PAUSED at line 16
do runDatapath.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:06 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:55:06 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:06 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 13:55:06 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:06 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 13:55:06 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:06 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:55:06 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:06 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 13:55:06 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# ** Error: (vsim-3033) Instantiation of 'Mux_16w_2to_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT File: ./Datapath.sv Line: 33
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work
#             C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/work
# Loading work.regfile16x16a
# Loading work.ALU
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runDatapath.do PAUSED at line 25
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:04 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:56:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:04 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 13:56:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:04 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 13:56:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:04 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:56:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:04 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 13:56:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-7039) The parameter 'Bits' has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/ALUunit File: ./ALU.sv Line: 10
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runDatapath.do PAUSED at line 25
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:07 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:58:07 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:07 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 13:58:07 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:07 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 13:58:07 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:07 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:58:07 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:08 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 13:58:08 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3008) [CNNODP] - Component name (wrData) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb File: ./Datapath.sv Line: 131
# ** Error: (vsim-3043) Unresolved reference to 'wrData' in DUT.RAMunit.wrData.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb File: ./Datapath.sv Line: 131
# ** Error: (vsim-3043) Unresolved reference to 'D_Addr'.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb File: ./Datapath.sv Line: 142
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runDatapath.do PAUSED at line 25
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:47 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 13:59:47 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:47 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 13:59:47 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:47 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 13:59:48 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:48 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:59:48 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:48 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 13:59:48 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3043) Unresolved reference to 'D_Addr'.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb File: ./Datapath.sv Line: 142
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runDatapath.do PAUSED at line 25
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:01:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:01:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:01:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:01:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:01:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:01:52 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:01:52 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:01:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:01:52 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:01:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3043) Unresolved reference to 'D_Addr'.
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb File: ./Datapath.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runDatapath.do PAUSED at line 25
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:28 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:02:28 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:28 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:02:28 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:28 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:02:28 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:28 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:02:29 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:29 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:02:29 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 13:14:43 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                   40  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                   60  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                   60  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 60 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 131
#                   80  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  100  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  120  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 1010
#                  140  Attempted Store After Halt Operation | Data Addr: 01101010 | D Wr: 0 | A Addr: 1010
# ** Note: $stop    : ./Datapath.sv(173)
#    Time: 145 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 173
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 152250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:05 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# ** Error: (vlog-13051) ./Datapath.sv(107): near "[end of file]": Illegal digit for specified base in numeric constant.
# End time: 14:16:05 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runDatapath.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./Datapath.sv""
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:36 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# ** Error: (vlog-13051) ./Datapath.sv(107): near "[end of file]": Illegal digit for specified base in numeric constant.
# End time: 14:16:36 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runDatapath.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./Datapath.sv""
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:16:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:16:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:16:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:16:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:16:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:16:56 on Jun 01,2023, Elapsed time: 1:02:13
# Errors: 14, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:16:57 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Add Operation: Wr Addr = 1010 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                   40  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                   60  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                   60  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 60 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 132
#                   80  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  100  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  120  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 1010
#                  140  Attempted Store After Halt Operation | Data Addr: 01101010 | D Wr: 0 | A Addr: 1010
# ** Note: $stop    : ./Datapath.sv(174)
#    Time: 145 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 174
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 152250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:18 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:21:18 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:18 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:21:18 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:18 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:21:18 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:18 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:21:18 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:19 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:21:19 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:21:26 on Jun 01,2023, Elapsed time: 0:04:29
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:21:26 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                   80  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  100  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  120  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 140 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 172
#                  160  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  180  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  200  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 1010
#                  220  Attempted Store After Halt Operation | Data Addr: 01101010 | D Wr: 0 | A Addr: 1010
# ** Note: $stop    : ./Datapath.sv(214)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 214
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:22:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:22:52 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:52 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:22:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:52 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:22:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:52 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:22:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:22:55 on Jun 01,2023, Elapsed time: 0:01:29
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:22:55 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                   80  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  100  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  120  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 140 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 172
#                  160  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  180  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  200  Store Operation | Data Addr: 01100001 | D Wr: 1 | A Addr: 1010
#                  220  Attempted Store After Halt Operation | Data Addr: 01100001 | D Wr: 0 | A Addr: 1010
# ** Note: $stop    : ./Datapath.sv(214)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 214
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:14 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:25:14 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:14 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:25:14 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:14 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:25:14 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:14 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:25:14 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:14 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:25:14 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:25:14 on Jun 01,2023, Elapsed time: 0:02:19
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:25:14 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                   80  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  100  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  120  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 140 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 172
#                  160  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  180  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  200  Store Operation | Data Addr: 01100001 | D Wr: 1 | A Addr: 1010
#                  220  Attempted Store After Halt Operation | Data Addr: 01100001 | D Wr: 0 | A Addr: 1010
# ** Note: $stop    : ./Datapath.sv(214)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 214
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:59 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:30:59 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:59 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:30:59 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:59 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:30:59 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:59 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:30:59 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:59 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:30:59 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:31:02 on Jun 01,2023, Elapsed time: 0:05:48
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:31:02 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                   80  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  100  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  120  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  140  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 140 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 173
#                  160  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  180  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  200  Store Operation | Data Addr: 01100001 | D Wr: 1 | A Addr: 1010
#                  220  Attempted Store After Halt Operation | Data Addr: 01100001 | D Wr: 0 | A Addr: 1010
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:18 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:33:18 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:18 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:33:18 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:18 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:33:19 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:19 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:33:19 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:19 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:33:19 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:33:19 on Jun 01,2023, Elapsed time: 0:02:17
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:33:19 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01100001 | D Wr: 1 | A Addr: 1010
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:20 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:34:20 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:20 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:34:21 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:21 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:34:21 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:21 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:34:21 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:21 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:34:21 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:34:21 on Jun 01,2023, Elapsed time: 0:01:02
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:34:21 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01100001 | D Wr: 1 | A Addr: 1010
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:45 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:35:45 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:45 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:35:45 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:45 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:35:45 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:45 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:35:45 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:46 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:35:46 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:35:46 on Jun 01,2023, Elapsed time: 0:01:25
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:35:46 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
quit -sim
# End time: 14:36:24 on Jun 01,2023, Elapsed time: 0:00:38
# Errors: 1, Warnings: 1
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:29 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:41:29 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:29 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:41:30 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:30 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:41:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:30 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:41:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:30 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:41:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:41:30 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:49:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:49:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:49:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:49:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:49:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:49:14 on Jun 01,2023, Elapsed time: 0:07:44
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:49:14 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:50 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 14:52:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:50 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 14:52:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 14:52:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:52:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:52:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 14:52:52 on Jun 01,2023, Elapsed time: 0:03:38
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 14:52:52 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:10:01 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:10:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:10:01 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:10:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:10:01 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:10:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:10:01 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:10:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:10:01 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:10:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:10:05 on Jun 01,2023, Elapsed time: 0:17:13
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:10:05 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'data'. The port definition is at: ./DataMemory.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Datapath_tb/DUT/RAMunit File: ./Datapath.sv Line: 30
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:43 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:13:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:43 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:13:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:43 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:13:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:43 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:13:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:43 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:13:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:13:47 on Jun 01,2023, Elapsed time: 0:03:42
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:13:47 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
#                   80  Load into REG 2 A | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 0
#                  100  Load into REG 2 B | Data Addr: 00000010 | RF Sel: 1 | Wr Addr: 0010 | Write En: 1
#                  120  Add Operation: Wr Addr = 0011 | Wr En = 1 | A Addr = 0001 | B Addr = 0010 | ALU Sel = 001
#                  140  Add Operation 2: Wr Addr = 0100 | Wr En = 1 | A Addr = 0010 | B Addr = 0011 | ALU Sel = 001
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
#                  160  Sub Operation: Wr Addr = 0001 | Wr En= 1 | A Addr = 0000 | B Addr = 0010 | ALU Sel = 010
# ** Error: Assertion error.
#    Time: 160 ns  Scope: Datapath_tb File: ./Datapath.sv Line: 183
#                  180  Load Operation A | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 0
#                  200  Load Operation B | Data Addr: 00011011 | RF Sel: 1 | Wr Addr: 1010 | Write En: 1
#                  220  Attempted Store After Halt Operation | Data Addr: 00011011 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 225 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 236250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:16:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:16:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:16:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:16:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:16:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:16:17 on Jun 01,2023, Elapsed time: 0:02:30
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:16:17 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   40  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 65 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 68250 ps
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:10 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:17:10 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:10 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:17:10 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:10 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:17:10 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:10 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:17:10 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:10 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:17:10 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:17:11 on Jun 01,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:17:11 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.regfile16x16a
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(215)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 215
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:18:12 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:18:12 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:18:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:18:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:18:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:18:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:18:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:18:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:18:13 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:18:13 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:18:17 on Jun 01,2023, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:18:17 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.regfile16x16a
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(216)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 216
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:49 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:20:49 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:49 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:20:50 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:50 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:20:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:50 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:20:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:50 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:20:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:20:53 on Jun 01,2023, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:20:53 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.regfile16x16a
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 0 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(217)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 217
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:21:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:21:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:21:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:21:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:56 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:21:56 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:22:01 on Jun 01,2023, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:22:01 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.regfile16x16a
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(217)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 217
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:53 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:24:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:53 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:24:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:53 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:24:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:53 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:24:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:53 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:24:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:24:54 on Jun 01,2023, Elapsed time: 0:02:53
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:24:54 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.regfile16x16a
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Ra_data
# add wave -noupdate /Datapath_tb/DUT.Rb_data
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(217)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 217
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:30:11 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:30:11 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:30:11 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:30:11 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:30:11 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:30:11 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:30:11 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:30:11 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:30:11 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:30:11 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:30:12 on Jun 01,2023, Elapsed time: 0:05:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:30:12 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.regfile16x16a
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Wr_Data
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 0
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(217)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 217
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:33:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:33:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:33:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:33:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:51 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:33:51 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:33:55 on Jun 01,2023, Elapsed time: 0:03:43
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:33:55 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.regfile16x16a
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Wr_Data
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 1 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(218)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 218
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
do runDatapath.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/Datapath/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Datapath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:29 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 15:42:29 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16w_2to1.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:29 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./Mux_16w_2to1.sv 
# -- Compiling module Mux_16w_2to1
# -- Compiling module Mux_16w_2to1_tb
# 
# Top level modules:
# 	Mux_16w_2to1_tb
# End time: 15:42:29 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./regfile16x16a.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:30 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./regfile16x16a.sv 
# -- Compiling module regfile16x16a
# -- Compiling module regfile16x16a_tb
# 
# Top level modules:
# 	regfile16x16a_tb
# End time: 15:42:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:30 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:42:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:30 on Jun 01,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:42:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Datapath_tb
# End time: 15:42:30 on Jun 01,2023, Elapsed time: 0:08:35
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Datapath_tb 
# Start time: 15:42:30 on Jun 01,2023
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.regfile16x16a
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16w_2to1
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do datapath_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Datapath_tb/clk
# add wave -noupdate /Datapath_tb/IR
# add wave -noupdate /Datapath_tb/D_addr
# add wave -noupdate /Datapath_tb/D_wr
# add wave -noupdate /Datapath_tb/RF_sel
# add wave -noupdate /Datapath_tb/WriteAddr
# add wave -noupdate /Datapath_tb/RF_W_en
# add wave -noupdate /Datapath_tb/rdAddrA
# add wave -noupdate /Datapath_tb/rdAddrB
# add wave -noupdate /Datapath_tb/ALU_s0
# add wave -noupdate /Datapath_tb/ALU_A_out
# add wave -noupdate /Datapath_tb/ALU_B_out
# add wave -noupdate /Datapath_tb/ALUout
# add wave -noupdate /Datapath_tb/DUT.Wr_Data
# add wave -noupdate /Datapath_tb/DUT.Data_to_Mux
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                   20  Load into REG 1 A | Data Addr: 00000001 | RF Sel: 0 | Wr Addr: 0001 | Write En: 0
#                   60  Load into REG 1 B | Data Addr: 00000001 | RF Sel: 0 | Wr Addr: 0001 | Write En: 1
#                  100  Store Operation | Data Addr: 01101010 | D Wr: 1 | A Addr: 0001
# ** Note: $stop    : ./Datapath.sv(218)
#    Time: 120 ns  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 218
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 126 ns
# 
# End
