{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761853083196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761853083197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 16:38:03 2025 " "Processing started: Thu Oct 30 16:38:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761853083197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853083197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853083197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761853083514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761853083514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp8bits " "Found entity 1: SomComp8bits" {  } { { "SomComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853091994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853091994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp1bit " "Found entity 1: SomComp1bit" {  } { { "SomComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853091996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853091996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Bits " "Found entity 1: Or8Bits" {  } { { "Or8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Or8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853091997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853091997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 And8Bits " "Found entity 1: And8Bits" {  } { { "And8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/And8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853091998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853091998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file xor8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor8Bits " "Found entity 1: Xor8Bits" {  } { { "Xor8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Xor8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853091999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853091999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not8Bits " "Found entity 1: Not8Bits" {  } { { "Not8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Not8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador8Bits " "Found entity 1: Registrador8Bits" {  } { { "Registrador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Registrador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Soma soma Multiplicador.v(19) " "Verilog HDL Declaration information at Multiplicador.v(19): object \"Soma\" differs only in case from object \"soma\" in the same scope" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761853092002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp1bit " "Found entity 1: SubComp1bit" {  } { { "SubComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp8bits " "Found entity 1: SubComp8bits" {  } { { "SubComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8por1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8por1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult8por1bit " "Found entity 1: Mult8por1bit" {  } { { "Mult8por1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult8por1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1por1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1por1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1por1 " "Found entity 1: Mux1por1" {  } { { "Mux1por1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mux1por1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/FlipFlopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleffd.v 1 1 " "Found 1 design units, including 1 entities, in source file controleffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleFFD " "Found entity 1: ControleFFD" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp2Bits " "Found entity 1: SomComp2Bits" {  } { { "SomComp2Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp2Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador8Bits " "Found entity 1: Contador8Bits" {  } { { "Contador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpninput.v 1 1 " "Found 1 design units, including 1 entities, in source file rpninput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPNInput " "Found entity 1: RPNInput" {  } { { "RPNInput.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/RPNInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp16Bits " "Found entity 1: SomComp16Bits" {  } { { "SomComp16Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp16Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1por8.v 1 1 " "Found 1 design units, including 1 entities, in source file mult1por8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult1Por8 " "Found entity 1: Mult1Por8" {  } { { "Mult1Por8.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult1Por8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp3Bits " "Found entity 1: SomComp3Bits" {  } { { "SomComp3Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp3Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemultiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file controlemultiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleMultiplicacao " "Found entity 1: ControleMultiplicacao" {  } { { "ControleMultiplicacao.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleMultiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlereg8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file controlereg8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleReg8Bits " "Found entity 1: ControleReg8Bits" {  } { { "ControleReg8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleReg8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853092024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092024 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg0 Multiplicador.v(106) " "Verilog HDL Implicit Net warning at Multiplicador.v(106): created implicit net for \"InpReg0\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092024 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg1 Multiplicador.v(112) " "Verilog HDL Implicit Net warning at Multiplicador.v(112): created implicit net for \"InpReg1\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092024 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 ControleFFD.v(14) " "Verilog HDL Implicit Net warning at ControleFFD.v(14): created implicit net for \"T1\"" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplicador " "Elaborating entity \"Multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761853092044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult1Por8 Mult1Por8:mult0 " "Elaborating entity \"Mult1Por8\" for hierarchy \"Mult1Por8:mult0\"" {  } { { "Multiplicador.v" "mult0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador8Bits Contador8Bits:cont " "Elaborating entity \"Contador8Bits\" for hierarchy \"Contador8Bits:cont\"" {  } { { "Multiplicador.v" "cont" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Contador8Bits:cont\|FlipFlopD:ff0 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Contador8Bits:cont\|FlipFlopD:ff0\"" {  } { { "Contador8Bits.v" "ff0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleFFD Contador8Bits:cont\|ControleFFD:Controle0 " "Elaborating entity \"ControleFFD\" for hierarchy \"Contador8Bits:cont\|ControleFFD:Controle0\"" {  } { { "Contador8Bits.v" "Controle0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp3Bits Contador8Bits:cont\|SomComp3Bits:somador " "Elaborating entity \"SomComp3Bits\" for hierarchy \"Contador8Bits:cont\|SomComp3Bits:somador\"" {  } { { "Contador8Bits.v" "somador" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp1bit Contador8Bits:cont\|SomComp3Bits:somador\|SomComp1bit:b0 " "Elaborating entity \"SomComp1bit\" for hierarchy \"Contador8Bits:cont\|SomComp3Bits:somador\|SomComp1bit:b0\"" {  } { { "SomComp3Bits.v" "b0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp3Bits.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:sift " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:sift\"" {  } { { "Multiplicador.v" "sift" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleMultiplicacao ControleMultiplicacao:control " "Elaborating entity \"ControleMultiplicacao\" for hierarchy \"ControleMultiplicacao:control\"" {  } { { "Multiplicador.v" "control" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp16Bits SomComp16Bits:soma " "Elaborating entity \"SomComp16Bits\" for hierarchy \"SomComp16Bits:soma\"" {  } { { "Multiplicador.v" "soma" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp8bits SomComp16Bits:soma\|SomComp8bits:parte1 " "Elaborating entity \"SomComp8bits\" for hierarchy \"SomComp16Bits:soma\|SomComp8bits:parte1\"" {  } { { "SomComp16Bits.v" "parte1" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp16Bits.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador8Bits Registrador8Bits:Reg0 " "Elaborating entity \"Registrador8Bits\" for hierarchy \"Registrador8Bits:Reg0\"" {  } { { "Multiplicador.v" "Reg0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleReg8Bits ControleReg8Bits:controle0 " "Elaborating entity \"ControleReg8Bits\" for hierarchy \"ControleReg8Bits:controle0\"" {  } { { "Multiplicador.v" "controle0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853092097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761853092456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[1\] GND " "Pin \"S\[1\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[2\] GND " "Pin \"S\[2\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[3\] GND " "Pin \"S\[3\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[4\] GND " "Pin \"S\[4\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[5\] GND " "Pin \"S\[5\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[6\] GND " "Pin \"S\[6\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[7\] GND " "Pin \"S\[7\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[9\] GND " "Pin \"S\[9\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[10\] GND " "Pin \"S\[10\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[11\] GND " "Pin \"S\[11\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[12\] GND " "Pin \"S\[12\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[13\] GND " "Pin \"S\[13\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[14\] GND " "Pin \"S\[14\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[15\] GND " "Pin \"S\[15\]\" is stuck at GND" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761853092545 "|Multiplicador|S[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761853092545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761853092604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg " "Generated suppressed messages file D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853092993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761853093076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853093076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761853093108 "|Multiplicador|B[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761853093108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761853093108 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761853093108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761853093108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761853093108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761853093127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 16:38:13 2025 " "Processing ended: Thu Oct 30 16:38:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761853093127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761853093127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761853093127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853093127 ""}
