$date
	Tue Nov 28 09:49:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var integer 32 # counter [31:0] $end
$var integer 32 $ flush [31:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & outfile [31:0] $end
$var integer 32 ' stall [31:0] $end
$scope module CPU $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 ( zero_out $end
$var wire 32 ) pc_out [31:0] $end
$var wire 32 * next_pc_out [31:0] $end
$var wire 32 + instr_o [31:0] $end
$var wire 32 , added_pc_out [31:0] $end
$var wire 5 - WB_inst11_7_out [4:0] $end
$var wire 1 . WB_RegWrite_out $end
$var wire 1 / WB_MemtoReg_out $end
$var wire 32 0 WB_Data_Memory_out [31:0] $end
$var wire 32 1 WB_ALU_result_out [31:0] $end
$var wire 1 2 Stall_out $end
$var wire 32 3 Sign_Extend_out [31:0] $end
$var wire 12 4 Sign_Extend_in [11:0] $end
$var wire 32 5 RightMost_MUX_out [31:0] $end
$var wire 1 6 RegWrite_out $end
$var wire 32 7 RS2data_o [31:0] $end
$var wire 32 8 RS1data_o [31:0] $end
$var wire 1 9 PCWrite_out $end
$var wire 1 : NoOp_out $end
$var wire 32 ; Middle_MUX_out [31:0] $end
$var wire 1 < MemtoReg_out $end
$var wire 1 = MemWrite_out $end
$var wire 1 > MemRead_out $end
$var wire 5 ? MEM_inst11_7_out [4:0] $end
$var wire 1 @ MEM_RegWrite_out $end
$var wire 1 A MEM_MemtoReg_out $end
$var wire 1 B MEM_MemWrite_out $end
$var wire 1 C MEM_MemRead_out $end
$var wire 32 D MEM_Forward_B_MUX_out [31:0] $end
$var wire 32 E MEM_ALU_result_out [31:0] $end
$var wire 32 F LeftMost_Mux_out [31:0] $end
$var wire 32 G ID_pc_out [31:0] $end
$var wire 32 H ID_instr_out [31:0] $end
$var wire 2 I Forward_B_out [1:0] $end
$var wire 32 J Forward_B_MUX_out [31:0] $end
$var wire 2 K Forward_A_out [1:0] $end
$var wire 32 L Forward_A_MUX_out [31:0] $end
$var wire 1 M Flush_out $end
$var wire 5 N EX_inst24_20_out [4:0] $end
$var wire 5 O EX_inst19_15_out [4:0] $end
$var wire 5 P EX_inst11_7_out [4:0] $end
$var wire 7 Q EX_funct7_out [6:0] $end
$var wire 3 R EX_funct3_out [2:0] $end
$var wire 1 S EX_RegWrite_out $end
$var wire 32 T EX_Read_data_2_out [31:0] $end
$var wire 32 U EX_Read_data_1_out [31:0] $end
$var wire 1 V EX_MemtoReg_out $end
$var wire 1 W EX_MemWrite_out $end
$var wire 1 X EX_MemRead_out $end
$var wire 32 Y EX_Imme32_out [31:0] $end
$var wire 1 Z EX_ALUSrc_out $end
$var wire 2 [ EX_ALUOp_out [1:0] $end
$var wire 32 \ Data_Memory_out [31:0] $end
$var wire 1 ] Branch_out $end
$var wire 32 ^ ALU_result_out [31:0] $end
$var wire 1 _ ALUSrc_out $end
$var wire 2 ` ALUOp_out [1:0] $end
$var wire 3 a ALUControl_out [2:0] $end
$scope module ALU $end
$var wire 1 ( zero_out $end
$var wire 32 b read_data_2_in [31:0] $end
$var wire 32 c read_data_1_in [31:0] $end
$var wire 32 d ALU_result_out [31:0] $end
$var wire 3 e ALUControl_in [2:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 7 f funct7_in [6:0] $end
$var wire 3 g funct3_in [2:0] $end
$var wire 2 h ALUOp_in [1:0] $end
$var wire 3 i ALUControl_out [2:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 j input_data_2 [31:0] $end
$var wire 32 k output_data [31:0] $end
$var wire 32 l input_data_1 [31:0] $end
$upscope $end
$scope module Branch_Unit $end
$var wire 32 m read_data_2_in [31:0] $end
$var wire 32 n read_data_1_in [31:0] $end
$var wire 32 o next_pc_out [31:0] $end
$var wire 32 p imme32_in [31:0] $end
$var wire 32 q ID_pc_in [31:0] $end
$var wire 1 M Flush_out $end
$var wire 1 ] Branch_in $end
$var reg 1 M flush_register $end
$upscope $end
$scope module Control $end
$var wire 7 r opcode_in [6:0] $end
$var wire 1 6 RegWrite_out $end
$var wire 1 : NoOp_in $end
$var wire 1 < MemtoReg_out $end
$var wire 1 = MemWrite_out $end
$var wire 1 > MemRead_out $end
$var wire 1 ] Branch_out $end
$var wire 1 _ ALUSrc_out $end
$var wire 2 s ALUOP_out [1:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 t data_o [31:0] $end
$var wire 32 u data_i [31:0] $end
$var wire 32 v addr_i [31:0] $end
$var wire 1 B MemWrite_i $end
$var wire 1 C MemRead_i $end
$upscope $end
$scope module EX_MEM_Register $end
$var wire 32 w ALU_result_in [31:0] $end
$var wire 32 x MUX_out [31:0] $end
$var wire 1 B MemWrite_out $end
$var wire 1 A MemtoReg_out $end
$var wire 1 @ RegWrite_out $end
$var wire 1 ! clk_i $end
$var wire 5 y inst11_7_out [4:0] $end
$var wire 1 " rst_i $end
$var wire 5 z inst11_7_in [4:0] $end
$var wire 1 S RegWrite_in $end
$var wire 1 V MemtoReg_in $end
$var wire 1 W MemWrite_in $end
$var wire 1 C MemRead_out $end
$var wire 1 X MemRead_in $end
$var wire 32 { MUX_in [31:0] $end
$var wire 32 | ALU_result_out [31:0] $end
$var reg 32 } ALU_result_register [31:0] $end
$var reg 32 ~ MUX_register [31:0] $end
$var reg 1 C MemRead_register $end
$var reg 1 !" MemWrite_register $end
$var reg 1 "" MemtoReg_register $end
$var reg 1 #" RegWrite_register $end
$var reg 5 $" inst11_7_register [4:0] $end
$upscope $end
$scope module Forward_A_MUX $end
$var wire 32 %" input_data_3 [31:0] $end
$var wire 32 &" input_data_4 [31:0] $end
$var wire 32 '" output_data [31:0] $end
$var wire 2 (" mux_select [1:0] $end
$var wire 32 )" input_data_2 [31:0] $end
$var wire 32 *" input_data_1 [31:0] $end
$upscope $end
$scope module Forward_B_MUX $end
$var wire 32 +" input_data_3 [31:0] $end
$var wire 32 ," input_data_4 [31:0] $end
$var wire 32 -" output_data [31:0] $end
$var wire 2 ." mux_select [1:0] $end
$var wire 32 /" input_data_2 [31:0] $end
$var wire 32 0" input_data_1 [31:0] $end
$upscope $end
$scope module Forwarding_Unit $end
$var wire 5 1" MEM_Rd_in [4:0] $end
$var wire 1 @ MEM_RegWrite_in $end
$var wire 1 . WB_RegWrite_in $end
$var wire 5 2" WB_Rd_in [4:0] $end
$var wire 2 3" Forward_B_out [1:0] $end
$var wire 2 4" Forward_A_out [1:0] $end
$var wire 5 5" EX_Rs2_in [4:0] $end
$var wire 5 6" EX_Rs1_in [4:0] $end
$var reg 2 7" Forward_A_register [1:0] $end
$var reg 2 8" Forward_B_register [1:0] $end
$upscope $end
$scope module Hazard_Detection_Unit $end
$var wire 1 9 PCWrite_out $end
$var wire 1 2 Stall_out $end
$var wire 5 9" inst19_15_in [4:0] $end
$var wire 5 :" inst24_20_in [4:0] $end
$var wire 1 " rst_i $end
$var wire 1 : NoOp_out $end
$var wire 5 ;" EX_inst11_7_in [4:0] $end
$var wire 1 X EX_MemRead_in $end
$var reg 1 : NoOp_register $end
$var reg 1 <" PCWrite_register $end
$var reg 1 =" Stall_register $end
$upscope $end
$scope module ID_EX_Register $end
$var wire 2 >" ALUOp_in [1:0] $end
$var wire 2 ?" ALUOp_out [1:0] $end
$var wire 1 _ ALUSrc_in $end
$var wire 1 > MemRead_in $end
$var wire 1 X MemRead_out $end
$var wire 1 = MemWrite_in $end
$var wire 1 W MemWrite_out $end
$var wire 1 < MemtoReg_in $end
$var wire 1 V MemtoReg_out $end
$var wire 1 6 RegWrite_in $end
$var wire 1 S RegWrite_out $end
$var wire 1 ! clk_i $end
$var wire 5 @" inst11_7_in [4:0] $end
$var wire 5 A" inst11_7_out [4:0] $end
$var wire 3 B" inst14_12_in [2:0] $end
$var wire 5 C" inst19_15_in [4:0] $end
$var wire 5 D" inst19_15_out [4:0] $end
$var wire 5 E" inst24_20_in [4:0] $end
$var wire 5 F" inst24_20_out [4:0] $end
$var wire 7 G" inst31_25_in [6:0] $end
$var wire 1 " rst_i $end
$var wire 32 H" read_data_2_out [31:0] $end
$var wire 32 I" read_data_2_in [31:0] $end
$var wire 32 J" read_data_1_out [31:0] $end
$var wire 32 K" read_data_1_in [31:0] $end
$var wire 7 L" inst31_25_out [6:0] $end
$var wire 3 M" inst14_12_out [2:0] $end
$var wire 32 N" imme_out [31:0] $end
$var wire 32 O" imme_in [31:0] $end
$var wire 1 Z ALUSrc_out $end
$var reg 2 P" ALUOP_register [1:0] $end
$var reg 1 Z ALUSrc_register $end
$var reg 1 Q" MemRead_register $end
$var reg 1 R" MemWrite_register $end
$var reg 1 S" MemtoReg_register $end
$var reg 1 T" RegWrite_register $end
$var reg 32 U" imme_register [31:0] $end
$var reg 5 V" inst11_7_register [4:0] $end
$var reg 3 W" inst14_12_register [2:0] $end
$var reg 5 X" inst19_15_register [4:0] $end
$var reg 5 Y" inst24_20_register [4:0] $end
$var reg 7 Z" inst31_25_register [6:0] $end
$var reg 32 [" read_data_1_register [31:0] $end
$var reg 32 \" read_data_2_register [31:0] $end
$upscope $end
$scope module IF_ID_Register $end
$var wire 1 M Flush_in $end
$var wire 1 2 Stall_in $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 ]" pc_out [31:0] $end
$var wire 32 ^" pc_in [31:0] $end
$var wire 32 _" instruction_out [31:0] $end
$var wire 32 `" instruction_in [31:0] $end
$var reg 32 a" instruction_register [31:0] $end
$var reg 32 b" pc_register [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 c" instr_o [31:0] $end
$var wire 32 d" addr_i [31:0] $end
$upscope $end
$scope module LeftMost_MUX $end
$var wire 32 e" input_data_1 [31:0] $end
$var wire 32 f" input_data_2 [31:0] $end
$var wire 1 M mux_select $end
$var wire 32 g" output_data [31:0] $end
$upscope $end
$scope module MEM_WB_Register $end
$var wire 32 h" ALU_result_in [31:0] $end
$var wire 1 A MemtoReg_in $end
$var wire 32 i" Read_data_in [31:0] $end
$var wire 1 @ RegWrite_in $end
$var wire 1 ! clk_i $end
$var wire 5 j" inst11_7_in [4:0] $end
$var wire 1 " rst_i $end
$var wire 5 k" inst11_7_out [4:0] $end
$var wire 1 . RegWrite_out $end
$var wire 32 l" Read_data_out [31:0] $end
$var wire 1 / MemtoReg_out $end
$var wire 32 m" ALU_result_out [31:0] $end
$var reg 32 n" ALU_result_register [31:0] $end
$var reg 1 / MemtoReg_register $end
$var reg 32 o" Read_data_register [31:0] $end
$var reg 1 . RegWrite_register $end
$var reg 5 p" inst11_7_register [4:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 q" input_data_1 [31:0] $end
$var wire 32 r" input_data_2 [31:0] $end
$var wire 1 Z mux_select $end
$var wire 32 s" output_data [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 9 PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 t" pc_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 u" pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 v" RDaddr_i [4:0] $end
$var wire 5 w" RS1addr_i [4:0] $end
$var wire 5 x" RS2addr_i [4:0] $end
$var wire 1 . RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 y" RS2data_o [31:0] $end
$var wire 32 z" RS1data_o [31:0] $end
$var wire 32 {" RDdata_i [31:0] $end
$var integer 32 |" i [31:0] $end
$upscope $end
$scope module RightMost_MUX $end
$var wire 32 }" input_data_1 [31:0] $end
$var wire 32 ~" input_data_2 [31:0] $end
$var wire 1 / mux_select $end
$var wire 32 !# output_data [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 12 "# instruction20to31 [11:0] $end
$var wire 32 ## SignExtend [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
xT"
xS"
xR"
xQ"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
x="
x<"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
b0 ,"
bx +"
bx *"
bx )"
bx ("
bx '"
b0 &"
bx %"
bx $"
x#"
x""
x!"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
b100 j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
x_
bx ^
x]
bx \
bx [
xZ
bx Y
xX
xW
xV
bx U
bx T
xS
bx R
bx Q
bx P
bx O
bx N
0M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
xC
xB
xA
x@
bx ?
x>
x=
x<
bx ;
x:
x9
bx 8
bx 7
x6
bx 5
bx 4
bx 3
x2
bx 1
bx 0
x/
x.
bx -
bx ,
bx +
bx *
bx )
z(
b0 '
b11 &
b100000 %
b0 $
b0 #
1"
0!
$end
#6
b0 ^
b0 d
b0 w
b101 a
b101 e
b101 i
b0 *
b0 o
b0 f"
b0 3
b0 p
b0 O"
b0 ##
b0 4
b0 "#
06
0<
0>
0=
0]
b0 `
b0 s
b0 >"
0_
b0 8
b0 n
b0 K"
b0 z"
b0 7
b0 m
b0 I"
b0 y"
b101000000000001000010011 +
b101000000000001000010011 `"
b101000000000001000010011 c"
b100 F
b100 g"
b100 t"
b0 @"
b0 E"
b0 C"
b0 B"
b0 G"
b0 :"
b0 9"
b0 x"
b0 w"
b0 r
b0 ;
b0 b
b0 s"
b0 J
b0 {
b0 -"
b0 q"
b0 L
b0 c
b0 '"
b0 \
b0 t
b0 i"
b0 5
b0 )"
b0 /"
b0 {"
b0 !#
b0 I
b0 ."
b0 3"
b0 8"
b0 K
b0 ("
b0 4"
b0 7"
b100 ,
b100 k
b100 e"
b0 )
b0 l
b0 ^"
b0 d"
b0 u"
b0 G
b0 q
b0 ]"
b0 b"
b0 H
b0 _"
b0 a"
b0 P
b0 z
b0 ;"
b0 A"
b0 V"
b0 N
b0 5"
b0 F"
b0 Y"
b0 O
b0 6"
b0 D"
b0 X"
b0 R
b0 g
b0 M"
b0 W"
b0 Q
b0 f
b0 L"
b0 Z"
b0 Y
b0 N"
b0 U"
b0 r"
b0 T
b0 0"
b0 H"
b0 \"
b0 U
b0 *"
b0 J"
b0 ["
0Z
b0 [
b0 h
b0 ?"
b0 P"
0W
0R"
0X
0Q"
0V
0S"
0S
0T"
b0 ?
b0 y
b0 1"
b0 j"
b0 $"
b0 D
b0 u
b0 x
b0 ~
b0 E
b0 v
b0 |
b0 }
b0 %"
b0 +"
b0 h"
0B
0!"
0C
0A
0""
0@
0#"
b0 -
b0 2"
b0 k"
b0 p"
b0 v"
b0 0
b0 l"
b0 o"
b0 ~"
b0 1
b0 m"
b0 n"
b0 }"
0/
0.
b100000 |"
02
0="
19
1<"
0:
0"
#12
1"
#25
b10100 *
b10100 o
b10100 f"
16
b1010 3
b1010 p
b1010 O"
b1010 ##
b1010 4
b1010 "#
1_
b100 @"
b1010 E"
b1010 :"
b1010 x"
b10011 r
b110000000000001010010011 +
b110000000000001010010011 `"
b110000000000001010010011 c"
b1000 F
b1000 g"
b1000 t"
b101000000000001000010011 H
b101000000000001000010011 _"
b101000000000001000010011 a"
b1000 ,
b1000 k
b1000 e"
b100 )
b100 l
b100 ^"
b100 d"
b100 u"
b1 #
1!
#50
0!
#75
b1010 ^
b1010 d
b1010 w
b1100 3
b1100 p
b1100 O"
b1100 ##
b1100 4
b1100 "#
b1010 ;
b1010 b
b1010 s"
b11111111001100000000001100010011 +
b11111111001100000000001100010011 `"
b11111111001100000000001100010011 c"
b1100 F
b1100 g"
b1100 t"
b101 @"
b1100 E"
b1100 :"
b1100 x"
b1100 ,
b1100 k
b1100 e"
b1000 )
b1000 l
b1000 ^"
b1000 d"
b1000 u"
b11100 *
b11100 o
b11100 f"
b100 G
b100 q
b100 ]"
b100 b"
b110000000000001010010011 H
b110000000000001010010011 _"
b110000000000001010010011 a"
b100 P
b100 z
b100 ;"
b100 A"
b100 V"
b1010 N
b1010 5"
b1010 F"
b1010 Y"
b1010 Y
b1010 N"
b1010 U"
b1010 r"
1Z
1S
1T"
b10 #
1!
#100
0!
#125
b1100 ^
b1100 d
b1100 w
b11111111111111111111111111110011 3
b11111111111111111111111111110011 p
b11111111111111111111111111110011 O"
b11111111111111111111111111110011 ##
b111111110011 4
b111111110011 "#
b1100 ;
b1100 b
b1100 s"
b110 @"
b10011 E"
b1111111 G"
b10011 :"
b10011 x"
b1000000000000001110010011 +
b1000000000000001110010011 `"
b1000000000000001110010011 c"
b10000 F
b10000 g"
b10000 t"
b100 ?
b100 y
b100 1"
b100 j"
b100 $"
b1010 E
b1010 v
b1010 |
b1010 }
b1010 %"
b1010 +"
b1010 h"
1@
1#"
b101 P
b101 z
b101 ;"
b101 A"
b101 V"
b1100 N
b1100 5"
b1100 F"
b1100 Y"
b1100 Y
b1100 N"
b1100 U"
b1100 r"
b11111111111111111111111111101110 *
b11111111111111111111111111101110 o
b11111111111111111111111111101110 f"
b1000 G
b1000 q
b1000 ]"
b1000 b"
b11111111001100000000001100010011 H
b11111111001100000000001100010011 _"
b11111111001100000000001100010011 a"
b10000 ,
b10000 k
b10000 e"
b1100 )
b1100 l
b1100 ^"
b1100 d"
b1100 u"
b11 #
1!
#150
0!
#175
b11111111111111111111111111110011 ^
b11111111111111111111111111110011 d
b11111111111111111111111111110011 w
b10000 3
b10000 p
b10000 O"
b10000 ##
b10000 4
b10000 "#
b10010000000011 +
b10010000000011 `"
b10010000000011 c"
b10100 F
b10100 g"
b10100 t"
b111 @"
b10000 E"
b0 G"
b10000 :"
b10000 x"
b11111111111111111111111111110011 ;
b11111111111111111111111111110011 b
b11111111111111111111111111110011 s"
b1010 5
b1010 )"
b1010 /"
b1010 {"
b1010 !#
b10100 ,
b10100 k
b10100 e"
b10000 )
b10000 l
b10000 ^"
b10000 d"
b10000 u"
b101100 *
b101100 o
b101100 f"
b1100 G
b1100 q
b1100 ]"
b1100 b"
b1000000000000001110010011 H
b1000000000000001110010011 _"
b1000000000000001110010011 a"
b110 P
b110 z
b110 ;"
b110 A"
b110 V"
b10011 N
b10011 5"
b10011 F"
b10011 Y"
b1111111 Q
b1111111 f
b1111111 L"
b1111111 Z"
b11111111111111111111111111110011 Y
b11111111111111111111111111110011 N"
b11111111111111111111111111110011 U"
b11111111111111111111111111110011 r"
b101 ?
b101 y
b101 1"
b101 j"
b101 $"
b1100 E
b1100 v
b1100 |
b1100 }
b1100 %"
b1100 +"
b1100 h"
b100 -
b100 2"
b100 k"
b100 p"
b100 v"
b1010 1
b1010 m"
b1010 n"
b1010 }"
1.
b100 #
1!
#200
0!
#225
b10000 ^
b10000 d
b10000 w
1<
b0 3
b0 p
b0 O"
b0 ##
b0 4
b0 "#
1>
b1100 5
b1100 )"
b1100 /"
b1100 {"
b1100 !#
b10000 ;
b10000 b
b10000 s"
b1000 @"
b0 E"
b10 B"
b0 :"
b0 x"
b11 r
b10000000010010010000011 +
b10000000010010010000011 `"
b10000000010010010000011 c"
b11000 F
b11000 g"
b11000 t"
b101 -
b101 2"
b101 k"
b101 p"
b101 v"
b1100 1
b1100 m"
b1100 n"
b1100 }"
b110 ?
b110 y
b110 1"
b110 j"
b110 $"
b11111111111111111111111111110011 E
b11111111111111111111111111110011 v
b11111111111111111111111111110011 |
b11111111111111111111111111110011 }
b11111111111111111111111111110011 %"
b11111111111111111111111111110011 +"
b11111111111111111111111111110011 h"
b111 P
b111 z
b111 ;"
b111 A"
b111 V"
b10000 N
b10000 5"
b10000 F"
b10000 Y"
b0 Q
b0 f
b0 L"
b0 Z"
b10000 Y
b10000 N"
b10000 U"
b10000 r"
b10000 *
b10000 o
b10000 f"
b10000 G
b10000 q
b10000 ]"
b10000 b"
b10010000000011 H
b10010000000011 _"
b10010000000011 a"
b11000 ,
b11000 k
b11000 e"
b10100 )
b10100 l
b10100 ^"
b10100 d"
b10100 u"
b101 #
1!
#250
0!
#275
b101 a
b101 e
b101 i
b0 ^
b0 d
b0 w
b100 3
b100 p
b100 O"
b100 ##
b100 4
b100 "#
b1010 7
b1010 m
b1010 I"
b1010 y"
b100000000010010100000011 +
b100000000010010100000011 `"
b100000000010010100000011 c"
b11100 F
b11100 g"
b11100 t"
b1001 @"
b100 E"
b100 :"
b100 x"
b0 ;
b0 b
b0 s"
b11111111111111111111111111110011 5
b11111111111111111111111111110011 )"
b11111111111111111111111111110011 /"
b11111111111111111111111111110011 {"
b11111111111111111111111111110011 !#
b11100 ,
b11100 k
b11100 e"
b11000 )
b11000 l
b11000 ^"
b11000 d"
b11000 u"
b11100 *
b11100 o
b11100 f"
b10100 G
b10100 q
b10100 ]"
b10100 b"
b10000000010010010000011 H
b10000000010010010000011 _"
b10000000010010010000011 a"
b1000 P
b1000 z
b1000 ;"
b1000 A"
b1000 V"
b0 N
b0 5"
b0 F"
b0 Y"
b10 R
b10 g
b10 M"
b10 W"
b0 Y
b0 N"
b0 U"
b0 r"
1X
1Q"
1V
1S"
b111 ?
b111 y
b111 1"
b111 j"
b111 $"
b10000 E
b10000 v
b10000 |
b10000 }
b10000 %"
b10000 +"
b10000 h"
b110 -
b110 2"
b110 k"
b110 p"
b110 v"
b11111111111111111111111111110011 1
b11111111111111111111111111110011 m"
b11111111111111111111111111110011 n"
b11111111111111111111111111110011 }"
b110 #
1!
#300
0!
#325
b100 ^
b100 d
b100 w
b1000 3
b1000 p
b1000 O"
b1000 ##
b1000 4
b1000 "#
b0 7
b0 m
b0 I"
b0 y"
b10000 5
b10000 )"
b10000 /"
b10000 {"
b10000 !#
b101 \
b101 t
b101 i"
b100 ;
b100 b
b100 s"
b1010 J
b1010 {
b1010 -"
b1010 q"
b1010 @"
b1000 E"
b1000 :"
b1000 x"
b11000101010000000100011 +
b11000101010000000100011 `"
b11000101010000000100011 c"
b100000 F
b100000 g"
b100000 t"
b111 -
b111 2"
b111 k"
b111 p"
b111 v"
b10000 1
b10000 m"
b10000 n"
b10000 }"
b1000 ?
b1000 y
b1000 1"
b1000 j"
b1000 $"
b0 E
b0 v
b0 |
b0 }
b0 %"
b0 +"
b0 h"
1C
1A
1""
b1001 P
b1001 z
b1001 ;"
b1001 A"
b1001 V"
b100 N
b100 5"
b100 F"
b100 Y"
b100 Y
b100 N"
b100 U"
b100 r"
b1010 T
b1010 0"
b1010 H"
b1010 \"
b101000 *
b101000 o
b101000 f"
b11000 G
b11000 q
b11000 ]"
b11000 b"
b100000000010010100000011 H
b100000000010010100000011 _"
b100000000010010100000011 a"
b100000 ,
b100000 k
b100000 e"
b11100 )
b11100 l
b11100 ^"
b11100 d"
b11100 u"
b111 #
1!
#350
0!
#375
b1000 ^
b1000 d
b1000 w
06
0<
0>
1=
b0 3
b0 p
b0 O"
b0 ##
b0 4
b0 "#
b1100 8
b1100 n
b1100 K"
b1100 z"
b110 \
b110 t
b110 i"
b11111111111111111111111111110011 7
b11111111111111111111111111110011 m
b11111111111111111111111111110011 I"
b11111111111111111111111111110011 y"
b11100111000000100000110011 +
b11100111000000100000110011 `"
b11100111000000100000110011 c"
b100100 F
b100100 g"
b100100 t"
b0 @"
b110 E"
b101 C"
b110 :"
b101 9"
b110 x"
b101 w"
b100011 r
b1000 ;
b1000 b
b1000 s"
b101 J
b101 {
b101 -"
b101 q"
b1 I
b1 ."
b1 3"
b1 8"
b101 5
b101 )"
b101 /"
b101 {"
b101 !#
b100100 ,
b100100 k
b100100 e"
b100000 )
b100000 l
b100000 ^"
b100000 d"
b100000 u"
b11100 *
b11100 o
b11100 f"
b11100 G
b11100 q
b11100 ]"
b11100 b"
b11000101010000000100011 H
b11000101010000000100011 _"
b11000101010000000100011 a"
b1010 P
b1010 z
b1010 ;"
b1010 A"
b1010 V"
b1000 N
b1000 5"
b1000 F"
b1000 Y"
b1000 Y
b1000 N"
b1000 U"
b1000 r"
b0 T
b0 0"
b0 H"
b0 \"
b1001 ?
b1001 y
b1001 1"
b1001 j"
b1001 $"
b1010 D
b1010 u
b1010 x
b1010 ~
b100 E
b100 v
b100 |
b100 }
b100 %"
b100 +"
b100 h"
b1000 -
b1000 2"
b1000 k"
b1000 p"
b1000 v"
b101 0
b101 l"
b101 o"
b101 ~"
b0 1
b0 m"
b0 n"
b0 }"
1/
b1000 #
1!
#400
0!
#425
b1100 ^
b1100 d
b1100 w
16
0=
b1010 \
b1010 t
b1010 i"
b11111111111111111111111111110011 J
b11111111111111111111111111110011 {
b11111111111111111111111111110011 -"
b11111111111111111111111111110011 q"
b111001 3
b111001 p
b111001 O"
b111001 ##
b111001 4
b111001 "#
b11111111111111111111111111100111 7
b11111111111111111111111111100111 m
b11111111111111111111111111100111 I"
b11111111111111111111111111100111 y"
b11111111111111111111111111101000 8
b11111111111111111111111111101000 n
b11111111111111111111111111101000 K"
b11111111111111111111111111101000 z"
b10 `
b10 s
b10 >"
0_
b110 5
b110 )"
b110 /"
b110 {"
b110 !#
b0 I
b0 ."
b0 3"
b0 8"
b0 ;
b0 b
b0 s"
b1100 L
b1100 c
b1100 '"
b10000 @"
b11001 E"
b11000 C"
b0 B"
b1 G"
b11001 :"
b11000 9"
b11001 x"
b11000 w"
b110011 r
b11101111010000100010110011 +
b11101111010000100010110011 `"
b11101111010000100010110011 c"
b101000 F
b101000 g"
b101000 t"
b1001 -
b1001 2"
b1001 k"
b1001 p"
b1001 v"
b110 0
b110 l"
b110 o"
b110 ~"
b100 1
b100 m"
b100 n"
b100 }"
b1010 ?
b1010 y
b1010 1"
b1010 j"
b1010 $"
b101 D
b101 u
b101 x
b101 ~
b1000 E
b1000 v
b1000 |
b1000 }
b1000 %"
b1000 +"
b1000 h"
b0 P
b0 z
b0 ;"
b0 A"
b0 V"
b110 N
b110 5"
b110 F"
b110 Y"
b101 O
b101 6"
b101 D"
b101 X"
b0 Y
b0 N"
b0 U"
b0 r"
b11111111111111111111111111110011 T
b11111111111111111111111111110011 0"
b11111111111111111111111111110011 H"
b11111111111111111111111111110011 \"
b1100 U
b1100 *"
b1100 J"
b1100 ["
1W
1R"
0X
0Q"
0V
0S"
0S
0T"
b10010010 *
b10010010 o
b10010010 f"
b100000 G
b100000 q
b100000 ]"
b100000 b"
b11100111000000100000110011 H
b11100111000000100000110011 _"
b11100111000000100000110011 a"
b101000 ,
b101000 k
b101000 e"
b100100 )
b100100 l
b100100 ^"
b100100 d"
b100100 u"
b1001 #
1!
#450
0!
#475
b100 a
b100 e
b100 i
b1001011000 ^
b1001011000 d
b1001011000 w
b111011 3
b111011 p
b111011 O"
b111011 ##
b111011 4
b111011 "#
b11111111111111111111111111100101 7
b11111111111111111111111111100101 m
b11111111111111111111111111100101 I"
b11111111111111111111111111100101 y"
b11111111111111111111111111100110 8
b11111111111111111111111111100110 n
b11111111111111111111111111100110 K"
b11111111111111111111111111100110 z"
b11110111100000100100110011 +
b11110111100000100100110011 `"
b11110111100000100100110011 c"
b101100 F
b101100 g"
b101100 t"
b10001 @"
b11011 E"
b11010 C"
b11011 :"
b11010 9"
b11011 x"
b11010 w"
b11111111111111111111111111100111 ;
b11111111111111111111111111100111 b
b11111111111111111111111111100111 s"
b11111111111111111111111111100111 J
b11111111111111111111111111100111 {
b11111111111111111111111111100111 -"
b11111111111111111111111111100111 q"
b11111111111111111111111111101000 L
b11111111111111111111111111101000 c
b11111111111111111111111111101000 '"
b0 \
b0 t
b0 i"
b1010 5
b1010 )"
b1010 /"
b1010 {"
b1010 !#
b101100 ,
b101100 k
b101100 e"
b101000 )
b101000 l
b101000 ^"
b101000 d"
b101000 u"
b10011010 *
b10011010 o
b10011010 f"
b100100 G
b100100 q
b100100 ]"
b100100 b"
b11101111010000100010110011 H
b11101111010000100010110011 _"
b11101111010000100010110011 a"
b10000 P
b10000 z
b10000 ;"
b10000 A"
b10000 V"
b11001 N
b11001 5"
b11001 F"
b11001 Y"
b11000 O
b11000 6"
b11000 D"
b11000 X"
b0 R
b0 g
b0 M"
b0 W"
b1 Q
b1 f
b1 L"
b1 Z"
b111001 Y
b111001 N"
b111001 U"
b111001 r"
b11111111111111111111111111100111 T
b11111111111111111111111111100111 0"
b11111111111111111111111111100111 H"
b11111111111111111111111111100111 \"
b11111111111111111111111111101000 U
b11111111111111111111111111101000 *"
b11111111111111111111111111101000 J"
b11111111111111111111111111101000 ["
0Z
b10 [
b10 h
b10 ?"
b10 P"
0W
0R"
1S
1T"
b0 ?
b0 y
b0 1"
b0 j"
b0 $"
b11111111111111111111111111110011 D
b11111111111111111111111111110011 u
b11111111111111111111111111110011 x
b11111111111111111111111111110011 ~
b1100 E
b1100 v
b1100 |
b1100 }
b1100 %"
b1100 +"
b1100 h"
1B
1!"
0C
0A
0""
0@
0#"
b1010 -
b1010 2"
b1010 k"
b1010 p"
b1010 v"
b1010 0
b1010 l"
b1010 o"
b1010 ~"
b1000 1
b1000 m"
b1000 n"
b1000 }"
b1010 #
1!
#500
0!
#525
b1010111110 ^
b1010111110 d
b1010111110 w
b111101 3
b111101 p
b111101 O"
b111101 ##
b111101 4
b111101 "#
b11111111111111111111111111100101 ;
b11111111111111111111111111100101 b
b11111111111111111111111111100101 s"
b111010 7
b111010 m
b111010 I"
b111010 y"
b111000 8
b111000 n
b111000 K"
b111000 z"
b1100 5
b1100 )"
b1100 /"
b1100 {"
b1100 !#
b11111111111111111111111111100101 J
b11111111111111111111111111100101 {
b11111111111111111111111111100101 -"
b11111111111111111111111111100101 q"
b11111111111111111111111111100110 L
b11111111111111111111111111100110 c
b11111111111111111111111111100110 '"
b10010 @"
b11101 E"
b11100 C"
b11101 :"
b11100 9"
b11101 x"
b11100 w"
b11111111110000100110110011 +
b11111111110000100110110011 `"
b11111111110000100110110011 c"
b110000 F
b110000 g"
b110000 t"
b0 -
b0 2"
b0 k"
b0 p"
b0 v"
b0 0
b0 l"
b0 o"
b0 ~"
b1100 1
b1100 m"
b1100 n"
b1100 }"
0/
0.
b10000 ?
b10000 y
b10000 1"
b10000 j"
b10000 $"
b11111111111111111111111111100111 D
b11111111111111111111111111100111 u
b11111111111111111111111111100111 x
b11111111111111111111111111100111 ~
b1001011000 E
b1001011000 v
b1001011000 |
b1001011000 }
b1001011000 %"
b1001011000 +"
b1001011000 h"
0B
0!"
1@
1#"
b10001 P
b10001 z
b10001 ;"
b10001 A"
b10001 V"
b11011 N
b11011 5"
b11011 F"
b11011 Y"
b11010 O
b11010 6"
b11010 D"
b11010 X"
b111011 Y
b111011 N"
b111011 U"
b111011 r"
b11111111111111111111111111100101 T
b11111111111111111111111111100101 0"
b11111111111111111111111111100101 H"
b11111111111111111111111111100101 \"
b11111111111111111111111111100110 U
b11111111111111111111111111100110 *"
b11111111111111111111111111100110 J"
b11111111111111111111111111100110 ["
b10100010 *
b10100010 o
b10100010 f"
b101000 G
b101000 q
b101000 ]"
b101000 b"
b11110111100000100100110011 H
b11110111100000100100110011 _"
b11110111100000100100110011 a"
b110000 ,
b110000 k
b110000 e"
b101100 )
b101100 l
b101100 ^"
b101100 d"
b101100 u"
b1011 #
1!
#550
0!
#575
b110010110000 ^
b110010110000 d
b110010110000 w
b111111 3
b111111 p
b111111 O"
b111111 ##
b111111 4
b111111 "#
b111110 7
b111110 m
b111110 I"
b111110 y"
b111100 8
b111100 n
b111100 K"
b111100 z"
b111010 ;
b111010 b
b111010 s"
b1000000111010000000100011 +
b1000000111010000000100011 `"
b1000000111010000000100011 c"
b110100 F
b110100 g"
b110100 t"
b10011 @"
b11111 E"
b11110 C"
b11111 :"
b11110 9"
b11111 x"
b11110 w"
b111010 J
b111010 {
b111010 -"
b111010 q"
b111000 L
b111000 c
b111000 '"
b1001011000 5
b1001011000 )"
b1001011000 /"
b1001011000 {"
b1001011000 !#
b110100 ,
b110100 k
b110100 e"
b110000 )
b110000 l
b110000 ^"
b110000 d"
b110000 u"
b10101010 *
b10101010 o
b10101010 f"
b101100 G
b101100 q
b101100 ]"
b101100 b"
b11111111110000100110110011 H
b11111111110000100110110011 _"
b11111111110000100110110011 a"
b10010 P
b10010 z
b10010 ;"
b10010 A"
b10010 V"
b11101 N
b11101 5"
b11101 F"
b11101 Y"
b11100 O
b11100 6"
b11100 D"
b11100 X"
b111101 Y
b111101 N"
b111101 U"
b111101 r"
b111010 T
b111010 0"
b111010 H"
b111010 \"
b111000 U
b111000 *"
b111000 J"
b111000 ["
b10001 ?
b10001 y
b10001 1"
b10001 j"
b10001 $"
b11111111111111111111111111100101 D
b11111111111111111111111111100101 u
b11111111111111111111111111100101 x
b11111111111111111111111111100101 ~
b1010111110 E
b1010111110 v
b1010111110 |
b1010111110 }
b1010111110 %"
b1010111110 +"
b1010111110 h"
b10000 -
b10000 2"
b10000 k"
b10000 p"
b10000 v"
b1001011000 1
b1001011000 m"
b1001011000 n"
b1001011000 }"
1.
b1100 #
1!
#600
0!
#625
b111010001000 ^
b111010001000 d
b111010001000 w
1_
06
1=
b111110 ;
b111110 b
b111110 s"
b0 3
b0 p
b0 O"
b0 ##
b0 4
b0 "#
b1001011000 7
b1001011000 m
b1001011000 I"
b1001011000 y"
b10000 8
b10000 n
b10000 K"
b10000 z"
b0 `
b0 s
b0 >"
b1010111110 5
b1010111110 )"
b1010111110 /"
b1010111110 {"
b1010111110 !#
b111110 J
b111110 {
b111110 -"
b111110 q"
b111100 L
b111100 c
b111100 '"
b0 @"
b10000 E"
b111 C"
b10 B"
b0 G"
b10000 :"
b111 9"
b10000 x"
b111 w"
b100011 r
b1000100000010001000100011 +
b1000100000010001000100011 `"
b1000100000010001000100011 c"
b111000 F
b111000 g"
b111000 t"
b10001 -
b10001 2"
b10001 k"
b10001 p"
b10001 v"
b1010111110 1
b1010111110 m"
b1010111110 n"
b1010111110 }"
b10010 ?
b10010 y
b10010 1"
b10010 j"
b10010 $"
b111010 D
b111010 u
b111010 x
b111010 ~
b110010110000 E
b110010110000 v
b110010110000 |
b110010110000 }
b110010110000 %"
b110010110000 +"
b110010110000 h"
b10011 P
b10011 z
b10011 ;"
b10011 A"
b10011 V"
b11111 N
b11111 5"
b11111 F"
b11111 Y"
b11110 O
b11110 6"
b11110 D"
b11110 X"
b111111 Y
b111111 N"
b111111 U"
b111111 r"
b111110 T
b111110 0"
b111110 H"
b111110 \"
b111100 U
b111100 *"
b111100 J"
b111100 ["
b110000 *
b110000 o
b110000 f"
b110000 G
b110000 q
b110000 ]"
b110000 b"
b1000000111010000000100011 H
b1000000111010000000100011 _"
b1000000111010000000100011 a"
b111000 ,
b111000 k
b111000 e"
b110100 )
b110100 l
b110100 ^"
b110100 d"
b110100 u"
b1101 #
1!
#650
0!
#675
b101 a
b101 e
b101 i
b10000 ^
b10000 d
b10000 w
b100 3
b100 p
b100 O"
b100 ##
b100 4
b100 "#
b1010111110 7
b1010111110 m
b1010111110 I"
b1010111110 y"
b0 8
b0 n
b0 K"
b0 z"
b0 ;
b0 b
b0 s"
b0 +
b0 `"
b0 c"
b111100 F
b111100 g"
b111100 t"
b100 @"
b10001 E"
b0 C"
b10001 :"
b0 9"
b10001 x"
b0 w"
b1001011000 J
b1001011000 {
b1001011000 -"
b1001011000 q"
b10000 L
b10000 c
b10000 '"
b110010110000 5
b110010110000 )"
b110010110000 /"
b110010110000 {"
b110010110000 !#
b111100 ,
b111100 k
b111100 e"
b111000 )
b111000 l
b111000 ^"
b111000 d"
b111000 u"
b111100 *
b111100 o
b111100 f"
b110100 G
b110100 q
b110100 ]"
b110100 b"
b1000100000010001000100011 H
b1000100000010001000100011 _"
b1000100000010001000100011 a"
b0 P
b0 z
b0 ;"
b0 A"
b0 V"
b10000 N
b10000 5"
b10000 F"
b10000 Y"
b111 O
b111 6"
b111 D"
b111 X"
b10 R
b10 g
b10 M"
b10 W"
b0 Q
b0 f
b0 L"
b0 Z"
b0 Y
b0 N"
b0 U"
b0 r"
b1001011000 T
b1001011000 0"
b1001011000 H"
b1001011000 \"
b10000 U
b10000 *"
b10000 J"
b10000 ["
1Z
b0 [
b0 h
b0 ?"
b0 P"
1W
1R"
0S
0T"
b10011 ?
b10011 y
b10011 1"
b10011 j"
b10011 $"
b111110 D
b111110 u
b111110 x
b111110 ~
b111010001000 E
b111010001000 v
b111010001000 |
b111010001000 }
b111010001000 %"
b111010001000 +"
b111010001000 h"
b10010 -
b10010 2"
b10010 k"
b10010 p"
b10010 v"
b110010110000 1
b110010110000 m"
b110010110000 n"
b110010110000 }"
b1110 #
1!
#700
0!
#725
b100 ^
b100 d
b100 w
0_
0=
b0 3
b0 p
b0 O"
b0 ##
b0 4
b0 "#
b0 7
b0 m
b0 I"
b0 y"
b111010001000 5
b111010001000 )"
b111010001000 /"
b111010001000 {"
b111010001000 !#
b100 ;
b100 b
b100 s"
b1010111110 J
b1010111110 {
b1010111110 -"
b1010111110 q"
b0 L
b0 c
b0 '"
b0 @"
b0 E"
b0 B"
b0 :"
b0 x"
b0 r
b1000000 F
b1000000 g"
b1000000 t"
b10011 -
b10011 2"
b10011 k"
b10011 p"
b10011 v"
b111010001000 1
b111010001000 m"
b111010001000 n"
b111010001000 }"
b0 ?
b0 y
b0 1"
b0 j"
b0 $"
b1001011000 D
b1001011000 u
b1001011000 x
b1001011000 ~
b10000 E
b10000 v
b10000 |
b10000 }
b10000 %"
b10000 +"
b10000 h"
1B
1!"
0@
0#"
b100 P
b100 z
b100 ;"
b100 A"
b100 V"
b10001 N
b10001 5"
b10001 F"
b10001 Y"
b0 O
b0 6"
b0 D"
b0 X"
b100 Y
b100 N"
b100 U"
b100 r"
b1010111110 T
b1010111110 0"
b1010111110 H"
b1010111110 \"
b0 U
b0 *"
b0 J"
b0 ["
b111000 *
b111000 o
b111000 f"
b111000 G
b111000 q
b111000 ]"
b111000 b"
b0 H
b0 _"
b0 a"
b1000000 ,
b1000000 k
b1000000 e"
b111100 )
b111100 l
b111100 ^"
b111100 d"
b111100 u"
b1111 #
1!
#750
0!
#775
b0 ^
b0 d
b0 w
b1000100 F
b1000100 g"
b1000100 t"
b0 ;
b0 b
b0 s"
b0 J
b0 {
b0 -"
b0 q"
b10000 5
b10000 )"
b10000 /"
b10000 {"
b10000 !#
b1000100 ,
b1000100 k
b1000100 e"
b1000000 )
b1000000 l
b1000000 ^"
b1000000 d"
b1000000 u"
b111100 *
b111100 o
b111100 f"
b111100 G
b111100 q
b111100 ]"
b111100 b"
b0 P
b0 z
b0 ;"
b0 A"
b0 V"
b0 N
b0 5"
b0 F"
b0 Y"
b0 R
b0 g
b0 M"
b0 W"
b0 Y
b0 N"
b0 U"
b0 r"
b0 T
b0 0"
b0 H"
b0 \"
0Z
0W
0R"
b100 ?
b100 y
b100 1"
b100 j"
b100 $"
b1010111110 D
b1010111110 u
b1010111110 x
b1010111110 ~
b100 E
b100 v
b100 |
b100 }
b100 %"
b100 +"
b100 h"
b0 -
b0 2"
b0 k"
b0 p"
b0 v"
b10000 1
b10000 m"
b10000 n"
b10000 }"
0.
b10000 #
1!
#800
0!
#825
b100 5
b100 )"
b100 /"
b100 {"
b100 !#
b1001000 F
b1001000 g"
b1001000 t"
b100 -
b100 2"
b100 k"
b100 p"
b100 v"
b100 1
b100 m"
b100 n"
b100 }"
b0 ?
b0 y
b0 1"
b0 j"
b0 $"
b0 D
b0 u
b0 x
b0 ~
b0 E
b0 v
b0 |
b0 }
b0 %"
b0 +"
b0 h"
0B
0!"
b1000000 *
b1000000 o
b1000000 f"
b1000000 G
b1000000 q
b1000000 ]"
b1000000 b"
b1001000 ,
b1001000 k
b1001000 e"
b1000100 )
b1000100 l
b1000100 ^"
b1000100 d"
b1000100 u"
b10001 #
1!
#850
0!
#875
b1001100 F
b1001100 g"
b1001100 t"
b0 5
b0 )"
b0 /"
b0 {"
b0 !#
b1001100 ,
b1001100 k
b1001100 e"
b1001000 )
b1001000 l
b1001000 ^"
b1001000 d"
b1001000 u"
b1000100 *
b1000100 o
b1000100 f"
b1000100 G
b1000100 q
b1000100 ]"
b1000100 b"
b0 -
b0 2"
b0 k"
b0 p"
b0 v"
b0 1
b0 m"
b0 n"
b0 }"
b10010 #
1!
#900
0!
#925
b1010000 F
b1010000 g"
b1010000 t"
b1001000 *
b1001000 o
b1001000 f"
b1001000 G
b1001000 q
b1001000 ]"
b1001000 b"
b1010000 ,
b1010000 k
b1010000 e"
b1001100 )
b1001100 l
b1001100 ^"
b1001100 d"
b1001100 u"
b10011 #
1!
#950
0!
#975
b1010100 F
b1010100 g"
b1010100 t"
b1010100 ,
b1010100 k
b1010100 e"
b1010000 )
b1010000 l
b1010000 ^"
b1010000 d"
b1010000 u"
b1001100 *
b1001100 o
b1001100 f"
b1001100 G
b1001100 q
b1001100 ]"
b1001100 b"
b10100 #
1!
#1000
0!
#1025
b1011000 F
b1011000 g"
b1011000 t"
b1010000 *
b1010000 o
b1010000 f"
b1010000 G
b1010000 q
b1010000 ]"
b1010000 b"
b1011000 ,
b1011000 k
b1011000 e"
b1010100 )
b1010100 l
b1010100 ^"
b1010100 d"
b1010100 u"
b10101 #
1!
#1050
0!
#1075
b1011100 F
b1011100 g"
b1011100 t"
b1011100 ,
b1011100 k
b1011100 e"
b1011000 )
b1011000 l
b1011000 ^"
b1011000 d"
b1011000 u"
b1010100 *
b1010100 o
b1010100 f"
b1010100 G
b1010100 q
b1010100 ]"
b1010100 b"
b10110 #
1!
#1100
0!
#1125
b1100000 F
b1100000 g"
b1100000 t"
b1011000 *
b1011000 o
b1011000 f"
b1011000 G
b1011000 q
b1011000 ]"
b1011000 b"
b1100000 ,
b1100000 k
b1100000 e"
b1011100 )
b1011100 l
b1011100 ^"
b1011100 d"
b1011100 u"
b10111 #
1!
#1150
0!
#1175
b1100100 F
b1100100 g"
b1100100 t"
b1100100 ,
b1100100 k
b1100100 e"
b1100000 )
b1100000 l
b1100000 ^"
b1100000 d"
b1100000 u"
b1011100 *
b1011100 o
b1011100 f"
b1011100 G
b1011100 q
b1011100 ]"
b1011100 b"
b11000 #
1!
#1200
0!
#1225
b1101000 F
b1101000 g"
b1101000 t"
b1100000 *
b1100000 o
b1100000 f"
b1100000 G
b1100000 q
b1100000 ]"
b1100000 b"
b1101000 ,
b1101000 k
b1101000 e"
b1100100 )
b1100100 l
b1100100 ^"
b1100100 d"
b1100100 u"
b11001 #
1!
#1250
0!
#1275
b1101100 F
b1101100 g"
b1101100 t"
b1101100 ,
b1101100 k
b1101100 e"
b1101000 )
b1101000 l
b1101000 ^"
b1101000 d"
b1101000 u"
b1100100 *
b1100100 o
b1100100 f"
b1100100 G
b1100100 q
b1100100 ]"
b1100100 b"
b11010 #
1!
#1300
0!
#1325
b1110000 F
b1110000 g"
b1110000 t"
b1101000 *
b1101000 o
b1101000 f"
b1101000 G
b1101000 q
b1101000 ]"
b1101000 b"
b1110000 ,
b1110000 k
b1110000 e"
b1101100 )
b1101100 l
b1101100 ^"
b1101100 d"
b1101100 u"
b11011 #
1!
#1350
0!
#1375
b1110100 F
b1110100 g"
b1110100 t"
b1110100 ,
b1110100 k
b1110100 e"
b1110000 )
b1110000 l
b1110000 ^"
b1110000 d"
b1110000 u"
b1101100 *
b1101100 o
b1101100 f"
b1101100 G
b1101100 q
b1101100 ]"
b1101100 b"
b11100 #
1!
#1400
0!
#1425
b1111000 F
b1111000 g"
b1111000 t"
b1110000 *
b1110000 o
b1110000 f"
b1110000 G
b1110000 q
b1110000 ]"
b1110000 b"
b1111000 ,
b1111000 k
b1111000 e"
b1110100 )
b1110100 l
b1110100 ^"
b1110100 d"
b1110100 u"
b11101 #
1!
#1450
0!
#1475
b1111100 F
b1111100 g"
b1111100 t"
b1111100 ,
b1111100 k
b1111100 e"
b1111000 )
b1111000 l
b1111000 ^"
b1111000 d"
b1111000 u"
b1110100 *
b1110100 o
b1110100 f"
b1110100 G
b1110100 q
b1110100 ]"
b1110100 b"
b11110 #
1!
#1500
0!
#1525
b10000000 F
b10000000 g"
b10000000 t"
b1111000 *
b1111000 o
b1111000 f"
b1111000 G
b1111000 q
b1111000 ]"
b1111000 b"
b10000000 ,
b10000000 k
b10000000 e"
b1111100 )
b1111100 l
b1111100 ^"
b1111100 d"
b1111100 u"
b11111 #
1!
#1550
0!
#1575
b10000100 F
b10000100 g"
b10000100 t"
b10000100 ,
b10000100 k
b10000100 e"
b10000000 )
b10000000 l
b10000000 ^"
b10000000 d"
b10000000 u"
b1111100 *
b1111100 o
b1111100 f"
b1111100 G
b1111100 q
b1111100 ]"
b1111100 b"
b100000 #
1!
#1600
0!
#1625
b10001000 F
b10001000 g"
b10001000 t"
b10000000 *
b10000000 o
b10000000 f"
b10000000 G
b10000000 q
b10000000 ]"
b10000000 b"
b10001000 ,
b10001000 k
b10001000 e"
b10000100 )
b10000100 l
b10000100 ^"
b10000100 d"
b10000100 u"
b100001 #
1!
#1650
0!
#1675
b10001100 F
b10001100 g"
b10001100 t"
b10001100 ,
b10001100 k
b10001100 e"
b10001000 )
b10001000 l
b10001000 ^"
b10001000 d"
b10001000 u"
b10000100 *
b10000100 o
b10000100 f"
b10000100 G
b10000100 q
b10000100 ]"
b10000100 b"
b100010 #
1!
#1700
0!
#1725
b10010000 F
b10010000 g"
b10010000 t"
b10001000 *
b10001000 o
b10001000 f"
b10001000 G
b10001000 q
b10001000 ]"
b10001000 b"
b10010000 ,
b10010000 k
b10010000 e"
b10001100 )
b10001100 l
b10001100 ^"
b10001100 d"
b10001100 u"
b100011 #
1!
#1750
0!
#1775
b10010100 F
b10010100 g"
b10010100 t"
b10010100 ,
b10010100 k
b10010100 e"
b10010000 )
b10010000 l
b10010000 ^"
b10010000 d"
b10010000 u"
b10001100 *
b10001100 o
b10001100 f"
b10001100 G
b10001100 q
b10001100 ]"
b10001100 b"
b100100 #
1!
#1800
0!
#1825
b10011000 F
b10011000 g"
b10011000 t"
b10010000 *
b10010000 o
b10010000 f"
b10010000 G
b10010000 q
b10010000 ]"
b10010000 b"
b10011000 ,
b10011000 k
b10011000 e"
b10010100 )
b10010100 l
b10010100 ^"
b10010100 d"
b10010100 u"
b100101 #
1!
#1850
0!
#1875
b10011100 F
b10011100 g"
b10011100 t"
b10011100 ,
b10011100 k
b10011100 e"
b10011000 )
b10011000 l
b10011000 ^"
b10011000 d"
b10011000 u"
b10010100 *
b10010100 o
b10010100 f"
b10010100 G
b10010100 q
b10010100 ]"
b10010100 b"
b100110 #
1!
#1900
0!
#1925
b10100000 F
b10100000 g"
b10100000 t"
b10011000 *
b10011000 o
b10011000 f"
b10011000 G
b10011000 q
b10011000 ]"
b10011000 b"
b10100000 ,
b10100000 k
b10100000 e"
b10011100 )
b10011100 l
b10011100 ^"
b10011100 d"
b10011100 u"
b100111 #
1!
#1950
0!
#1975
b10100100 F
b10100100 g"
b10100100 t"
b10100100 ,
b10100100 k
b10100100 e"
b10100000 )
b10100000 l
b10100000 ^"
b10100000 d"
b10100000 u"
b10011100 *
b10011100 o
b10011100 f"
b10011100 G
b10011100 q
b10011100 ]"
b10011100 b"
b101000 #
1!
#2000
0!
#2025
b10101000 F
b10101000 g"
b10101000 t"
b10100000 *
b10100000 o
b10100000 f"
b10100000 G
b10100000 q
b10100000 ]"
b10100000 b"
b10101000 ,
b10101000 k
b10101000 e"
b10100100 )
b10100100 l
b10100100 ^"
b10100100 d"
b10100100 u"
b101001 #
1!
#2050
0!
#2075
b10101100 F
b10101100 g"
b10101100 t"
b10101100 ,
b10101100 k
b10101100 e"
b10101000 )
b10101000 l
b10101000 ^"
b10101000 d"
b10101000 u"
b10100100 *
b10100100 o
b10100100 f"
b10100100 G
b10100100 q
b10100100 ]"
b10100100 b"
b101010 #
1!
#2100
0!
#2125
b10110000 F
b10110000 g"
b10110000 t"
b10101000 *
b10101000 o
b10101000 f"
b10101000 G
b10101000 q
b10101000 ]"
b10101000 b"
b10110000 ,
b10110000 k
b10110000 e"
b10101100 )
b10101100 l
b10101100 ^"
b10101100 d"
b10101100 u"
b101011 #
1!
#2150
0!
#2175
b10110100 F
b10110100 g"
b10110100 t"
b10110100 ,
b10110100 k
b10110100 e"
b10110000 )
b10110000 l
b10110000 ^"
b10110000 d"
b10110000 u"
b10101100 *
b10101100 o
b10101100 f"
b10101100 G
b10101100 q
b10101100 ]"
b10101100 b"
b101100 #
1!
#2200
0!
#2225
b10111000 F
b10111000 g"
b10111000 t"
b10110000 *
b10110000 o
b10110000 f"
b10110000 G
b10110000 q
b10110000 ]"
b10110000 b"
b10111000 ,
b10111000 k
b10111000 e"
b10110100 )
b10110100 l
b10110100 ^"
b10110100 d"
b10110100 u"
b101101 #
1!
#2250
0!
#2275
b10111100 F
b10111100 g"
b10111100 t"
b10111100 ,
b10111100 k
b10111100 e"
b10111000 )
b10111000 l
b10111000 ^"
b10111000 d"
b10111000 u"
b10110100 *
b10110100 o
b10110100 f"
b10110100 G
b10110100 q
b10110100 ]"
b10110100 b"
b101110 #
1!
#2300
0!
#2325
b11000000 F
b11000000 g"
b11000000 t"
b10111000 *
b10111000 o
b10111000 f"
b10111000 G
b10111000 q
b10111000 ]"
b10111000 b"
b11000000 ,
b11000000 k
b11000000 e"
b10111100 )
b10111100 l
b10111100 ^"
b10111100 d"
b10111100 u"
b101111 #
1!
#2350
0!
#2375
b11000100 F
b11000100 g"
b11000100 t"
b11000100 ,
b11000100 k
b11000100 e"
b11000000 )
b11000000 l
b11000000 ^"
b11000000 d"
b11000000 u"
b10111100 *
b10111100 o
b10111100 f"
b10111100 G
b10111100 q
b10111100 ]"
b10111100 b"
b110000 #
1!
#2400
0!
#2425
b11001000 F
b11001000 g"
b11001000 t"
b11000000 *
b11000000 o
b11000000 f"
b11000000 G
b11000000 q
b11000000 ]"
b11000000 b"
b11001000 ,
b11001000 k
b11001000 e"
b11000100 )
b11000100 l
b11000100 ^"
b11000100 d"
b11000100 u"
b110001 #
1!
#2450
0!
#2475
b11001100 F
b11001100 g"
b11001100 t"
b11001100 ,
b11001100 k
b11001100 e"
b11001000 )
b11001000 l
b11001000 ^"
b11001000 d"
b11001000 u"
b11000100 *
b11000100 o
b11000100 f"
b11000100 G
b11000100 q
b11000100 ]"
b11000100 b"
b110010 #
1!
#2500
0!
#2525
b11010000 F
b11010000 g"
b11010000 t"
b11001000 *
b11001000 o
b11001000 f"
b11001000 G
b11001000 q
b11001000 ]"
b11001000 b"
b11010000 ,
b11010000 k
b11010000 e"
b11001100 )
b11001100 l
b11001100 ^"
b11001100 d"
b11001100 u"
b110011 #
1!
#2550
0!
#2575
b11010100 F
b11010100 g"
b11010100 t"
b11010100 ,
b11010100 k
b11010100 e"
b11010000 )
b11010000 l
b11010000 ^"
b11010000 d"
b11010000 u"
b11001100 *
b11001100 o
b11001100 f"
b11001100 G
b11001100 q
b11001100 ]"
b11001100 b"
b110100 #
1!
#2600
0!
#2625
b11011000 F
b11011000 g"
b11011000 t"
b11010000 *
b11010000 o
b11010000 f"
b11010000 G
b11010000 q
b11010000 ]"
b11010000 b"
b11011000 ,
b11011000 k
b11011000 e"
b11010100 )
b11010100 l
b11010100 ^"
b11010100 d"
b11010100 u"
b110101 #
1!
#2650
0!
#2675
b11011100 F
b11011100 g"
b11011100 t"
b11011100 ,
b11011100 k
b11011100 e"
b11011000 )
b11011000 l
b11011000 ^"
b11011000 d"
b11011000 u"
b11010100 *
b11010100 o
b11010100 f"
b11010100 G
b11010100 q
b11010100 ]"
b11010100 b"
b110110 #
1!
#2700
0!
#2725
b11100000 F
b11100000 g"
b11100000 t"
b11011000 *
b11011000 o
b11011000 f"
b11011000 G
b11011000 q
b11011000 ]"
b11011000 b"
b11100000 ,
b11100000 k
b11100000 e"
b11011100 )
b11011100 l
b11011100 ^"
b11011100 d"
b11011100 u"
b110111 #
1!
#2750
0!
#2775
b11100100 F
b11100100 g"
b11100100 t"
b11100100 ,
b11100100 k
b11100100 e"
b11100000 )
b11100000 l
b11100000 ^"
b11100000 d"
b11100000 u"
b11011100 *
b11011100 o
b11011100 f"
b11011100 G
b11011100 q
b11011100 ]"
b11011100 b"
b111000 #
1!
#2800
0!
#2825
b11101000 F
b11101000 g"
b11101000 t"
b11100000 *
b11100000 o
b11100000 f"
b11100000 G
b11100000 q
b11100000 ]"
b11100000 b"
b11101000 ,
b11101000 k
b11101000 e"
b11100100 )
b11100100 l
b11100100 ^"
b11100100 d"
b11100100 u"
b111001 #
1!
#2850
0!
#2875
b11101100 F
b11101100 g"
b11101100 t"
b11101100 ,
b11101100 k
b11101100 e"
b11101000 )
b11101000 l
b11101000 ^"
b11101000 d"
b11101000 u"
b11100100 *
b11100100 o
b11100100 f"
b11100100 G
b11100100 q
b11100100 ]"
b11100100 b"
b111010 #
1!
#2900
0!
#2925
b11110000 F
b11110000 g"
b11110000 t"
b11101000 *
b11101000 o
b11101000 f"
b11101000 G
b11101000 q
b11101000 ]"
b11101000 b"
b11110000 ,
b11110000 k
b11110000 e"
b11101100 )
b11101100 l
b11101100 ^"
b11101100 d"
b11101100 u"
b111011 #
1!
#2950
0!
#2975
b11110100 F
b11110100 g"
b11110100 t"
b11110100 ,
b11110100 k
b11110100 e"
b11110000 )
b11110000 l
b11110000 ^"
b11110000 d"
b11110000 u"
b11101100 *
b11101100 o
b11101100 f"
b11101100 G
b11101100 q
b11101100 ]"
b11101100 b"
b111100 #
1!
#3000
0!
#3025
b11111000 F
b11111000 g"
b11111000 t"
b11110000 *
b11110000 o
b11110000 f"
b11110000 G
b11110000 q
b11110000 ]"
b11110000 b"
b11111000 ,
b11111000 k
b11111000 e"
b11110100 )
b11110100 l
b11110100 ^"
b11110100 d"
b11110100 u"
b111101 #
1!
#3050
0!
#3075
b11111100 F
b11111100 g"
b11111100 t"
b11111100 ,
b11111100 k
b11111100 e"
b11111000 )
b11111000 l
b11111000 ^"
b11111000 d"
b11111000 u"
b11110100 *
b11110100 o
b11110100 f"
b11110100 G
b11110100 q
b11110100 ]"
b11110100 b"
b111110 #
1!
#3100
0!
#3125
b100000000 F
b100000000 g"
b100000000 t"
b11111000 *
b11111000 o
b11111000 f"
b11111000 G
b11111000 q
b11111000 ]"
b11111000 b"
b100000000 ,
b100000000 k
b100000000 e"
b11111100 )
b11111100 l
b11111100 ^"
b11111100 d"
b11111100 u"
b111111 #
1!
#3150
0!
#3175
b100000100 F
b100000100 g"
b100000100 t"
b100000100 ,
b100000100 k
b100000100 e"
b100000000 )
b100000000 l
b100000000 ^"
b100000000 d"
b100000000 u"
b11111100 *
b11111100 o
b11111100 f"
b11111100 G
b11111100 q
b11111100 ]"
b11111100 b"
b1000000 #
1!
#3200
0!
#3225
b100001000 F
b100001000 g"
b100001000 t"
b100000000 *
b100000000 o
b100000000 f"
b100000000 G
b100000000 q
b100000000 ]"
b100000000 b"
b100001000 ,
b100001000 k
b100001000 e"
b100000100 )
b100000100 l
b100000100 ^"
b100000100 d"
b100000100 u"
1!
