[Configuration]

EmulatorType: none
Benchmark:  
Schedule: Sun Oct 09 19:07:35 IST 2022

[Main Memory Configuration]
RAM frequency:800.0 MHz
Num Channels: 2
Num Ranks: 2
Num Banks: 8
Row Buffer Policy: OpenPage
Scheduling Policy: RankThenBankRoundRobin
Queuing Structure: PerRank

[Translator Statistics]

Java thread	=	0
Data Read	=	144967 bytes
Number of micro-ops		=	99173
Number of handled CISC instructions	=	80781
Number of PIN CISC instructions	=	90405
Static coverage		=	0.0000 %
Dynamic Coverage	=	89.3546 %


[Timing Statistics]

Total Cycles taken		=	393302

Total IPC		=	         0.2522		in terms of micro-ops
Total IPC		=	         0.2054		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	98182
cycles taken	=	393302 cycles
IPC		=	         0.2496		in terms of micro-ops
IPC		=	         0.2054		in terms of CISC instructions
core frequency	=	3200 MHz
time taken	=	       122.9069 microseconds

number of branches	=	20372
number of mispredicted branches	=	1990
branch predictor accuracy	=	        90.2317 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	29585
Loads		=	20790
Stores		=	8795
LSQ forwardings	=	1445


iTLB[0] Hits	=	78514
iTLB[0] Misses	=	815
iTLB[0] Accesses	=	79329
iTLB[0] Hit-Rate	=	         0.9897
iTLB[0] Miss-Rate	=	         0.0103

dTLB[0] Hits	=	29224
dTLB[0] Misses	=	361
dTLB[0] Accesses	=	29585
dTLB[0] Hit-Rate	=	         0.9878
dTLB[0] Miss-Rate	=	         0.0122

I1[0] Hits	=	74340
I1[0] Misses	=	4979
I1[0] Accesses	=	79319
I1[0] Hit-Rate	=	0.93722814
I1[0] Miss-Rate	=	0.06277184
I1[0] AvgNumEventsInMSHR	=	5.7634
I1[0] AvgNumEventsInMSHREntry	=	5.1950


L1[0] Hits	=	25463
L1[0] Misses	=	1434
L1[0] Accesses	=	26897
L1[0] Hit-Rate	=	0.9466855
L1[0] Miss-Rate	=	0.053314496
L1[0] AvgNumEventsInMSHR	=	1.7634
L1[0] AvgNumEventsInMSHREntry	=	2.2355


L2[0] Hits	=	6808
L2[0] Misses	=	1540
L2[0] Accesses	=	8348
L2[0] Hit-Rate	=	0.8155247
L2[0] Miss-Rate	=	0.18447532
L2[0] AvgNumEventsInMSHR	=	1.8982
L2[0] AvgNumEventsInMSHREntry	=	1.0000

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Shared Caches]



L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	430
L3[0] Misses	=	1314
L3[0] Accesses	=	1744
L3[0] Hit-Rate	=	0.24655963
L3[0] Miss-Rate	=	0.7534404
L3[0] AvgNumEventsInMSHR	=	1.4555
L3[0] AvgNumEventsInMSHREntry	=	1.0000


[Consolidated Stats For Caches]



L3 Hits	=	430
L3 Misses	=	1314
L3 Accesses	=	1744
L3 Hit-Rate	=	0.24655963
L3 Miss-Rate	=	0.7534404
L3 AvgNumEventsInMSHR	=	1.4555
L3 AvgNumEventsInMSHREntry	=	1.0000


L2 Hits	=	6808
L2 Misses	=	1540
L2 Accesses	=	8348
L2 Hit-Rate	=	0.8155247
L2 Miss-Rate	=	0.18447532
L2 AvgNumEventsInMSHR	=	1.8982
L2 AvgNumEventsInMSHREntry	=	1.0000


L1 Hits	=	25463
L1 Misses	=	1434
L1 Accesses	=	26897
L1 Hit-Rate	=	0.9466855
L1 Miss-Rate	=	0.053314496
L1 AvgNumEventsInMSHR	=	1.7634
L1 AvgNumEventsInMSHREntry	=	2.2355


I1 Hits	=	74340
I1 Misses	=	4979
I1 Accesses	=	79319
I1 Hit-Rate	=	0.93722814
I1 Miss-Rate	=	0.06277184
I1 AvgNumEventsInMSHR	=	5.7634
I1 AvgNumEventsInMSHREntry	=	5.1950


NOC Topology		=	TORUS
NOC Routing Algorithm	=	SIMPLE

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.6372345178808206 GB/s

For channel 1:
Average Read Latency: 131.0 cycles = 40.9375 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.6372345178808206 GB/s




Directory Access due to ReadMiss	=	242
Directory Access due to WriteMiss	=	272
Directory Access due to WriteHit	=	38
Directory Access due to EvictionFromCoherentCache	=	42
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	80
Directory Misses	=	514
Directory Hit-Rate	=	         0.1347
Directory Miss-Rate	=	         0.8653

[Simulator Time]
Time Taken		=	0 : 7 minutes
Instructions per Second	=	        12.7161 KIPS		in terms of micro-ops
Instructions per Second	=	        10.3579 KIPS		in terms of CISC instructions



[ LeakageEnergy   DynamicEnergy   TotalEnergy   NumDynamicAcc  ComponentName] : 


     42948.5784	     27217.2635	     70165.8419	          80135	core[0].iCache
      2148.5105	      5443.3848	      7591.8953	          80134	core[0].iTLB
     42948.5784	      9309.9446	     52258.5230	          27411	core[0].dCache
      2148.5105	      2034.1877	      4182.6982	          29946	core[0].dTLB
      7000.7756	      3919.5728	     10920.3484	          40744	core[0].pipeline.bPred
     23519.4596	      3406.9154	     26926.3750	          98182	core[0].pipeline.decode
      1769.8590	      2073.9300	      3843.7890	         138262	core[0].pipeline.rename.Int.RAT
       629.2832	       830.6710	      1459.9542	          97726	core[0].pipeline.rename.Int.FreeList
      2399.1422	      2904.6010	      5303.7432	              0	core[0].pipeline.rename.Int
       668.6134	         0.5070	       669.1204	             39	core[0].pipeline.rename.Float.RAT
      1179.9060	         0.3510	      1180.2570	             78	core[0].pipeline.rename.Float.FreeList
      1848.5194	         0.8580	      1849.3774	              0	core[0].pipeline.rename.Float
      4247.6616	      2905.4590	      7153.1206	              0	core[0].pipeline.rename
     12507.0036	      5103.4125	     17610.4161	          29585	core[0].pipeline.LSQ
      4247.6616	     10703.5500	     14951.2116	         187125	core[0].pipeline.intRegFile
      2949.7650	         1.6146	      2951.3796	             78	core[0].pipeline.floatRegFile
      1809.1892	      3682.8268	      5492.0160	         259354	core[0].pipeline.InstrWindow
      2281.1516	      8682.0576	     10963.2092	         285594	core[0].pipeline.ROB
     21316.9684	     14520.6831	     35837.6515	          44583	core[0].pipeline.FuncUnit.intALU
     25721.9508	         0.0000	     25721.9508	              0	core[0].pipeline.FuncUnit.floatALU
     10658.4842	     34896.8008	     45555.2850	          53572	core[0].pipeline.FuncUnit.complexALU
      9399.9178	     29086.9096	     38486.8274	          48902	core[0].pipeline.resultsBroadcastBus
    125659.9890	    116909.8022	    242569.7912	              0	core[0].pipeline.total
    215854.1668	    160914.5828	    376768.7496	              0	core[0].total


    215854.1668	    160914.5828	    376768.7496	              0	coreEnergy.total


     74412.7384	         0.0000	     74412.7384	              0	L3[0]
     74412.7384	         0.0000	     74412.7384	              0	L3[0]
     74412.7384	         0.0000	     74412.7384	              0	L3[0]
     74412.7384	         0.0000	     74412.7384	              0	L3[0]
     74412.7384	         0.0000	     74412.7384	              0	L3[0]
     74412.7384	         0.0000	     74412.7384	              0	L3[0]
     74412.7384	         0.0000	     74412.7384	              0	L3[0]
     74412.7384	      1864.2872	     76277.0256	           3058	L3[0]


    595301.9072	      1864.2872	    597166.1944	              0	sharedCacheEnergy.total


      2871.1046	         0.0000	      2871.1046	              0	MainMemoryDRAMController[0]
      2871.1046	         0.0000	      2871.1046	              0	MainMemoryDRAMController[1]

      5742.2092	         0.0000	      5742.2092	              0	mainMemoryControllerEnergy.total
     42948.5784	       201.7224	     43150.3008	            594	Coherence[0]


     42948.5784	       201.7224	     43150.3008	              0	coherenceEnergy.total


   1671897.5010	    205939.2797	   1877836.7807	              0	TotalEnergy
[Qemu translation cache]
Hit-rate = 94.64509 %