/* Copyright (C) 2018 RDA Technologies Limited and/or its affiliates("RDA").
 * All rights reserved.
 *
 * This software is supplied "AS IS" without any warranties.
 * RDA assumes no responsibility or liability for the use of the software,
 * conveys no license or title under any patent, copyright, or mask work
 * right to the product. RDA reserves the right to make changes in the
 * software without notification.  RDA also make no representation or
 * warranty that such application will be suitable for the specified use
 * without further testing or modification.
 */

#ifndef _GALLITE_GENERIC_CONFIG_H_
#define _GALLITE_GENERIC_CONFIG_H_

// Auto generated (v1.0-22-ge2f5f70). Don't edit it manually!

#define FPGA_OPTION (0)
#define BB_OPTION (1)
#define USE_TEST_MASTER (1)
#define USE_SYS_AHBC_MON (1)
#define HAVE_DEBUG_HOST_SEL (0)
#define VOC_OPTION (1)
#define AIF_OPTION (1)
#define MMI_OPTION (1)
#define NB_GPIO (32)
#define NB_GPIO_INT (32)
#define NB_GPO (8)
#define DMA_OPTION (1)
#define SYS_PERIPH_OPTION (1)
#define USB_OPTION (1)
#define AP_IFC_NB_STD_CHANNEL (7)
#define AON_IFC_NB_STD_CHANNEL (2)
#define SYS_IFC_NB_STD_CHANNEL (2)
#define NB_AIF_IFC_CHANNEL (4)
#define UART2_OPTION (1)
#define SPI1_NB_CS (3)
#define SPI1_NB_DI (2)
#define SPI1_DATA_SIZE (8)
#define SPI2_OPTION (1)
#define SPI2_NB_CS (2)
#define SPI2_NB_DI (2)
#define SPI2_DATA_SIZE (8)
#define SPI3_OPTION (1)
#define SPI3_NB_CS (3)
#define SPI3_NB_DI (3)
#define SPI3_DATA_SIZE (32)
#define SDMMC_OPTION (1)
#define CAMERA_OPTION (1)
#define GOUDA_OPTION (1)
#define MEMBRIDGE_OPTION (0)
#define MEMBRIDGE_RAM_NB_BLOCK (2)
#define EBC_NB_BITS_ADDR (25)
#define AHBM_NB_BITS_ADDR (26)
#define AHBM_INIT_SB_0 (0)
#define AHBM_INIT_SB_1 (0)
#define AHBM_INIT_SB_2 (0)
#define AHBM_INIT_SB_3 (0)
#define AHBM_INIT_SB_4 (0)

#endif // _GALLITE_GENERIC_CONFIG_H_
