# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/vga_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:26 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/vga_clk.v 
# -- Compiling module vga_clk
# 
# Top level modules:
# 	vga_clk
# End time: 10:42:26 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Github/ECE385/Final_Project/db {D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:26 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/ECE385/Final_Project/db" D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v 
# -- Compiling module vga_clk_altpll
# 
# Top level modules:
# 	vga_clk_altpll
# End time: 10:42:26 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab8_soc
# ** Warning: (vlib-34) Library already exists at "lab8_soc".
# vmap lab8_soc lab8_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab8_soc lab8_soc 
# Modifying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:26 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v 
# -- Compiling module lab8_soc
# 
# Top level modules:
# 	lab8_soc
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 
# -- Compiling module lab8_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab8_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_avalon_st_adapter
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 
# -- Compiling module lab8_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab8_soc_sysid_qsys_0
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 
# -- Compiling module lab8_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab8_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab8_soc_sdram_pll_altpll_lqa2
# -- Compiling module lab8_soc_sdram_pll
# 
# Top level modules:
# 	lab8_soc_sdram_pll
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:27 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v 
# -- Compiling module lab8_soc_sdram_input_efifo_module
# -- Compiling module lab8_soc_sdram
# 
# Top level modules:
# 	lab8_soc_sdram
# End time: 10:42:27 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 
# -- Compiling module lab8_soc_otg_hpi_data
# 
# Top level modules:
# 	lab8_soc_otg_hpi_data
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 
# -- Compiling module lab8_soc_otg_hpi_cs
# 
# Top level modules:
# 	lab8_soc_otg_hpi_cs
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 
# -- Compiling module lab8_soc_otg_hpi_address
# 
# Top level modules:
# 	lab8_soc_otg_hpi_address
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 
# -- Compiling module lab8_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab8_soc_onchip_memory2_0
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 
# -- Compiling module lab8_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab8_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab8_soc_nios2_gen2_0_cpu
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:28 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 10:42:28 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_test_bench
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v 
# -- Compiling module lab8_soc_keycode1
# 
# Top level modules:
# 	lab8_soc_keycode1
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 
# -- Compiling module lab8_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab8_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab8_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab8_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab8_soc_jtag_uart_0
# 
# Top level modules:
# 	lab8_soc_jtag_uart_0
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/hpi_io_intf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/hpi_io_intf.sv 
# -- Compiling module hpi_io_intf
# 
# Top level modules:
# 	hpi_io_intf
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/Fireboy.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/Fireboy.sv 
# -- Compiling module Fireboy
# 
# Top level modules:
# 	Fireboy
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/keycode_reader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:29 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/keycode_reader.sv 
# -- Compiling module keycode_reader
# 
# Top level modules:
# 	keycode_reader
# End time: 10:42:29 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/ROM.sv 
# -- Compiling module Fireboy_still
# -- Compiling module Fireboy_left
# -- Compiling module Fireboy_right
# 
# Top level modules:
# 	Fireboy_still
# 	Fireboy_left
# 	Fireboy_right
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/lab8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/lab8.sv 
# -- Compiling module lab8
# 
# Top level modules:
# 	lab8
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 
# -- Compiling module lab8_soc_irq_mapper
# 
# Top level modules:
# 	lab8_soc_irq_mapper
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_rsp_mux_001
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:30 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:42:30 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_rsp_mux
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_rsp_demux_001
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_rsp_demux
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_cmd_mux_001
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_cmd_mux
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_cmd_demux_001
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_cmd_demux
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_router_003_default_decode
# -- Compiling module lab8_soc_mm_interconnect_0_router_003
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_router_003
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab8_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_router_002
# End time: 10:42:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:31 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_router_001_default_decode
# -- Compiling module lab8_soc_mm_interconnect_0_router_001
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_router_001
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:32 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab8_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab8_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_router
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:32 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:32 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:32 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:32 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:32 on Dec 13,2021
# vlog -reportprogress 300 -sv -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:32 on Dec 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:42:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab8_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab8_soc -voptargs=""+acc"" testbench 
# Start time: 10:42:32 on Dec 13,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.VGA_controller
# Loading work.vga_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Fireboy
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.vga_clk_instance.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Simulation stop requested.
# End time: 11:25:47 on Dec 13,2021, Elapsed time: 0:43:15
# Errors: 0, Warnings: 0
