============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:04:35 pm
  Module:                 carry_select_adder_68810_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (R) B[7]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    1987         -  
      Drv Adjust:+       0         0  
         Arrival:=    1987            
                                      
   Required Time:=    1987            
       Data Path:-    1987            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1987            constraints.sdc_line_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------
  B[7]                                                    -       -       R     (arrival)                       1  3.5  1000     0       0    (-,-) 
  g2518/X                                                 -       A->X    R     sky130_fd_sc_hd__clkbuf_1       2  8.5   116   201     201    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g160/Y       -       A->Y    F     sky130_fd_sc_hd__clkinv_1       2 10.4    92   122     322    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g159/Y       -       A->Y    R     sky130_fd_sc_hd__inv_2          2 11.9    66    90     413    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g153__2346/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.5    37    51     464    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g148__4733/Y -       B->Y    R     sky130_fd_sc_hd__nand2_2        2  8.3    63    73     536    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g118__6417/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    37    50     587    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g116__1666/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  8.3    63    64     650    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g118__8428/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    37    50     701    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g116__6260/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  8.3    65    64     764    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g118__1705/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    37    51     816    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g116__1617/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  8.3    63    64     879    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g119__5115/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    37    50     930    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g117__6131/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  8.3    65    64     993    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[6].FA/g91__2883/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    37    51    1044    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[6].FA/g89__9315/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  8.3    65    64    1108    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[7].FA/g96__2398/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    37    51    1159    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[7].FA/g94__6417/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  9.6    72    68    1227    (-,-) 
  g5220/Y                                                 -       A->Y    F     sky130_fd_sc_hd__clkinv_2       2 10.5    51    70    1297    (-,-) 
  g5187__5219/Y                                           -       A2_N->Y F     sky130_fd_sc_hd__o2bb2ai_2      1  5.6    48   122    1419    (-,-) 
  g5218/Y                                                 -       A->Y    R     sky130_fd_sc_hd__inv_2          1 10.1    54    65    1484    (-,-) 
  g5182__7482/Y                                           -       A->Y    F     sky130_fd_sc_hd__nand2_4        2 18.6    55    61    1546    (-,-) 
  g5171__6783/Y                                           -       B->Y    R     sky130_fd_sc_hd__nand2_4       11 36.8   125   126    1672    (-,-) 
  g5153__5115/Y                                           -       B->Y    F     sky130_fd_sc_hd__nor2_1         1  5.4    48    68    1740    (-,-) 
  g5145__2802/X                                           -       B1->X   F     sky130_fd_sc_hd__a21o_4         1 51.3    90   246    1987    (-,-) 
  Cout                                                    -       -       F     (port)                          -    -     -     0    1987    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

