# Basic AND logic gate
#
# in_1  -1-+---\
#          | &  |-3- out -1-+---\
# in_2  -2-+---/            |    |-3- out
# in_3  -2------------------+---/
#

.chipsets:
input in_1
input in_2
input in_3
output out
and gate
and gate2

.links:
in_1:1 gate:1
in_2:1 gate:2
gate2:1 gate:3
gate2:2 in_3:1
out:1 gate2:3
