// Seed: 727510839
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    output wand id_6,
    input supply0 id_7
);
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1] = 1'b0;
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2
);
  assign id_2 = 1;
  id_4(
      .id_0(1 > id_1 == id_1)
  );
  uwire id_5 = 1'b0;
  wire  id_6;
  module_0(
      id_1, id_0, id_2, id_1, id_0, id_1, id_2, id_0
  );
endmodule
