--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y10.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X54Y10.BX      net (fanout=2)        1.076   ftop/clkN210/unlock2
    SLICE_X54Y10.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.833ns logic, 1.076ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.055 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X54Y10.G4      net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X54Y10.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X54Y10.G4      net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X54Y10.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y10.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X54Y10.BX      net (fanout=2)        0.861   ftop/clkN210/unlock2
    SLICE_X54Y10.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.579ns logic, 0.861ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.928ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.872ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.685 - 0.762)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_4 to ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y153.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txData<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_4
    J21.O2               net (fanout=2)        2.643   ftop/gbe0/gmac/gmac/txRS_txData<4>
    J21.OTCLK2           Tioock                0.708   gmii_txd<4>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (1.229ns logic, 2.643ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 5)
  Clock Path Skew:      -0.162ns (0.282 - 0.444)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y69.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X97Y65.F4      net (fanout=5)        0.593   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X97Y65.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X96Y57.G2      net (fanout=40)       1.699   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X96Y57.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X97Y57.SR      net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X97Y57.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (3.734ns logic, 4.032ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 0)
  Clock Path Skew:      -0.064ns (0.730 - 0.794)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y189.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D26.SR               net (fanout=61)       2.813   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D26.OTCLK2           Tiosrcko              0.379   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.975ns logic, 2.813ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.007 - 0.092)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y69.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X97Y65.F3      net (fanout=5)        0.597   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X97Y65.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X96Y57.G2      net (fanout=40)       1.699   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X96Y57.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X97Y57.SR      net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X97Y57.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (3.662ns logic, 4.036ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.355 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y140.G2    net (fanout=11)       0.201   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y140.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y142.G3    net (fanout=2)        0.280   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y142.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X103Y142.F3    net (fanout=10)       0.050   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X102Y145.F2    net (fanout=4)        0.381   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X102Y145.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (5.237ns logic, 2.400ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (0.347 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y142.G3    net (fanout=11)       0.380   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y142.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y146.G2    net (fanout=7)        0.400   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X102Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X102Y146.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X103Y146.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X103Y146.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.622ns (5.277ns logic, 2.345ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.625ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.355 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y141.G2    net (fanout=11)       0.201   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y141.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X102Y144.G1    net (fanout=4)        0.375   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X102Y144.F4    net (fanout=7)        0.115   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>_SW0_SW0_SW0
    SLICE_X102Y145.F1    net (fanout=1)        0.115   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X102Y145.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.625ns (5.331ns logic, 2.294ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.585ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (0.328 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y144.G3    net (fanout=11)       0.416   ftop/gbe0/gmac/gmac/N2
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X100Y143.G3    net (fanout=7)        0.377   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X100Y143.F3    net (fanout=3)        0.061   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X101Y143.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N34
    SLICE_X101Y143.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (5.222ns logic, 2.363ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.743ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y69.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X97Y65.F4      net (fanout=5)        0.593   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X97Y65.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X98Y68.F4      net (fanout=40)       1.727   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X98Y68.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N60
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<18>_SW0
    SLICE_X98Y69.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N60
    SLICE_X98Y69.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      7.743ns (3.719ns logic, 4.024ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (0.328 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y142.G3    net (fanout=11)       0.380   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y142.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X100Y142.G3    net (fanout=7)        0.339   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X100Y142.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X100Y142.F4    net (fanout=3)        0.066   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X100Y142.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X101Y142.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X101Y142.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (5.277ns logic, 2.295ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.606ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.282 - 0.413)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y63.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X97Y64.G1      net (fanout=5)        0.505   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X97Y64.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X97Y64.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X96Y57.G2      net (fanout=40)       1.699   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X96Y57.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X97Y57.SR      net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X97Y57.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (3.662ns logic, 3.944ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.007 - 0.061)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X97Y65.G3      net (fanout=5)        0.581   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X97Y65.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X96Y57.G2      net (fanout=40)       1.699   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X96Y57.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X97Y57.SR      net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X97Y57.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (3.662ns logic, 4.020ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (0.328 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y141.F2    net (fanout=11)       0.165   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y141.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X100Y143.G4    net (fanout=3)        0.563   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X100Y143.F3    net (fanout=3)        0.061   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X101Y143.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N34
    SLICE_X101Y143.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (5.262ns logic, 2.298ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (0.362 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y142.G3    net (fanout=11)       0.380   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y142.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y143.G4    net (fanout=7)        0.146   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X102Y143.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X102Y143.F3    net (fanout=5)        0.031   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X102Y143.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>_SW0_SW0
    SLICE_X103Y141.F3    net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N46
    SLICE_X103Y141.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (5.277ns logic, 2.309ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (0.328 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y140.G2    net (fanout=11)       0.201   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y140.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y142.G3    net (fanout=2)        0.280   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y142.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X103Y142.F3    net (fanout=10)       0.050   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X101Y143.F4    net (fanout=4)        0.349   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X101Y143.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (5.183ns logic, 2.368ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (0.328 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X102Y140.G2    net (fanout=11)       0.201   ftop/gbe0/gmac/gmac/N2
    SLICE_X102Y140.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y142.G3    net (fanout=2)        0.280   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y142.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X103Y142.F3    net (fanout=10)       0.050   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X101Y143.G4    net (fanout=4)        0.350   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X101Y143.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (5.182ns logic, 2.369ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.378 - 0.415)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y69.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X97Y65.F3      net (fanout=5)        0.597   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X97Y65.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X98Y68.F4      net (fanout=40)       1.727   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X98Y68.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N60
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<18>_SW0
    SLICE_X98Y69.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N60
    SLICE_X98Y69.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (3.647ns logic, 4.028ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (0.329 - 0.444)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y69.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X97Y65.F4      net (fanout=5)        0.593   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X97Y65.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y62.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y62.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X102Y59.G4     net (fanout=40)       1.528   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X102Y59.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X103Y58.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X103Y58.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (3.734ns logic, 3.861ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.561ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (0.347 - 0.494)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X111Y137.G4    net (fanout=5)        0.402   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X111Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X111Y137.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X111Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y139.F3    net (fanout=10)       0.516   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y140.G3    net (fanout=4)        0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y140.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y144.G3    net (fanout=11)       0.416   ftop/gbe0/gmac/gmac/N2
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X102Y146.G3    net (fanout=7)        0.358   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X102Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X102Y146.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X103Y146.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X103Y146.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (5.222ns logic, 2.339ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.007 - 0.075)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y65.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X97Y64.F1      net (fanout=5)        0.464   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X97Y64.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X97Y64.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X97Y64.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X96Y62.F2      net (fanout=3)        0.373   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X96Y62.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.G3      net (fanout=7)        0.390   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X95Y63.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X96Y57.G2      net (fanout=40)       1.699   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X96Y57.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X97Y57.SR      net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X97Y57.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (3.734ns logic, 3.903ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.427 - 0.344)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y27.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X109Y26.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X109Y26.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.468 - 0.364)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_3 to ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y57.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_3
    SLICE_X110Y52.BY     net (fanout=2)        0.526   ftop/gbe0/gmac/rxfun_outF_D_OUT<3>
    SLICE_X110Y52.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.289ns logic, 0.526ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.468 - 0.364)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_3 to ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y57.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_3
    SLICE_X110Y52.BY     net (fanout=2)        0.526   ftop/gbe0/gmac/rxfun_outF_D_OUT<3>
    SLICE_X110Y52.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.290ns logic, 0.526ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.472 - 0.406)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_27 to ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y53.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    SLICE_X115Y51.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxfun_sr<27>
    SLICE_X115Y51.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_17 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.346 - 0.266)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_17 to ftop/gbe0/gmac/txfun_inF/data1_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y56.XQ      Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<17>
                                                       ftop/gbe0/gmac/txF/dDoutReg_17
    SLICE_X96Y58.BX      net (fanout=2)        0.320   ftop/gbe0/gmac/txF_dD_OUT<17>
    SLICE_X96Y58.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<17>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.498ns logic, 0.320ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.020 - 0.018)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y111.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X105Y110.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X105Y110.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.038 - 0.037)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y99.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X103Y96.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X103Y96.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.530 - 0.391)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y35.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X110Y34.G3     net (fanout=43)       0.479   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X110Y34.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.418ns logic, 0.479ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.530 - 0.391)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y35.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X110Y34.G3     net (fanout=43)       0.479   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X110Y34.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.418ns logic, 0.479ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y79.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X103Y79.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X103Y79.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X105Y77.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X105Y77.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y55.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X103Y54.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X103Y54.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.101 - 0.086)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y34.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X110Y35.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X110Y35.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_3 to ftop/gbe0/gmac/txfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y60.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txF/dDoutReg_3
    SLICE_X103Y61.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/txF_dD_OUT<3>
    SLICE_X103Y61.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.035 - 0.053)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y50.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X111Y53.BX     net (fanout=3)        0.297   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X111Y53.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.385 - 0.339)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y90.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5
    SLICE_X103Y90.BX     net (fanout=3)        0.346   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>
    SLICE_X103Y90.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.070 - 0.059)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_29 to ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y49.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    SLICE_X109Y49.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxfun_sr<29>
    SLICE_X109Y49.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.049 - 0.042)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3 to ftop/gbe0/gmac/rxfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y68.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac_rx_get<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3
    SLICE_X105Y68.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac_rx_get<3>
    SLICE_X105Y68.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.044 - 0.059)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y31.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X110Y28.G2     net (fanout=43)       0.379   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X110Y28.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.395ns logic, 0.379ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.044 - 0.059)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y31.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X110Y28.G2     net (fanout=43)       0.379   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X110Y28.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.395ns logic, 0.379ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X100Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X100Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X100Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X100Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X98Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X98Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X104Y32.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X104Y32.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y27.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y27.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y27.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y27.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.384ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.237 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y80.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.200ns logic, 4.041ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.237 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y80.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.200ns logic, 4.041ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.237 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y81.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.200ns logic, 4.041ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.237 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y81.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.200ns logic, 4.041ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (0.237 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y87.F4     net (fanout=20)       1.106   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y81.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (2.512ns logic, 4.700ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (0.237 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y87.F4     net (fanout=20)       1.106   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y81.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (2.512ns logic, 4.700ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (0.237 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y87.F4     net (fanout=20)       1.106   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y80.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (2.512ns logic, 4.700ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (0.237 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y87.F4     net (fanout=20)       1.106   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y80.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (2.512ns logic, 4.700ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.155ns (0.225 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y81.CE      net (fanout=17)       2.404   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (3.200ns logic, 4.019ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.155ns (0.225 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y81.CE      net (fanout=17)       2.404   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (3.200ns logic, 4.019ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.262 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y81.CE      net (fanout=17)       2.436   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (3.200ns logic, 4.051ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.262 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y80.CE      net (fanout=17)       2.436   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (3.200ns logic, 4.051ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.262 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y81.CE      net (fanout=17)       2.436   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (3.200ns logic, 4.051ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.262 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y86.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.G1     net (fanout=2)        0.426   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y87.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y80.CE      net (fanout=17)       2.436   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (3.200ns logic, 4.051ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.237 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y88.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X105Y89.F4     net (fanout=3)        0.870   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X105Y89.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.G4      net (fanout=2)        0.825   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y81.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (2.473ns logic, 4.741ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.225 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y87.F4     net (fanout=20)       1.106   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y81.CE      net (fanout=17)       2.404   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (2.512ns logic, 4.678ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.237 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y88.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X105Y89.F4     net (fanout=3)        0.870   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X105Y89.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.G4      net (fanout=2)        0.825   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y81.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (2.473ns logic, 4.741ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.237 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y88.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X105Y89.F4     net (fanout=3)        0.870   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X105Y89.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.G4      net (fanout=2)        0.825   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y80.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (2.473ns logic, 4.741ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.237 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y88.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X105Y89.F4     net (fanout=3)        0.870   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X105Y89.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.G4      net (fanout=2)        0.825   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y80.CE      net (fanout=17)       2.426   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y80.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (2.473ns logic, 4.741ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.225 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y87.F4     net (fanout=20)       1.106   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.G2      net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y83.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y84.G2     net (fanout=34)       0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y81.CE      net (fanout=17)       2.404   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y81.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (2.512ns logic, 4.678ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.413 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y81.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X103Y80.BX     net (fanout=4)        0.344   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X103Y80.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.458ns logic, 0.344ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.436 - 0.351)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y80.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y74.G3     net (fanout=13)       0.448   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y74.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.418ns logic, 0.448ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.436 - 0.351)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y80.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y74.G3     net (fanout=13)       0.448   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y74.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.418ns logic, 0.448ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.024 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X100Y80.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X100Y80.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.052 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X105Y73.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X105Y73.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.025 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y82.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X93Y80.BX      net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X93Y80.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.032 - 0.024)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y75.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X109Y73.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X109Y73.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.021 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X94Y83.BX      net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X94Y83.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.413 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y81.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X103Y80.BY     net (fanout=6)        0.354   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X103Y80.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.541ns logic, 0.354ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y87.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X94Y86.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X94Y86.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y100.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y100.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y100.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.437 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y76.G1     net (fanout=10)       0.518   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y76.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.476ns logic, 0.518ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.437 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y77.G1     net (fanout=10)       0.518   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.476ns logic, 0.518ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.437 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y77.G1     net (fanout=10)       0.518   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.476ns logic, 0.518ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.437 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y76.G1     net (fanout=10)       0.518   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y76.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.476ns logic, 0.518ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.025 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y82.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    SLICE_X93Y80.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<8>
    SLICE_X93Y80.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.014 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y87.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    SLICE_X94Y85.BY      net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<12>
    SLICE_X94Y85.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.432 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y74.G1     net (fanout=10)       0.522   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y74.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.476ns logic, 0.522ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.432 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y75.G1     net (fanout=10)       0.522   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y75.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.476ns logic, 0.522ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.432 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y74.G1     net (fanout=10)       0.522   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y74.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.476ns logic, 0.522ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X100Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X100Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X103Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X103Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.106ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.045ns (Levels of Logic = 0)
  Clock Path Skew:      -5.061ns (-1.412 - 3.649)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y52.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X77Y52.SR      net (fanout=3)        1.016   ftop/clkN210/rstInD
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (1.029ns logic, 1.016ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 0)
  Clock Path Skew:      -3.570ns (-0.651 - 2.919)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y52.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X77Y52.SR      net (fanout=3)        0.813   ftop/clkN210/rstInD
    SLICE_X77Y52.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.767ns logic, 0.813ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106049645 paths analyzed, 51685 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.853ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_777 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.499 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_777
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X28Y91.G3      net (fanout=3)        0.325   ftop/edp0/N1799
    SLICE_X28Y91.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X28Y91.F3      net (fanout=1)        0.021   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X28Y91.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y11.A3      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y11.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X33Y50.G1      net (fanout=270)      3.288   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X33Y50.Y       Tilo                  0.561   ftop/edp0/Sh5821
                                                       ftop/edp0/Sh41611
    SLICE_X27Y34.G4      net (fanout=5)        1.941   ftop/edp0/Sh4161
    SLICE_X27Y34.Y       Tilo                  0.561   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh49691
    SLICE_X27Y34.F1      net (fanout=7)        0.475   ftop/edp0/Sh4969
    SLICE_X27Y34.X       Tilo                  0.562   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh58011
    SLICE_X26Y24.G2      net (fanout=7)        0.843   ftop/edp0/Sh5801
    SLICE_X26Y24.X       Tif5x                 0.853   ftop/edp0/Sh6665
                                                       ftop/edp0/Sh6665_F
                                                       ftop/edp0/Sh6665
    SLICE_X27Y17.G2      net (fanout=3)        1.208   ftop/edp0/Sh6665
    SLICE_X27Y17.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.022   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>
                                                       ftop/edp0/edp_dgdpTx_vec_777
    -------------------------------------------------  ---------------------------
    Total                                     19.765ns (10.668ns logic, 9.097ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.620ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X33Y69.F1      net (fanout=3)        0.431   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X33Y69.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X32Y68.G4      net (fanout=3)        0.105   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X24Y70.G1      net (fanout=7)        0.856   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X24Y70.Y       Tilo                  0.616   ftop/edp0/N542
                                                       ftop/edp0/x__h55198_and0004<0>21
    SLICE_X23Y76.G3      net (fanout=16)       0.866   ftop/edp0/N183
    SLICE_X23Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>_SW0
    SLICE_X23Y76.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0005<5>_SW0/O
    SLICE_X23Y76.X       Tilo                  0.562   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>
    SLICE_X27Y62.G3      net (fanout=4)        0.804   ftop/edp0/x__h55198<105>
    SLICE_X27Y62.X       Tif5x                 0.791   ftop/edp0/Sh4105
                                                       ftop/edp0/Sh4105_F
                                                       ftop/edp0/Sh4105
    SLICE_X26Y48.F4      net (fanout=4)        0.951   ftop/edp0/Sh4105
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_G
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.620ns (10.879ns logic, 8.741ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_777 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.751ns (Levels of Logic = 11)
  Clock Path Skew:      -0.088ns (0.499 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_777
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X28Y91.G3      net (fanout=3)        0.325   ftop/edp0/N1799
    SLICE_X28Y91.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X28Y91.F3      net (fanout=1)        0.021   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X28Y91.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y11.A3      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y11.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X27Y65.G1      net (fanout=215)      2.098   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121_SW0
    SLICE_X27Y65.F2      net (fanout=1)        0.351   ftop/edp0/Sh4121_SW0/O
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121
    SLICE_X27Y48.G1      net (fanout=4)        1.939   ftop/edp0/Sh4121
    SLICE_X27Y48.X       Tif5x                 0.791   ftop/edp0/Sh4921
                                                       ftop/edp0/Sh4921_F
                                                       ftop/edp0/Sh4921
    SLICE_X27Y35.G2      net (fanout=4)        0.573   ftop/edp0/Sh4921
    SLICE_X27Y35.X       Tif5x                 0.791   ftop/edp0/Sh5737
                                                       ftop/edp0/Sh573729_F
                                                       ftop/edp0/Sh573729
    SLICE_X26Y24.BX      net (fanout=4)        0.699   ftop/edp0/Sh5737
    SLICE_X26Y24.X       Tbxx                  0.705   ftop/edp0/Sh6665
                                                       ftop/edp0/Sh6665
    SLICE_X27Y17.G2      net (fanout=3)        1.208   ftop/edp0/Sh6665
    SLICE_X27Y17.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.022   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>
                                                       ftop/edp0/edp_dgdpTx_vec_777
    -------------------------------------------------  ---------------------------
    Total                                     19.751ns (11.541ns logic, 8.210ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.594ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X34Y67.F3      net (fanout=3)        0.041   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X34Y67.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X32Y68.G2      net (fanout=13)       0.430   ftop/edp0/N2337
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X24Y70.G1      net (fanout=7)        0.856   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X24Y70.Y       Tilo                  0.616   ftop/edp0/N542
                                                       ftop/edp0/x__h55198_and0004<0>21
    SLICE_X23Y76.G3      net (fanout=16)       0.866   ftop/edp0/N183
    SLICE_X23Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>_SW0
    SLICE_X23Y76.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0005<5>_SW0/O
    SLICE_X23Y76.X       Tilo                  0.562   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>
    SLICE_X27Y62.G3      net (fanout=4)        0.804   ftop/edp0/x__h55198<105>
    SLICE_X27Y62.X       Tif5x                 0.791   ftop/edp0/Sh4105
                                                       ftop/edp0/Sh4105_F
                                                       ftop/edp0/Sh4105
    SLICE_X26Y48.F4      net (fanout=4)        0.951   ftop/edp0/Sh4105
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_G
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.594ns (10.918ns logic, 8.676ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_777 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.729ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.499 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_777
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X28Y91.G3      net (fanout=3)        0.325   ftop/edp0/N1799
    SLICE_X28Y91.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X28Y91.F3      net (fanout=1)        0.021   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X28Y91.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y11.A3      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y11.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X33Y50.G1      net (fanout=270)      3.288   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X33Y50.Y       Tilo                  0.561   ftop/edp0/Sh5821
                                                       ftop/edp0/Sh41611
    SLICE_X27Y34.G4      net (fanout=5)        1.941   ftop/edp0/Sh4161
    SLICE_X27Y34.Y       Tilo                  0.561   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh49691
    SLICE_X27Y34.F1      net (fanout=7)        0.475   ftop/edp0/Sh4969
    SLICE_X27Y34.X       Tilo                  0.562   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh58011
    SLICE_X26Y24.F2      net (fanout=7)        0.807   ftop/edp0/Sh5801
    SLICE_X26Y24.X       Tif5x                 0.853   ftop/edp0/Sh6665
                                                       ftop/edp0/Sh6665_G
                                                       ftop/edp0/Sh6665
    SLICE_X27Y17.G2      net (fanout=3)        1.208   ftop/edp0/Sh6665
    SLICE_X27Y17.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.022   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>
                                                       ftop/edp0/edp_dgdpTx_vec_777
    -------------------------------------------------  ---------------------------
    Total                                     19.729ns (10.668ns logic, 9.061ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_409 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.741ns (Levels of Logic = 11)
  Clock Path Skew:      -0.045ns (0.542 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_409
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X28Y91.G3      net (fanout=3)        0.325   ftop/edp0/N1799
    SLICE_X28Y91.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X28Y91.F3      net (fanout=1)        0.021   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X28Y91.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y11.A3      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y11.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X27Y65.G1      net (fanout=215)      2.098   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121_SW0
    SLICE_X27Y65.F2      net (fanout=1)        0.351   ftop/edp0/Sh4121_SW0/O
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121
    SLICE_X27Y48.G1      net (fanout=4)        1.939   ftop/edp0/Sh4121
    SLICE_X27Y48.X       Tif5x                 0.791   ftop/edp0/Sh4921
                                                       ftop/edp0/Sh4921_F
                                                       ftop/edp0/Sh4921
    SLICE_X26Y31.F3      net (fanout=4)        0.754   ftop/edp0/Sh4921
    SLICE_X26Y31.X       Tif5x                 0.853   ftop/edp0/Sh5753
                                                       ftop/edp0/Sh575328_G
                                                       ftop/edp0/Sh575328
    SLICE_X28Y23.G4      net (fanout=8)        0.919   ftop/edp0/Sh5753
    SLICE_X28Y23.Y       Tilo                  0.616   ftop/edp0/Sh6553
                                                       ftop/edp0/Sh6553_SW0_SW0
    SLICE_X29Y19.F4      net (fanout=2)        0.258   ftop/edp0/N2290
    SLICE_X29Y19.X       Tif5x                 0.791   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7883<9>19
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7883<9>19_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7883<9>19
    SLICE_X28Y14.G4      net (fanout=1)        0.289   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7883<9>19
    SLICE_X28Y14.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<409>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7883<9>391
                                                       ftop/edp0/edp_dgdpTx_vec_409
    -------------------------------------------------  ---------------------------
    Total                                     19.741ns (11.813ns logic, 7.928ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_777 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.683ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.499 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_777
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X29Y91.G4      net (fanout=3)        0.326   ftop/edp0/N1799
    SLICE_X29Y91.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X29Y91.F4      net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X29Y91.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y11.A4      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y11.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X33Y50.G1      net (fanout=270)      3.288   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X33Y50.Y       Tilo                  0.561   ftop/edp0/Sh5821
                                                       ftop/edp0/Sh41611
    SLICE_X27Y34.G4      net (fanout=5)        1.941   ftop/edp0/Sh4161
    SLICE_X27Y34.Y       Tilo                  0.561   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh49691
    SLICE_X27Y34.F1      net (fanout=7)        0.475   ftop/edp0/Sh4969
    SLICE_X27Y34.X       Tilo                  0.562   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh58011
    SLICE_X26Y24.G2      net (fanout=7)        0.843   ftop/edp0/Sh5801
    SLICE_X26Y24.X       Tif5x                 0.853   ftop/edp0/Sh6665
                                                       ftop/edp0/Sh6665_F
                                                       ftop/edp0/Sh6665
    SLICE_X27Y17.G2      net (fanout=3)        1.208   ftop/edp0/Sh6665
    SLICE_X27Y17.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.022   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>
                                                       ftop/edp0/edp_dgdpTx_vec_777
    -------------------------------------------------  ---------------------------
    Total                                     19.683ns (10.574ns logic, 9.109ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_681 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.722ns (Levels of Logic = 11)
  Clock Path Skew:      -0.048ns (0.539 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_681
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X28Y91.G3      net (fanout=3)        0.325   ftop/edp0/N1799
    SLICE_X28Y91.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X28Y91.F3      net (fanout=1)        0.021   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X28Y91.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y11.A3      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y11.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X27Y65.G1      net (fanout=215)      2.098   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121_SW0
    SLICE_X27Y65.F2      net (fanout=1)        0.351   ftop/edp0/Sh4121_SW0/O
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121
    SLICE_X27Y48.G1      net (fanout=4)        1.939   ftop/edp0/Sh4121
    SLICE_X27Y48.X       Tif5x                 0.791   ftop/edp0/Sh4921
                                                       ftop/edp0/Sh4921_F
                                                       ftop/edp0/Sh4921
    SLICE_X25Y34.F2      net (fanout=4)        0.819   ftop/edp0/Sh4921
    SLICE_X25Y34.X       Tif5x                 0.791   ftop/edp0/Sh5769
                                                       ftop/edp0/Sh576929_G
                                                       ftop/edp0/Sh576929
    SLICE_X21Y31.G2      net (fanout=7)        1.080   ftop/edp0/Sh5769
    SLICE_X21Y31.Y       Tilo                  0.561   ftop/edp0/Sh6569
                                                       ftop/edp0/Sh6569_SW0
    SLICE_X21Y31.F4      net (fanout=1)        0.022   ftop/edp0/Sh6569_SW0/O
    SLICE_X21Y31.X       Tilo                  0.562   ftop/edp0/Sh6569
                                                       ftop/edp0/Sh6569
    SLICE_X18Y30.F1      net (fanout=3)        0.641   ftop/edp0/Sh6569
    SLICE_X18Y30.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<681>
                                                       ftop/edp0/edp_dgdpTx_vec_681_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_681
    -------------------------------------------------  ---------------------------
    Total                                     19.722ns (11.452ns logic, 8.270ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.543ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X33Y69.F1      net (fanout=3)        0.431   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X33Y69.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X32Y68.G4      net (fanout=3)        0.105   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X23Y73.G4      net (fanout=7)        0.988   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X23Y73.Y       Tilo                  0.561   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X24Y77.G3      net (fanout=16)       0.631   ftop/edp0/N142
    SLICE_X24Y77.Y       Tilo                  0.616   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>_SW0
    SLICE_X24Y77.F3      net (fanout=3)        0.081   ftop/edp0/N556
    SLICE_X24Y77.X       Tilo                  0.601   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>
    SLICE_X26Y62.F4      net (fanout=2)        0.763   ftop/edp0/x__h55198<111>
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh4113
                                                       ftop/edp0/Sh4113_G
                                                       ftop/edp0/Sh4113
    SLICE_X26Y48.G3      net (fanout=4)        0.857   ftop/edp0/Sh4113
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_F
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.543ns (10.980ns logic, 8.563ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.536ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X33Y69.F1      net (fanout=3)        0.431   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X33Y69.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X32Y68.G4      net (fanout=3)        0.105   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X24Y70.G1      net (fanout=7)        0.856   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X24Y70.Y       Tilo                  0.616   ftop/edp0/N542
                                                       ftop/edp0/x__h55198_and0004<0>21
    SLICE_X24Y77.G4      net (fanout=16)       0.701   ftop/edp0/N183
    SLICE_X24Y77.Y       Tilo                  0.616   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>_SW0
    SLICE_X24Y77.F3      net (fanout=3)        0.081   ftop/edp0/N556
    SLICE_X24Y77.X       Tilo                  0.601   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>
    SLICE_X26Y62.F4      net (fanout=2)        0.763   ftop/edp0/x__h55198<111>
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh4113
                                                       ftop/edp0/Sh4113_G
                                                       ftop/edp0/Sh4113
    SLICE_X26Y48.G3      net (fanout=4)        0.857   ftop/edp0/Sh4113
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_F
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.536ns (11.035ns logic, 8.501ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.532ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X38Y64.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X33Y69.F1      net (fanout=3)        0.431   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X33Y69.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X32Y68.G4      net (fanout=3)        0.105   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X24Y70.G1      net (fanout=7)        0.856   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X24Y70.Y       Tilo                  0.616   ftop/edp0/N542
                                                       ftop/edp0/x__h55198_and0004<0>21
    SLICE_X23Y76.G3      net (fanout=16)       0.866   ftop/edp0/N183
    SLICE_X23Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>_SW0
    SLICE_X23Y76.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0005<5>_SW0/O
    SLICE_X23Y76.X       Tilo                  0.562   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>
    SLICE_X27Y62.G3      net (fanout=4)        0.804   ftop/edp0/x__h55198<105>
    SLICE_X27Y62.X       Tif5x                 0.791   ftop/edp0/Sh4105
                                                       ftop/edp0/Sh4105_F
                                                       ftop/edp0/Sh4105
    SLICE_X26Y48.F4      net (fanout=4)        0.951   ftop/edp0/Sh4105
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_G
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.532ns (10.807ns logic, 8.725ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_777 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.669ns (Levels of Logic = 11)
  Clock Path Skew:      -0.088ns (0.499 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_777
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X29Y91.G4      net (fanout=3)        0.326   ftop/edp0/N1799
    SLICE_X29Y91.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X29Y91.F4      net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X29Y91.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y11.A4      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y11.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X27Y65.G1      net (fanout=215)      2.098   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X27Y65.Y       Tilo                  0.561   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121_SW0
    SLICE_X27Y65.F2      net (fanout=1)        0.351   ftop/edp0/Sh4121_SW0/O
    SLICE_X27Y65.X       Tilo                  0.562   ftop/edp0/Sh4121
                                                       ftop/edp0/Sh4121
    SLICE_X27Y48.G1      net (fanout=4)        1.939   ftop/edp0/Sh4121
    SLICE_X27Y48.X       Tif5x                 0.791   ftop/edp0/Sh4921
                                                       ftop/edp0/Sh4921_F
                                                       ftop/edp0/Sh4921
    SLICE_X27Y35.G2      net (fanout=4)        0.573   ftop/edp0/Sh4921
    SLICE_X27Y35.X       Tif5x                 0.791   ftop/edp0/Sh5737
                                                       ftop/edp0/Sh573729_F
                                                       ftop/edp0/Sh573729
    SLICE_X26Y24.BX      net (fanout=4)        0.699   ftop/edp0/Sh5737
    SLICE_X26Y24.X       Tbxx                  0.705   ftop/edp0/Sh6665
                                                       ftop/edp0/Sh6665
    SLICE_X27Y17.G2      net (fanout=3)        1.208   ftop/edp0/Sh6665
    SLICE_X27Y17.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.022   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>
                                                       ftop/edp0/edp_dgdpTx_vec_777
    -------------------------------------------------  ---------------------------
    Total                                     19.669ns (11.447ns logic, 8.222ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_251 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.502ns (Levels of Logic = 16)
  Clock Path Skew:      -0.253ns (0.682 - 0.935)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_251
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X33Y69.F1      net (fanout=3)        0.431   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X33Y69.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X32Y68.G4      net (fanout=3)        0.105   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X29Y71.G2      net (fanout=7)        0.468   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X29Y71.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X26Y69.G1      net (fanout=16)       1.064   ftop/edp0/N207
    SLICE_X26Y69.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>9
    SLICE_X26Y69.F1      net (fanout=1)        0.395   ftop/edp0/x__h55198_and0008<4>9/O
    SLICE_X26Y69.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>10
    SLICE_X23Y79.G3      net (fanout=4)        1.325   ftop/edp0/x__h55198<74>
    SLICE_X23Y79.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X25Y88.G4      net (fanout=4)        0.756   ftop/edp0/Sh4075
    SLICE_X25Y88.X       Tif5x                 0.791   ftop/edp0/Sh4875
                                                       ftop/edp0/Sh4875_F
                                                       ftop/edp0/Sh4875
    SLICE_X21Y96.F1      net (fanout=4)        0.838   ftop/edp0/Sh4875
    SLICE_X21Y96.X       Tif5x                 0.791   ftop/edp0/Sh5723
                                                       ftop/edp0/Sh572330_G
                                                       ftop/edp0/Sh572330
    SLICE_X21Y103.G4     net (fanout=7)        0.552   ftop/edp0/Sh5723
    SLICE_X21Y103.Y      Tilo                  0.561   ftop/edp0/N1392
                                                       ftop/edp0/Sh6651_SW1
    SLICE_X21Y103.F1     net (fanout=2)        0.682   ftop/edp0/N1148
    SLICE_X21Y103.X      Tilo                  0.562   ftop/edp0/N1392
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7897<1>_SW0
    SLICE_X24Y104.F2     net (fanout=1)        0.597   ftop/edp0/N1392
    SLICE_X24Y104.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<251>
                                                       ftop/edp0/edp_dgdpTx_vec_251_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_251
    -------------------------------------------------  ---------------------------
    Total                                     19.502ns (10.739ns logic, 8.763ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.517ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X34Y67.F3      net (fanout=3)        0.041   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X34Y67.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X32Y68.G2      net (fanout=13)       0.430   ftop/edp0/N2337
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X23Y73.G4      net (fanout=7)        0.988   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X23Y73.Y       Tilo                  0.561   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X24Y77.G3      net (fanout=16)       0.631   ftop/edp0/N142
    SLICE_X24Y77.Y       Tilo                  0.616   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>_SW0
    SLICE_X24Y77.F3      net (fanout=3)        0.081   ftop/edp0/N556
    SLICE_X24Y77.X       Tilo                  0.601   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>
    SLICE_X26Y62.F4      net (fanout=2)        0.763   ftop/edp0/x__h55198<111>
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh4113
                                                       ftop/edp0/Sh4113_G
                                                       ftop/edp0/Sh4113
    SLICE_X26Y48.G3      net (fanout=4)        0.857   ftop/edp0/Sh4113
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_F
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.517ns (11.019ns logic, 8.498ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.774ns (Levels of Logic = 12)
  Clock Path Skew:      0.035ns (0.622 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X28Y91.G3      net (fanout=3)        0.325   ftop/edp0/N1799
    SLICE_X28Y91.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X28Y91.F3      net (fanout=1)        0.021   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X28Y91.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y11.A3      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y11.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X25Y60.G1      net (fanout=270)      2.998   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X25Y60.Y       Tilo                  0.561   ftop/edp0/Sh4068
                                                       ftop/edp0/Sh4068_SW0
    SLICE_X25Y60.F3      net (fanout=1)        0.021   ftop/edp0/Sh4068_SW0/O
    SLICE_X25Y60.X       Tilo                  0.562   ftop/edp0/Sh4068
                                                       ftop/edp0/Sh4068
    SLICE_X19Y61.F1      net (fanout=4)        1.143   ftop/edp0/Sh4068
    SLICE_X19Y61.X       Tif5x                 0.791   ftop/edp0/Sh4876
                                                       ftop/edp0/Sh487629_G
                                                       ftop/edp0/Sh487629
    SLICE_X14Y54.G1      net (fanout=4)        0.626   ftop/edp0/Sh4876
    SLICE_X14Y54.X       Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_F
                                                       ftop/edp0/Sh569228
    SLICE_X6Y48.G2       net (fanout=7)        1.432   ftop/edp0/Sh5692
    SLICE_X6Y48.Y        Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X6Y48.F4       net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X6Y48.X        Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X7Y48.G4       net (fanout=3)        0.063   ftop/edp0/Sh6684
    SLICE_X7Y48.Y        Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X7Y48.F3       net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X7Y48.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.774ns (12.115ns logic, 7.659ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_777 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.647ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.499 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_777
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X31Y92.G1      net (fanout=5)        0.564   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X31Y92.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X29Y91.G4      net (fanout=3)        0.326   ftop/edp0/N1799
    SLICE_X29Y91.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X29Y91.F4      net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X29Y91.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y11.A4      net (fanout=1)        0.410   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y11.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X33Y50.G1      net (fanout=270)      3.288   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X33Y50.Y       Tilo                  0.561   ftop/edp0/Sh5821
                                                       ftop/edp0/Sh41611
    SLICE_X27Y34.G4      net (fanout=5)        1.941   ftop/edp0/Sh4161
    SLICE_X27Y34.Y       Tilo                  0.561   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh49691
    SLICE_X27Y34.F1      net (fanout=7)        0.475   ftop/edp0/Sh4969
    SLICE_X27Y34.X       Tilo                  0.562   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh58011
    SLICE_X26Y24.F2      net (fanout=7)        0.807   ftop/edp0/Sh5801
    SLICE_X26Y24.X       Tif5x                 0.853   ftop/edp0/Sh6665
                                                       ftop/edp0/Sh6665_G
                                                       ftop/edp0/Sh6665
    SLICE_X27Y17.G2      net (fanout=3)        1.208   ftop/edp0/Sh6665
    SLICE_X27Y17.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.022   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>
                                                       ftop/edp0/edp_dgdpTx_vec_777
    -------------------------------------------------  ---------------------------
    Total                                     19.647ns (10.574ns logic, 9.073ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.510ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X34Y67.F3      net (fanout=3)        0.041   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X34Y67.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X32Y68.G2      net (fanout=13)       0.430   ftop/edp0/N2337
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X24Y70.G1      net (fanout=7)        0.856   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X24Y70.Y       Tilo                  0.616   ftop/edp0/N542
                                                       ftop/edp0/x__h55198_and0004<0>21
    SLICE_X24Y77.G4      net (fanout=16)       0.701   ftop/edp0/N183
    SLICE_X24Y77.Y       Tilo                  0.616   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>_SW0
    SLICE_X24Y77.F3      net (fanout=3)        0.081   ftop/edp0/N556
    SLICE_X24Y77.X       Tilo                  0.601   ftop/edp0/x__h55198<111>
                                                       ftop/edp0/x__h55198_and0004<1>
    SLICE_X26Y62.F4      net (fanout=2)        0.763   ftop/edp0/x__h55198<111>
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh4113
                                                       ftop/edp0/Sh4113_G
                                                       ftop/edp0/Sh4113
    SLICE_X26Y48.G3      net (fanout=4)        0.857   ftop/edp0/Sh4113
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_F
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.510ns (11.074ns logic, 8.436ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outF/sfull (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_777 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.645ns (Levels of Logic = 8)
  Clock Path Skew:      -0.088ns (0.499 - 0.587)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outF/sfull to ftop/edp0/edp_dgdpTx_vec_777
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y91.XQ      Tcko                  0.521   ftop/edp0/edp_outF/sfull
                                                       ftop/edp0/edp_outF/sfull
    SLICE_X28Y92.F2      net (fanout=6)        1.734   ftop/edp0/edp_outF/sfull
    SLICE_X28Y92.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11
    DSP48A_X1Y11.A2      net (fanout=1)        0.718   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
    DSP48A_X1Y11.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X33Y50.G1      net (fanout=270)      3.288   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X33Y50.Y       Tilo                  0.561   ftop/edp0/Sh5821
                                                       ftop/edp0/Sh41611
    SLICE_X27Y34.G4      net (fanout=5)        1.941   ftop/edp0/Sh4161
    SLICE_X27Y34.Y       Tilo                  0.561   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh49691
    SLICE_X27Y34.F1      net (fanout=7)        0.475   ftop/edp0/Sh4969
    SLICE_X27Y34.X       Tilo                  0.562   ftop/edp0/Sh5801
                                                       ftop/edp0/Sh58011
    SLICE_X26Y24.G2      net (fanout=7)        0.843   ftop/edp0/Sh5801
    SLICE_X26Y24.X       Tif5x                 0.853   ftop/edp0/Sh6665
                                                       ftop/edp0/Sh6665_F
                                                       ftop/edp0/Sh6665
    SLICE_X27Y17.G2      net (fanout=3)        1.208   ftop/edp0/Sh6665
    SLICE_X27Y17.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.022   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<777>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<7>
                                                       ftop/edp0/edp_dgdpTx_vec_777
    -------------------------------------------------  ---------------------------
    Total                                     19.645ns (9.416ns logic, 10.229ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.506ns (Levels of Logic = 16)
  Clock Path Skew:      -0.225ns (0.542 - 0.767)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X38Y64.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X34Y67.F3      net (fanout=3)        0.041   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X34Y67.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X32Y68.G2      net (fanout=13)       0.430   ftop/edp0/N2337
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X24Y70.G1      net (fanout=7)        0.856   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X24Y70.Y       Tilo                  0.616   ftop/edp0/N542
                                                       ftop/edp0/x__h55198_and0004<0>21
    SLICE_X23Y76.G3      net (fanout=16)       0.866   ftop/edp0/N183
    SLICE_X23Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>_SW0
    SLICE_X23Y76.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0005<5>_SW0/O
    SLICE_X23Y76.X       Tilo                  0.562   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>
    SLICE_X27Y62.G3      net (fanout=4)        0.804   ftop/edp0/x__h55198<105>
    SLICE_X27Y62.X       Tif5x                 0.791   ftop/edp0/Sh4105
                                                       ftop/edp0/Sh4105_F
                                                       ftop/edp0/Sh4105
    SLICE_X26Y48.F4      net (fanout=4)        0.951   ftop/edp0/Sh4105
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4913
                                                       ftop/edp0/Sh491328_G
                                                       ftop/edp0/Sh491328
    SLICE_X28Y43.G3      net (fanout=4)        1.218   ftop/edp0/Sh4913
    SLICE_X28Y43.X       Tif5x                 0.853   ftop/edp0/Sh5713
                                                       ftop/edp0/Sh571331_F
                                                       ftop/edp0/Sh571331
    SLICE_X29Y28.F1      net (fanout=6)        0.646   ftop/edp0/Sh5713
    SLICE_X29Y28.X       Tilo                  0.562   ftop/edp0/N5201
                                                       ftop/edp0/Sh6577_SW0
    SLICE_X30Y17.G1      net (fanout=1)        0.877   ftop/edp0/N5201
    SLICE_X30Y17.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<177>
                                                       ftop/edp0/Sh6577
    SLICE_X28Y15.F1      net (fanout=3)        0.416   ftop/edp0/Sh6577
    SLICE_X28Y15.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<689>
                                                       ftop/edp0/edp_dgdpTx_vec_689_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_689
    -------------------------------------------------  ---------------------------
    Total                                     19.506ns (10.846ns logic, 8.660ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_251 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.476ns (Levels of Logic = 16)
  Clock Path Skew:      -0.253ns (0.682 - 0.935)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_251
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X38Y64.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X38Y64.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X38Y64.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X38Y64.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X34Y67.G3      net (fanout=2)        0.562   ftop/edp0/N1937
    SLICE_X34Y67.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X34Y67.F3      net (fanout=3)        0.041   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X34Y67.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X32Y68.G2      net (fanout=13)       0.430   ftop/edp0/N2337
    SLICE_X32Y68.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X32Y68.F4      net (fanout=2)        0.055   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X32Y68.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y70.F4      net (fanout=3)        0.542   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X29Y71.G2      net (fanout=7)        0.468   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X29Y71.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X26Y69.G1      net (fanout=16)       1.064   ftop/edp0/N207
    SLICE_X26Y69.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>9
    SLICE_X26Y69.F1      net (fanout=1)        0.395   ftop/edp0/x__h55198_and0008<4>9/O
    SLICE_X26Y69.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>10
    SLICE_X23Y79.G3      net (fanout=4)        1.325   ftop/edp0/x__h55198<74>
    SLICE_X23Y79.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X25Y88.G4      net (fanout=4)        0.756   ftop/edp0/Sh4075
    SLICE_X25Y88.X       Tif5x                 0.791   ftop/edp0/Sh4875
                                                       ftop/edp0/Sh4875_F
                                                       ftop/edp0/Sh4875
    SLICE_X21Y96.F1      net (fanout=4)        0.838   ftop/edp0/Sh4875
    SLICE_X21Y96.X       Tif5x                 0.791   ftop/edp0/Sh5723
                                                       ftop/edp0/Sh572330_G
                                                       ftop/edp0/Sh572330
    SLICE_X21Y103.G4     net (fanout=7)        0.552   ftop/edp0/Sh5723
    SLICE_X21Y103.Y      Tilo                  0.561   ftop/edp0/N1392
                                                       ftop/edp0/Sh6651_SW1
    SLICE_X21Y103.F1     net (fanout=2)        0.682   ftop/edp0/N1148
    SLICE_X21Y103.X      Tilo                  0.562   ftop/edp0/N1392
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7897<1>_SW0
    SLICE_X24Y104.F2     net (fanout=1)        0.597   ftop/edp0/N1392
    SLICE_X24Y104.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<251>
                                                       ftop/edp0/edp_dgdpTx_vec_251_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_251
    -------------------------------------------------  ---------------------------
    Total                                     19.476ns (10.778ns logic, 8.698ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_26 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.697 - 0.552)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_26 to ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_26
    SLICE_X86Y137.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<26>
    SLICE_X86Y137.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_26 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.697 - 0.552)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_26 to ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_26
    SLICE_X86Y137.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<26>
    SLICE_X86Y137.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.721 - 0.619)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y191.YQ    Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X102Y193.BY    net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X102Y193.CLK   Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.721 - 0.619)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y191.YQ    Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X102Y193.BY    net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X102Y193.CLK   Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.438 - 0.338)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y179.XQ    Tcko                  0.417   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X102Y178.BY    net (fanout=2)        0.326   ftop/cp/td<9>
    SLICE_X102Y178.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.438 - 0.338)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y179.XQ    Tcko                  0.417   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X102Y178.BY    net (fanout=2)        0.326   ftop/cp/td<9>
    SLICE_X102Y178.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.865 - 0.755)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y167.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X46Y169.BY     net (fanout=2)        0.364   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X46Y169.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.266ns logic, 0.364ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.865 - 0.755)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y167.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X46Y169.BY     net (fanout=2)        0.364   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X46Y169.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.267ns logic, 0.364ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.055 - 0.024)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y84.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_23
    SLICE_X80Y82.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X80Y82.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.055 - 0.024)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y84.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_23
    SLICE_X80Y82.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X80Y82.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.387 - 0.313)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y140.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X86Y141.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X86Y141.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.387 - 0.313)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y140.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X86Y141.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X86Y141.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_26 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.470 - 0.391)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_26 to ftop/edp0/wci_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y75.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_26
    SLICE_X68Y74.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<26>
    SLICE_X68Y74.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<26>
                                                       ftop/edp0/wci_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_26 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.470 - 0.391)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_26 to ftop/edp0/wci_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y75.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_26
    SLICE_X68Y74.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<26>
    SLICE_X68Y74.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<26>
                                                       ftop/edp0/wci_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.548 - 0.507)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y171.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X48Y172.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X48Y172.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.548 - 0.507)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y171.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X48Y172.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X48Y172.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.494 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y179.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X56Y178.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X56Y178.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.494 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y179.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X56Y178.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X56Y178.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.303 - 0.246)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_3 to ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y203.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_3
    SLICE_X18Y204.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_10_MData<3>
    SLICE_X18Y204.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.098 - 0.074)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y174.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X52Y172.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X52Y172.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y36.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y36.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X68Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X68Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X68Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X68Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X70Y207.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X70Y207.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X70Y207.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X70Y207.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X70Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X70Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X70Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X70Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_21/SR
  Location pin: SLICE_X12Y124.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_21/SR
  Location pin: SLICE_X12Y124.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_20/SR
  Location pin: SLICE_X12Y124.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_20/SR
  Location pin: SLICE_X12Y124.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<25>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_25/SR
  Location pin: SLICE_X4Y127.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<25>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_25/SR
  Location pin: SLICE_X4Y127.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.927ns|            0|            0|            2|    106049646|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.106ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.853ns|          N/A|            0|            0|    106049645|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.384|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.928|         |    3.949|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.853|         |         |         |
sys0_clkp      |   19.853|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.853|         |         |         |
sys0_clkp      |   19.853|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106065869 paths, 0 nets, and 107252 connections

Design statistics:
   Minimum period:  19.853ns{1}   (Maximum frequency:  50.370MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 07:34:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 845 MB



