
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036980                       # Number of seconds simulated
sim_ticks                                 36979718460                       # Number of ticks simulated
final_tick                               563946081645                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 274052                       # Simulator instruction rate (inst/s)
host_op_rate                                   345861                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3067413                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907228                       # Number of bytes of host memory used
host_seconds                                 12055.67                       # Real time elapsed on the host
sim_insts                                  3303876643                       # Number of instructions simulated
sim_ops                                    4169588080                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2392192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1164672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       527104                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4089344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1630208                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1630208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18689                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9099                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4118                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31948                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12736                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12736                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64689297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31494886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14253867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               110583427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44083840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44083840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44083840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64689297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31494886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14253867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154667267                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88680381                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31082654                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25260811                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119814                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13091895                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12130756                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280235                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90090                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31199626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172421316                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31082654                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15410991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37916353                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11390810                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7247599                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15278758                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85587101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47670748     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3331365      3.89%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686902      3.14%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6549302      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769912      2.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2280050      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652058      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925824      1.08%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18720940     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85587101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350502                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944301                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32637500                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7056173                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36465101                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246841                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9181484                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310259                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42370                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206138175                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82003                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9181484                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35026538                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1503163                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2021949                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34266196                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3587769                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198875888                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32068                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1491416                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1111644                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1849                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278446429                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928465811                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928465811                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107750880                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41015                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23257                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9829461                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18536016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9450912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149642                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2938616                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188065739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149411480                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294651                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64950664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198393079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6533                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85587101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745724                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885970                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30210780     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18311503     21.40%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11898466     13.90%     70.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8855414     10.35%     80.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7633330      8.92%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942176      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379007      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632839      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723586      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85587101                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873191     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176942     14.41%     85.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177497     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124481083     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127549      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14832865      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7953449      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149411480                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684831                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1227637                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008216                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385932347                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253056651                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145603155                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150639117                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562470                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7302048                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425136                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9181484                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         640231                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82841                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188105340                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18536016                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9450912                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23067                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459454                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147033532                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917283                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377946                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21657874                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741553                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7740591                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658016                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145699825                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145603155                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94887919                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267902696                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641887                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354188                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65296938                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124839                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76405617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607335                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30174120     39.49%     39.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20961489     27.43%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8534233     11.17%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4793868      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3914815      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1586946      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1884347      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948588      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3607211      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76405617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3607211                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260904779                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385400070                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3093280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886804                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886804                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127645                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127645                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661461403                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201236097                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190220530                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88680381                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31934950                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25991591                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2132476                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13598482                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12589570                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3288118                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94145                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35296174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174384796                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31934950                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15877688                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36647560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10944229                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5900766                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17252873                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       856107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86619737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49972177     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1979245      2.28%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2578243      2.98%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3884282      4.48%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3774060      4.36%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2864697      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1704405      1.97%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2550186      2.94%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17312442     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86619737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360113                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966442                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36461041                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5779551                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35328661                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       275524                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8774958                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5405714                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208633304                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8774958                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38393608                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1058068                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1910088                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33626536                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2856472                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202563053                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          828                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1234553                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       896621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    282249347                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    943376015                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    943376015                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175537844                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106711446                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43094                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24391                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8067408                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18777654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9950481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       193566                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3380914                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188279099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151659952                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281778                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61201416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    186165381                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6692                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86619737                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750871                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896036                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30258874     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18990574     21.92%     56.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12297192     14.20%     71.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8346308      9.64%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7803564      9.01%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4169319      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3067541      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       920947      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       765418      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86619737                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         746499     69.23%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153912     14.27%     83.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177824     16.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126201240     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2142839      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17136      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14972561      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8326176      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151659952                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710186                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1078240                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007110                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391299658                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249522333                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147412051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152738192                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       513412                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7193620                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          896                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2525456                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          344                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8774958                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         621908                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100574                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188320068                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1290950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18777654                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9950481                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23828                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         76176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          896                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1306227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1200153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2506380                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148764958                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14096602                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2894993                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22240920                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20838577                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8144318                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677541                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147450746                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147412051                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94718991                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265984978                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662285                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102804829                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126351643                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61968691                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2167839                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77844779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149833                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30166831     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22300532     28.65%     67.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8206653     10.54%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4702297      6.04%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3928969      5.05%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1954347      2.51%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1907415      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       823067      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3854668      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77844779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102804829                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126351643                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19009055                       # Number of memory references committed
system.switch_cpus1.commit.loads             11584030                       # Number of loads committed
system.switch_cpus1.commit.membars              17136                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18121734                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113888951                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2578115                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3854668                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262310445                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385420213                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2060644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102804829                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126351643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102804829                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862609                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862609                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159274                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159274                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669458733                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203597183                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192694057                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34272                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88680381                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32658200                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26624367                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2179031                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13853356                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12771692                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3521271                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96706                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32674135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179376861                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32658200                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16292963                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39853486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11579542                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5361882                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16130040                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1057010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87263117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47409631     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2638084      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4934128      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4909188      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3048921      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2424486      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1518249      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1425675      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18954755     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87263117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368269                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022734                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34067212                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5301413                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38286501                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       234619                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9373368                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5525886                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215210755                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9373368                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36539968                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1036605                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       877854                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36001120                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3434198                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207522555                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1429558                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1050396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291390228                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    968159364                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    968159364                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180344429                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111045764                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36990                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17758                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9548562                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19193669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9809093                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123321                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3569828                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195671873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35516                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155906487                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305334                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66098926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202230166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87263117                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786625                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896371                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29688055     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18985584     21.76%     55.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12674621     14.52%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8230824      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8662557      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4193469      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3304623      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       753194      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       770190      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87263117                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         971965     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184256     13.76%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       182758     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130415082     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2094545      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17758      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15085620      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8293482      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155906487                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.758072                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1338979                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400720402                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261806669                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152340643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157245466                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       486062                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7436697                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2361053                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9373368                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         529451                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93087                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195707389                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       390818                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19193669                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9809093                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17758                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1364766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1208757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2573523                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153846509                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14395154                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2059976                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22495557                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21817063                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8100403                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734843                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152388087                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152340643                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97104563                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278681315                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717862                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348443                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105032491                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129326379                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66381504                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2205422                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77889749                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660377                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150389                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29357854     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21903889     28.12%     65.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9097754     11.68%     77.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4539253      5.83%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4533494      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1838069      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1842659      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       985268      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3791509      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77889749                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105032491                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129326379                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19205004                       # Number of memory references committed
system.switch_cpus2.commit.loads             11756966                       # Number of loads committed
system.switch_cpus2.commit.membars              17758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18667003                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116513156                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2667443                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3791509                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269806123                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          400795230                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1417264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105032491                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105032491                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844314                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844314                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184394                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184394                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       691098202                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211626480                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197701739                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35516                       # number of misc regfile writes
system.l20.replacements                         18704                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727266                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28944                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.126658                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.287428                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.358697                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3667.426756                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6317.927120                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023954                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.358147                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.616985                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53885                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53885                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19875                       # number of Writeback hits
system.l20.Writeback_hits::total                19875                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53885                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53885                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53885                       # number of overall hits
system.l20.overall_hits::total                  53885                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18689                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18703                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18689                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18703                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18689                       # number of overall misses
system.l20.overall_misses::total                18703                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2495459245                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2496888962                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2495459245                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2496888962                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2495459245                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2496888962                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72574                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72588                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19875                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19875                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72574                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72588                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72574                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72588                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257516                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.257660                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257516                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.257660                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257516                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.257660                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 133525.562898                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 133502.056462                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 133525.562898                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 133502.056462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 133525.562898                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 133502.056462                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3527                       # number of writebacks
system.l20.writebacks::total                     3527                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18689                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18703                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18689                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18703                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18689                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18703                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2319421728                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2320720787                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2319421728                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2320720787                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2319421728                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2320720787                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257516                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.257660                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257516                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.257660                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257516                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.257660                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124106.251164                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124082.809549                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124106.251164                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124082.809549                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124106.251164                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124082.809549                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9112                       # number of replacements
system.l21.tagsinuse                     10239.985709                       # Cycle average of tags in use
system.l21.total_refs                          555225                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19352                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.690833                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          560.313696                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.255579                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3868.248904                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5804.167529                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054718                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000709                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.377759                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.566813                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44653                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44653                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26091                       # number of Writeback hits
system.l21.Writeback_hits::total                26091                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44653                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44653                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44653                       # number of overall hits
system.l21.overall_hits::total                  44653                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9096                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9109                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9099                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9112                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9099                       # number of overall misses
system.l21.overall_misses::total                 9112                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1657856                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1123807834                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1125465690                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       409137                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       409137                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1657856                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1124216971                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1125874827                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1657856                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1124216971                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1125874827                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53749                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53762                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26091                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26091                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53752                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53765                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53752                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53765                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169231                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169432                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169277                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169478                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169277                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169478                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 123549.673923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 123555.350752                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       136379                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       136379                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 123553.903836                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 123559.572761                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 123553.903836                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 123559.572761                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6088                       # number of writebacks
system.l21.writebacks::total                     6088                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9096                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9109                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9099                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9112                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9099                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9112                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1038072797                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1039608835                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       380424                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       380424                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1038453221                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1039989259                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1038453221                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1039989259                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169231                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169432                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169277                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169478                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169277                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169478                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 114124.098175                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 114129.853442                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       126808                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       126808                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 114128.280141                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 114134.027546                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 114128.280141                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 114134.027546                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4133                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          395176                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16421                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.065282                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.109850                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.342138                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1991.610114                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9789.937898                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040048                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001167                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.162078                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796707                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36643                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36643                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11038                       # number of Writeback hits
system.l22.Writeback_hits::total                11038                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36643                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36643                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36643                       # number of overall hits
system.l22.overall_hits::total                  36643                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4118                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4133                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4118                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4133                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4118                       # number of overall misses
system.l22.overall_misses::total                 4133                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1656894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    534395185                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      536052079                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1656894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    534395185                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       536052079                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1656894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    534395185                       # number of overall miss cycles
system.l22.overall_miss_latency::total      536052079                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40761                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40776                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11038                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11038                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40761                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40776                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40761                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40776                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101028                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101359                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101028                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101359                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101028                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101359                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 129770.564594                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 129700.478829                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 129770.564594                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 129700.478829                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 129770.564594                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 129700.478829                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3121                       # number of writebacks
system.l22.writebacks::total                     3121                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4118                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4133                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4118                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4133                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4118                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4133                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    495616962                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    497132704                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    495616962                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    497132704                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    495616962                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    497132704                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101028                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101359                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101028                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101359                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101028                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101359                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 120353.803303                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 120283.741592                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 120353.803303                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 120283.741592                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 120353.803303                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 120283.741592                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995431                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286358                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042829.694165                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995431                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15278741                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15278741                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15278741                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15278741                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15278741                       # number of overall hits
system.cpu0.icache.overall_hits::total       15278741                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15278758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15278758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15278758                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15278758                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15278758                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15278758                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72574                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559123                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72830                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.186091                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515739                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484261                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10566670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10566670                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22730                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22730                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17559375                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17559375                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17559375                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17559375                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158301                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158301                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158301                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158301                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158301                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158301                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8961433272                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8961433272                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8961433272                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8961433272                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8961433272                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8961433272                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10724971                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10724971                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717676                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717676                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717676                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717676                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014760                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014760                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008935                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008935                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008935                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008935                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56610.086304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56610.086304                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56610.086304                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56610.086304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56610.086304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56610.086304                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19875                       # number of writebacks
system.cpu0.dcache.writebacks::total            19875                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85727                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85727                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85727                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85727                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85727                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85727                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72574                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72574                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72574                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72574                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2924603467                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2924603467                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2924603467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2924603467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2924603467                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2924603467                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40298.226183                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40298.226183                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40298.226183                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40298.226183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40298.226183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40298.226183                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996570                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015407132                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2047191.798387                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996570                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17252856                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17252856                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17252856                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17252856                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17252856                       # number of overall hits
system.cpu1.icache.overall_hits::total       17252856                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283397                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283397                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17252873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17252873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17252873                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17252873                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17252873                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17252873                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53752                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173832486                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54008                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3218.643275                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.210844                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.789156                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10725928                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10725928                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7384692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7384692                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18128                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18128                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17136                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17136                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18110620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18110620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18110620                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18110620                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       136233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       136233                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5024                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       141257                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        141257                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       141257                       # number of overall misses
system.cpu1.dcache.overall_misses::total       141257                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6686334934                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6686334934                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    500739442                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    500739442                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7187074376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7187074376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7187074376                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7187074376                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10862161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10862161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7389716                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7389716                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18251877                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18251877                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18251877                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18251877                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012542                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012542                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000680                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000680                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007739                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007739                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007739                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007739                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49080.141625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49080.141625                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 99669.474920                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99669.474920                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50879.421027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50879.421027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50879.421027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50879.421027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1514325                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 63096.875000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26091                       # number of writebacks
system.cpu1.dcache.writebacks::total            26091                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82484                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5021                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5021                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        87505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        87505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        87505                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        87505                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53749                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53749                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53752                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53752                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1498696645                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1498696645                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       412137                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       412137                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1499108782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1499108782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1499108782                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1499108782                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27883.247037                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27883.247037                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       137379                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       137379                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27889.358201                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27889.358201                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27889.358201                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27889.358201                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.997309                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014030330                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185410.193966                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997309                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16130021                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16130021                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16130021                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16130021                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16130021                       # number of overall hits
system.cpu2.icache.overall_hits::total       16130021                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2355253                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2355253                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16130040                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16130040                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16130040                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16130040                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16130040                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16130040                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40761                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169761820                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41017                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4138.816101                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.819396                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.180604                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905545                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094455                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10985512                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10985512                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7413094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7413094                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17758                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17758                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17758                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17758                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18398606                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18398606                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18398606                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18398606                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       105335                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       105335                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       105335                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        105335                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       105335                       # number of overall misses
system.cpu2.dcache.overall_misses::total       105335                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4499052114                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4499052114                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4499052114                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4499052114                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4499052114                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4499052114                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11090847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11090847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7413094                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7413094                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18503941                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18503941                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18503941                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18503941                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009497                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009497                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005693                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005693                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005693                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005693                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42711.844249                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42711.844249                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42711.844249                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42711.844249                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42711.844249                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42711.844249                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11038                       # number of writebacks
system.cpu2.dcache.writebacks::total            11038                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64574                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64574                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64574                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64574                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40761                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40761                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40761                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40761                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40761                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40761                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    776299835                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    776299835                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    776299835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    776299835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    776299835                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    776299835                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003675                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003675                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002203                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002203                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002203                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002203                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19045.161674                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19045.161674                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19045.161674                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19045.161674                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19045.161674                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19045.161674                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
