05031de33598 ("clk: renesas: r9a09g057: Add clock and reset entries for GIC")
9b6e63a777ea ("clk: renesas: rzv2h: Add MSTOP support")
ee47b94102d2 ("clk: renesas: r9a09g057: Add support for PLLVDO, CRU clocks, and resets")
03108a2614ec ("clk: renesas: rzv2h: Add selective Runtime PM support for clocks")
44d13e198cbf ("clk: renesas: r9a09g057: Add clock and reset entries for ICU")
8cce33aed0b6 ("clk: renesas: r9a09g057: Add CA55 core clocks")
3aeccbe08171 ("clk: renesas: r9a09g057: Add clock and reset entries for GTM/RIIC/SDHI/WDT")
bc4d25fdfadf ("clk: renesas: rzv2h: Add support for dynamic switching divider clocks")
36932cbc3e6c ("clk: renesas: Add RZ/V2H(P) CPG driver")
dd22e5621749 ("clk: renesas: Add family-specific clock driver for RZ/V2H(P)")
1dd65bb08604 ("clk: renesas: Add RZ/V2M support using the rzg2l driver")
a1bcf50a99dd ("clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoC")
b289cdecc7c3 ("clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3")
f0b62b0bbedc ("clk: renesas: r9a07g044: Add GPU clock and reset entries")
7ef9c45a23a9 ("clk: renesas: r9a07g044: Add mux and divider for G clock")
98ee8b2f66eb ("clk: renesas: r9a07g044: Rename CLK_PLL3_DIV4 macro")
33b22d9c3272 ("clk: renesas: r9a07g044: Add TSU clock and reset entry")
e7d960cd6afd ("clk: renesas: r9a07g044: Add RSPI clock and reset entries")
d6dabaf67897 ("clk: renesas: r9a07g044: Change core clock "I" from DEF_FIXED->DEF_DIV")
161450134ae9 ("clk: renesas: r9a07g044: Add OSTM clock and reset entries")
