Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: sram_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sram_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sram_test"
Output Format                      : NGC
Target Device                      : xc3s1000-4-fg320

---- Source Options
Top Module Name                    : sram_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../../firmware/modules/utils/ODDR_s3.v" in library work
Compiling verilog file "../../../../firmware/modules/utils/generic_fifo.v" in library work
Module <ODDR> compiled
Compiling verilog include file "../../../../firmware/modules/gpio/../includes/log2func.v"
Compiling verilog file "../../../../firmware/modules/utils/cdc_pulse_sync.v" in library work
Module <gerneric_fifo> compiled
Compiling verilog file "../../../../firmware/modules/utils/bus_to_ip.v" in library work
Module <cdc_pulse_sync> compiled
Compiling verilog file "../../../../firmware/modules/sram_fifo/sram_fifo_core.v" in library work
Module <bus_to_ip> compiled
Compiling verilog file "../../../../firmware/modules/pulse_gen/pulse_gen_core.v" in library work
Module <sram_fifo_core> compiled
Compiling verilog file "../../../../firmware/modules/utils/reset_gen.v" in library work
Module <pulse_gen_core> compiled
Compiling verilog file "../../../../firmware/modules/utils/fx2_to_bus.v" in library work
Module <reset_gen> compiled
Compiling verilog file "../../../../firmware/modules/sram_fifo/sram_fifo.v" in library work
Module <fx2_to_bus> compiled
Compiling verilog file "../../../../firmware/modules/rrp_arbiter/rrp_arbiter.v" in library work
Module <sram_fifo> compiled
Compiling verilog file "../../../../firmware/modules/pulse_gen/pulse_gen.v" in library work
Module <rrp_arbiter> compiled
Compiling verilog file "../../../../firmware/modules/gpio/gpio.v" in library work
Module <pulse_gen> compiled
Compiling verilog file "../src/sram_test.v" in library work
Module <gpio> compiled
Module <sram_test> compiled
No errors in compilation
Analysis of file <"sram_test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <sram_test> in library <work> with parameters.
	FIFO_BASEADDR = "0000000000100000"
	FIFO_HIGHADDR = "0000000000101111"
	GPIO_CONTROL_BASEADDR = "0000000000000000"
	GPIO_CONTROL_HIGHADDR = "0000000000001111"
	GPIO_PATTERN_BASEADDR = "0000000000010000"
	GPIO_PATTERN_HIGHADDR = "0000000000011111"
	PULSE_BASEADDR = "00000000000000000000000000110000"
	PULSE_HIGHADDR = "00000000000000000000000000111111"

Analyzing hierarchy for module <fx2_to_bus> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <reset_gen> in library <work> with parameters.
	CNT = "10000000"

Analyzing hierarchy for module <gpio> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "0000000000000000"
	HIGHADDR = "0000000000001111"
	IO_BYTES = "00000000000000000000000000000001"
	IO_DIRECTION = "11111111"
	IO_TRI = "00000000000000000000000000000000"
	IO_WIDTH = "00000000000000000000000000001000"
	VERSION = "00000000000000000000000000000000"

Analyzing hierarchy for module <gpio> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "0000000000010000"
	HIGHADDR = "0000000000011111"
	IO_BYTES = "00000000000000000000000000000100"
	IO_DIRECTION = "11111111111111111111111111111111"
	IO_TRI = "00000000000000000000000000000000"
	IO_WIDTH = "00000000000000000000000000100000"
	VERSION = "00000000000000000000000000000000"

Analyzing hierarchy for module <pulse_gen> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "00000000000000000000000000110000"
	HIGHADDR = "00000000000000000000000000111111"

Analyzing hierarchy for module <rrp_arbiter> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <sram_fifo> in library <work> with parameters.
	BASEADDR = "0000000000100000"
	DEPTH = "100000000000000000000"
	FIFO_ALMOST_EMPTY_THRESHOLD = "00000000000000000000000000000101"
	FIFO_ALMOST_FULL_THRESHOLD = "00000000000000000000000001011111"
	HIGHADDR = "0000000000101111"

Analyzing hierarchy for module <bus_to_ip> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "0000000000000000"
	DBUSWIDTH = "00000000000000000000000000001000"
	HIGHADDR = "0000000000001111"

Analyzing hierarchy for module <bus_to_ip> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "0000000000010000"
	DBUSWIDTH = "00000000000000000000000000001000"
	HIGHADDR = "0000000000011111"

Analyzing hierarchy for module <bus_to_ip> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "00000000000000000000000000110000"
	DBUSWIDTH = "00000000000000000000000000001000"
	HIGHADDR = "00000000000000000000000000111111"

Analyzing hierarchy for module <pulse_gen_core> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	VERSION = "00000000000000000000000000000011"

Analyzing hierarchy for module <bus_to_ip> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "0000000000100000"
	DBUSWIDTH = "00000000000000000000000000001000"
	HIGHADDR = "0000000000101111"

Analyzing hierarchy for module <sram_fifo_core> in library <work> with parameters.
	DEPTH = "100000000000000000000"
	FIFO_ALMOST_EMPTY_THRESHOLD = "00000000000000000000000000000101"
	FIFO_ALMOST_FULL_THRESHOLD = "00000000000000000000000001011111"
	READ_NOP_SRAM = "00000000000000000000000000000010"
	READ_SRAM = "00000000000000000000000000000000"
	READ_TRY_SRAM = "00000000000000000000000000000011"
	VERSION = "00000000000000000000000000000010"

Analyzing hierarchy for module <cdc_pulse_sync> in library <work>.

Analyzing hierarchy for module <gerneric_fifo> in library <work> with parameters.
	DATA_SIZE = "00000000000000000000000000100000"
	DEPTH = "00000000000000000000010000000000"
	POINTER_SIZE = "00000000000000000000000000001010"

Analyzing hierarchy for module <ODDR> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <sram_test>.
	FIFO_BASEADDR = 16'b0000000000100000
	FIFO_HIGHADDR = 16'b0000000000101111
	GPIO_CONTROL_BASEADDR = 16'b0000000000000000
	GPIO_CONTROL_HIGHADDR = 16'b0000000000001111
	GPIO_PATTERN_BASEADDR = 16'b0000000000010000
	GPIO_PATTERN_HIGHADDR = 16'b0000000000011111
	PULSE_BASEADDR = 32'b00000000000000000000000000110000
	PULSE_HIGHADDR = 32'b00000000000000000000000000111111
Module <sram_test> is correct for synthesis.
 
Analyzing module <fx2_to_bus> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <fx2_to_bus> is correct for synthesis.
 
Analyzing module <reset_gen> in library <work>.
	CNT = 8'b10000000
Module <reset_gen> is correct for synthesis.
 
Analyzing module <gpio.1> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 16'b0000000000000000
	HIGHADDR = 16'b0000000000001111
	IO_BYTES = 32'sb00000000000000000000000000000001
	IO_DIRECTION = 8'b11111111
	IO_TRI = 32'sb00000000000000000000000000000000
	IO_WIDTH = 32'sb00000000000000000000000000001000
	VERSION = 32'sb00000000000000000000000000000000
Module <gpio.1> is correct for synthesis.
 
Analyzing module <bus_to_ip.1> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 16'b0000000000000000
	DBUSWIDTH = 32'sb00000000000000000000000000001000
	HIGHADDR = 16'b0000000000001111
Module <bus_to_ip.1> is correct for synthesis.
 
Analyzing module <gpio.2> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 16'b0000000000010000
	HIGHADDR = 16'b0000000000011111
	IO_BYTES = 32'sb00000000000000000000000000000100
	IO_DIRECTION = 32'b11111111111111111111111111111111
	IO_TRI = 32'sb00000000000000000000000000000000
	IO_WIDTH = 32'sb00000000000000000000000000100000
	VERSION = 32'sb00000000000000000000000000000000
INFO:Xst:1432 - Contents of array <INPUT_DATA> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <INPUT_DATA> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <OUTPUT_DATA> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <OUTPUT_DATA> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <DIRECTION_DATA> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <DIRECTION_DATA> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <gpio.2> is correct for synthesis.
 
Analyzing module <bus_to_ip.2> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 16'b0000000000010000
	DBUSWIDTH = 32'sb00000000000000000000000000001000
	HIGHADDR = 16'b0000000000011111
Module <bus_to_ip.2> is correct for synthesis.
 
Analyzing module <pulse_gen> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 32'b00000000000000000000000000110000
	HIGHADDR = 32'b00000000000000000000000000111111
Module <pulse_gen> is correct for synthesis.
 
Analyzing module <bus_to_ip.3> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 32'b00000000000000000000000000110000
	DBUSWIDTH = 32'sb00000000000000000000000000001000
	HIGHADDR = 32'b00000000000000000000000000111111
Module <bus_to_ip.3> is correct for synthesis.
 
Analyzing module <pulse_gen_core> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	VERSION = 32'sb00000000000000000000000000000011
Module <pulse_gen_core> is correct for synthesis.
 
Analyzing module <cdc_pulse_sync> in library <work>.
Module <cdc_pulse_sync> is correct for synthesis.
 
Analyzing module <rrp_arbiter> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <rrp_arbiter> is correct for synthesis.
 
Analyzing module <sram_fifo> in library <work>.
	BASEADDR = 16'b0000000000100000
	DEPTH = 21'b100000000000000000000
	FIFO_ALMOST_EMPTY_THRESHOLD = 32'sb00000000000000000000000000000101
	FIFO_ALMOST_FULL_THRESHOLD = 32'sb00000000000000000000000001011111
	HIGHADDR = 16'b0000000000101111
Module <sram_fifo> is correct for synthesis.
 
Analyzing module <bus_to_ip.4> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 16'b0000000000100000
	DBUSWIDTH = 32'sb00000000000000000000000000001000
	HIGHADDR = 16'b0000000000101111
Module <bus_to_ip.4> is correct for synthesis.
 
Analyzing module <sram_fifo_core> in library <work>.
	DEPTH = 21'b100000000000000000000
	FIFO_ALMOST_EMPTY_THRESHOLD = 32'sb00000000000000000000000000000101
	FIFO_ALMOST_FULL_THRESHOLD = 32'sb00000000000000000000000001011111
	READ_NOP_SRAM = 32'sb00000000000000000000000000000010
	READ_SRAM = 32'sb00000000000000000000000000000000
	READ_TRY_SRAM = 32'sb00000000000000000000000000000011
	VERSION = 32'sb00000000000000000000000000000010
Module <sram_fifo_core> is correct for synthesis.
 
Analyzing module <gerneric_fifo> in library <work>.
	DATA_SIZE = 32'sb00000000000000000000000000100000
	DEPTH = 32'sb00000000000000000000010000000000
	POINTER_SIZE = 32'sb00000000000000000000000000001010
Module <gerneric_fifo> is correct for synthesis.
 
Analyzing module <ODDR> in library <work>.
Module <ODDR> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <SDA> in unit <sram_test> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <SCL> in unit <sram_test> is removed.
INFO:Xst:2679 - Register <bi> in unit <gpio_1> has a constant value of 0001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bi> in unit <gpio_2> has a constant value of 000100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EXT_START_FF<0>> in unit <pulse_gen_core> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <fx2_to_bus>.
    Related source file is "../../../../firmware/modules/utils/fx2_to_bus.v".
    Found 16-bit subtractor for signal <BUS_ADD>.
    Found 1-bit register for signal <RD_B_FF>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <fx2_to_bus> synthesized.


Synthesizing Unit <reset_gen>.
    Related source file is "../../../../firmware/modules/utils/reset_gen.v".
    Found 8-bit down counter for signal <rst_cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <reset_gen> synthesized.


Synthesizing Unit <rrp_arbiter>.
    Related source file is "../../../../firmware/modules/rrp_arbiter/rrp_arbiter.v".
    Found 1-bit register for signal <hold>.
    Found 2-bit register for signal <prev_select>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <rrp_arbiter> synthesized.


Synthesizing Unit <bus_to_ip_1>.
    Related source file is "../../../../firmware/modules/utils/bus_to_ip.v".
    Found 16-bit comparator lessequal for signal <CS>.
    Found 8-bit tristate buffer for signal <TMP>.
    Summary:
	inferred   1 Comparator(s).
	inferred   8 Tristate(s).
Unit <bus_to_ip_1> synthesized.


Synthesizing Unit <bus_to_ip_2>.
    Related source file is "../../../../firmware/modules/utils/bus_to_ip.v".
    Found 16-bit comparator greatequal for signal <CS$cmp_ge0000> created at line 32.
    Found 16-bit comparator lessequal for signal <CS$cmp_le0000> created at line 32.
    Found 16-bit subtractor for signal <IP_ADD$addsub0000> created at line 34.
    Found 8-bit tristate buffer for signal <TMP>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Tristate(s).
Unit <bus_to_ip_2> synthesized.


Synthesizing Unit <bus_to_ip_3>.
    Related source file is "../../../../firmware/modules/utils/bus_to_ip.v".
    Found 16-bit comparator greatequal for signal <CS$cmp_ge0000> created at line 32.
    Found 16-bit comparator lessequal for signal <CS$cmp_le0000> created at line 32.
    Found 16-bit subtractor for signal <IP_ADD$addsub0000> created at line 34.
    Found 8-bit tristate buffer for signal <TMP>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Tristate(s).
Unit <bus_to_ip_3> synthesized.


Synthesizing Unit <cdc_pulse_sync>.
    Related source file is "../../../../firmware/modules/utils/cdc_pulse_sync.v".
    Found 2-bit register for signal <aq_sync_ff>.
    Found 2-bit register for signal <in_pre_sync>.
    Found 1-bit register for signal <in_sync_pulse>.
    Found 3-bit register for signal <out_sync>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <cdc_pulse_sync> synthesized.


Synthesizing Unit <bus_to_ip_4>.
    Related source file is "../../../../firmware/modules/utils/bus_to_ip.v".
    Found 16-bit comparator greatequal for signal <CS$cmp_ge0000> created at line 32.
    Found 16-bit comparator lessequal for signal <CS$cmp_le0000> created at line 32.
    Found 16-bit subtractor for signal <IP_ADD$addsub0000> created at line 34.
    Found 8-bit tristate buffer for signal <TMP>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Tristate(s).
Unit <bus_to_ip_4> synthesized.


Synthesizing Unit <gerneric_fifo>.
    Related source file is "../../../../firmware/modules/utils/generic_fifo.v".
    Found 1024x33-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <empty>.
    Found 10-bit addsub for signal <size>.
    Found 10-bit adder carry out for signal <empty$addsub0000> created at line 78.
    Found 11-bit comparator equal for signal <empty$cmp_eq0001> created at line 78.
    Found 10-bit comparator equal for signal <empty_loc>.
    Found 10-bit adder carry out for signal <full$addsub0000> created at line 83.
    Found 11-bit comparator equal for signal <full$cmp_eq0002> created at line 83.
    Found 10-bit up counter for signal <rd_ponter>.
    Found 10-bit adder for signal <rd_tmp$addsub0000> created at line 58.
    Found 10-bit adder for signal <size$addsub0000> created at line 97.
    Found 10-bit comparator greatequal for signal <size$cmp_ge0000> created at line 94.
    Found 10-bit up counter for signal <wr_pointer>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <gerneric_fifo> synthesized.


Synthesizing Unit <gpio_1>.
    Related source file is "../../../../firmware/modules/gpio/gpio.v".
    Found 18-bit subtractor for signal <$sub0000> created at line 80.
    Found 18-bit subtractor for signal <$sub0001> created at line 82.
    Found 18-bit subtractor for signal <$sub0002> created at line 84.
    Found 8-bit register for signal <DIRECTION_DATA<0>>.
    Found 8-bit register for signal <IP_DATA_OUT>.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0000> created at line 84.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0001> created at line 82.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0002> created at line 80.
    Found 18-bit comparator less for signal <IP_DATA_OUT$cmp_lt0000> created at line 80.
    Found 18-bit comparator less for signal <IP_DATA_OUT$cmp_lt0001> created at line 82.
    Found 8-bit register for signal <OUTPUT_DATA<0>>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <gpio_1> synthesized.


Synthesizing Unit <gpio_2>.
    Related source file is "../../../../firmware/modules/gpio/gpio.v".
    Found 18-bit subtractor for signal <$sub0000> created at line 80.
    Found 18-bit subtractor for signal <$sub0001> created at line 82.
    Found 18-bit subtractor for signal <$sub0002> created at line 84.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 81.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0001> created at line 83.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0002> created at line 85.
    Found 32-bit register for signal <DIRECTION_DATA>.
    Found 8-bit register for signal <IP_DATA_OUT>.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0000> created at line 84.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0001> created at line 82.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0002> created at line 80.
    Found 18-bit comparator less for signal <IP_DATA_OUT$cmp_lt0000> created at line 80.
    Found 18-bit comparator less for signal <IP_DATA_OUT$cmp_lt0001> created at line 82.
    Found 32-bit register for signal <OUTPUT_DATA>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <gpio_2> synthesized.


Synthesizing Unit <pulse_gen_core>.
    Related source file is "../../../../firmware/modules/pulse_gen/pulse_gen_core.v".
    Found 8-bit register for signal <BUS_DATA_OUT>.
    Found 1-bit register for signal <PULSE>.
    Found 32-bit register for signal <CNT>.
    Found 32-bit adder for signal <CNT$addsub0000> created at line 166.
    Found 32-bit 4-to-1 multiplexer for signal <CNT$mux0000>.
    Found 32-bit register for signal <CONF_DELAY>.
    Found 1-bit register for signal <CONF_DONE>.
    Found 1-bit register for signal <CONF_EN>.
    Found 32-bit register for signal <CONF_REPEAT>.
    Found 32-bit register for signal <CONF_WIDTH>.
    Found 2-bit register for signal <EXT_START_FF<2:1>>.
    Found 32-bit adder carry out for signal <LAST_CNT$addsub0000>.
    Found 33-bit comparator equal for signal <PULSE$cmp_eq0000> created at line 174.
    Found 32-bit comparator equal for signal <PULSE$cmp_eq0001> created at line 172.
    Found 32-bit comparator greater for signal <PULSE$cmp_gt0000> created at line 172.
    Found 32-bit down counter for signal <REAPAT_CNT>.
    Summary:
	inferred   1 Counter(s).
	inferred 141 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <pulse_gen_core> synthesized.


Synthesizing Unit <ODDR>.
    Related source file is "../../../../firmware/modules/utils/ODDR_s3.v".
Unit <ODDR> synthesized.


Synthesizing Unit <pulse_gen>.
    Related source file is "../../../../firmware/modules/pulse_gen/pulse_gen.v".
Unit <pulse_gen> synthesized.


Synthesizing Unit <sram_fifo_core>.
    Related source file is "../../../../firmware/modules/sram_fifo/sram_fifo_core.v".
WARNING:Xst:646 - Signal <status_regs<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <status_regs<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CONF_SIZE_BYTE_BUF<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit tristate buffer for signal <SRAM_IO>.
    Found 1-bit register for signal <FIFO_NEAR_FULL>.
    Found 8-bit register for signal <BUS_DATA_OUT>.
    Found 8-bit adder carry out for signal <add0000$addsub0000> created at line 296.
    Found 8-bit adder carry out for signal <add0001$addsub0000> created at line 298.
    Found 1-bit register for signal <byte_to_read>.
    Found 8-bit up counter for signal <CONF_READ_ERROR>.
    Found 21-bit register for signal <CONF_SIZE>.
    Found 21-bit addsub for signal <CONF_SIZE$addsub0000>.
    Found 21-bit adder for signal <CONF_SIZE$addsub0001> created at line 285.
    Found 21-bit subtractor for signal <CONF_SIZE$addsub0002> created at line 281.
    Found 20-bit comparator greatequal for signal <CONF_SIZE$cmp_ge0000> created at line 279.
    Found 23-bit adder for signal <CONF_SIZE$sub0000> created at line 285.
    Found 22-bit register for signal <CONF_SIZE_BYTE_BUF>.
    Found 20-bit comparator equal for signal <empty>.
    Found 32-bit comparator greatequal for signal <FIFO_NEAR_FULL$cmp_ge0000> created at line 298.
    Found 32-bit comparator lessequal for signal <FIFO_NEAR_FULL$cmp_le0000> created at line 296.
    Found 21-bit comparator equal for signal <full$cmp_eq0001> created at line 262.
    Found 1-bit register for signal <full_ff>.
    Found 20-bit adder carry out for signal <full_ff$addsub0000> created at line 268.
    Found 20-bit adder carry out for signal <full_ff$addsub0001> created at line 270.
    Found 21-bit comparator equal for signal <full_ff$cmp_eq0001> created at line 268.
    Found 21-bit comparator equal for signal <full_ff$cmp_eq0003> created at line 270.
    Found 20-bit adder for signal <next_rd_pointer$addsub0000> created at line 235.
    Found 20-bit adder for signal <next_wr_pointer$addsub0000> created at line 250.
    Found 20-bit register for signal <rd_pointer>.
    Found 2-bit register for signal <read_state>.
    Found 2-bit 4-to-1 multiplexer for signal <read_state_next>.
    Found 16-bit register for signal <sram_data_read>.
    Found 16-bit register for signal <status_regs<2:1>>.
    Found 16-bit comparator greatequal for signal <status_regs_1$cmp_ge0000> created at line 75.
    Found 1-bit register for signal <usb_read_dly>.
    Found 20-bit register for signal <wr_pointer>.
    Summary:
	inferred   1 Counter(s).
	inferred 129 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_fifo_core> synthesized.


Synthesizing Unit <sram_fifo>.
    Related source file is "../../../../firmware/modules/sram_fifo/sram_fifo.v".
Unit <sram_fifo> synthesized.


Synthesizing Unit <sram_test>.
    Related source file is "../src/sram_test.v".
WARNING:Xst:2565 - Inout <SDA> is never assigned.
WARNING:Xst:2565 - Inout <SCL> is never assigned.
WARNING:Xst:647 - Input <FMODE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PATTERN_FIFO_READ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PATTERN_FIFO_EMPTY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <COUNTER_FIFO_EMPTY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <count>.
    Found 8-bit up counter for signal <count_direct>.
    Found 8-bit adder for signal <count_send<3:1>>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 Adder/Subtractor(s).
Unit <sram_test> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x33-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 2
 10-bit adder carry out                                : 2
 10-bit addsub                                         : 1
 16-bit subtractor                                     : 4
 17-bit adder                                          : 3
 18-bit subtractor                                     : 6
 20-bit adder                                          : 2
 20-bit adder carry out                                : 2
 21-bit adder                                          : 1
 21-bit addsub                                         : 1
 21-bit subtractor                                     : 1
 23-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit adder carry out                                : 1
 8-bit adder                                           : 3
 8-bit adder carry out                                 : 2
# Counters                                             : 7
 10-bit up counter                                     : 2
 32-bit down counter                                   : 1
 32-bit up counter                                     : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 165
 1-bit register                                        : 140
 16-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 2
 21-bit register                                       : 1
 22-bit register                                       : 1
 32-bit register                                       : 2
 8-bit register                                        : 16
# Comparators                                          : 32
 10-bit comparator equal                               : 1
 10-bit comparator greatequal                          : 1
 11-bit comparator equal                               : 2
 16-bit comparator greatequal                          : 4
 16-bit comparator lessequal                           : 4
 18-bit comparator greatequal                          : 6
 18-bit comparator less                                : 4
 20-bit comparator equal                               : 1
 20-bit comparator greatequal                          : 1
 21-bit comparator equal                               : 3
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator equal                               : 1
# Multiplexers                                         : 5
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
# Tristates                                            : 5
 16-bit tristate buffer                                : 1
 8-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <in_pre_sync_0> (without init value) has a constant value of 0 in block <ex_start_pulse_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <in_sync_pulse> has a constant value of 0 in block <ex_start_pulse_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EXT_START_FF_1> (without init value) has a constant value of 0 in block <i_pulse_gen_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_sync_0> (without init value) has a constant value of 0 in block <ex_start_pulse_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_pre_sync_1> (without init value) has a constant value of 0 in block <ex_start_pulse_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT_START_FF_2> (without init value) has a constant value of 0 in block <i_pulse_gen_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_sync_1> (without init value) has a constant value of 0 in block <ex_start_pulse_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_sync_2> (without init value) has a constant value of 0 in block <ex_start_pulse_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_out_varindex0000_32> of sequential type is unconnected in block <i_buf_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_0> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_1> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_2> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_3> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_4> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_5> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_6> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_7> of sequential type is unconnected in block <i_sram_fifo>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aq_sync_ff_0> is unconnected in block <ex_start_pulse_sync>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <aq_sync_ff_1> is unconnected in block <ex_start_pulse_sync>.
WARNING:Xst:1290 - Hierarchical block <ex_start_pulse_sync> is unconnected in block <i_pulse_gen_core>.
   It will be removed from the design.

Synthesizing (advanced) Unit <gerneric_fifo>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_varindex0000>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 33-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <wr_pointer>    |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 33-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd_tmp>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <gerneric_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_0> of sequential type is unconnected in block <sram_fifo_core>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_1> of sequential type is unconnected in block <sram_fifo_core>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_2> of sequential type is unconnected in block <sram_fifo_core>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_3> of sequential type is unconnected in block <sram_fifo_core>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_4> of sequential type is unconnected in block <sram_fifo_core>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_5> of sequential type is unconnected in block <sram_fifo_core>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_6> of sequential type is unconnected in block <sram_fifo_core>.
WARNING:Xst:2677 - Node <CONF_SIZE_BYTE_BUF_7> of sequential type is unconnected in block <sram_fifo_core>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x33-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 2
 10-bit adder carry out                                : 2
 10-bit addsub                                         : 1
 16-bit subtractor                                     : 4
 18-bit subtractor                                     : 6
 2-bit adder                                           : 3
 20-bit adder                                          : 2
 20-bit adder carry out                                : 2
 21-bit adder                                          : 2
 21-bit addsub                                         : 1
 21-bit subtractor                                     : 1
 32-bit adder                                          : 1
 32-bit adder carry out                                : 1
 8-bit adder                                           : 3
 8-bit adder carry out                                 : 2
# Counters                                             : 7
 10-bit up counter                                     : 2
 32-bit down counter                                   : 1
 32-bit up counter                                     : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 395
 Flip-Flops                                            : 395
# Comparators                                          : 32
 10-bit comparator equal                               : 1
 10-bit comparator greatequal                          : 1
 11-bit comparator equal                               : 2
 16-bit comparator greatequal                          : 4
 16-bit comparator lessequal                           : 4
 18-bit comparator greatequal                          : 6
 18-bit comparator less                                : 4
 20-bit comparator equal                               : 1
 20-bit comparator greatequal                          : 1
 21-bit comparator equal                               : 3
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator equal                               : 1
# Multiplexers                                         : 5
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <EXT_START_FF_1> (without init value) has a constant value of 0 in block <pulse_gen_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT_START_FF_2> (without init value) has a constant value of 0 in block <pulse_gen_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <count_6> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_7> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_8> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_9> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_10> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_11> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_12> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_13> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_14> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_15> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_16> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2677 - Node <i_out_fifo/i_sram_fifo/FIFO_NEAR_FULL> of sequential type is unconnected in block <sram_test>.
WARNING:Xst:2040 - Unit sram_test: 8 multi-source signals are replaced by logic (pull-up yes): BUS_DATA<0>_MLTSRCEDGE, BUS_DATA<1>_MLTSRCEDGE, BUS_DATA<2>_MLTSRCEDGE, BUS_DATA<3>_MLTSRCEDGE, BUS_DATA<4>_MLTSRCEDGE, BUS_DATA<5>_MLTSRCEDGE, BUS_DATA<6>_MLTSRCEDGE, BUS_DATA<7>_MLTSRCEDGE.

Optimizing unit <sram_test> ...

Optimizing unit <rrp_arbiter> ...

Optimizing unit <cdc_pulse_sync> ...

Optimizing unit <gerneric_fifo> ...

Optimizing unit <pulse_gen_core> ...
WARNING:Xst:1710 - FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/in_pre_sync_0> (without init value) has a constant value of 0 in block <sram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/in_sync_pulse> has a constant value of 0 in block <sram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/out_sync_0> (without init value) has a constant value of 0 in block <sram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/in_pre_sync_1> (without init value) has a constant value of 0 in block <sram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/out_sync_1> (without init value) has a constant value of 0 in block <sram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/out_sync_2> (without init value) has a constant value of 0 in block <sram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/aq_sync_ff_0> is unconnected in block <sram_test>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <i_pulse_gen/i_pulse_gen_core/ex_start_pulse_sync/aq_sync_ff_1> is unconnected in block <sram_test>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_test, actual ratio is 9.
FlipFlop i_out_fifo/i_sram_fifo/wr_pointer_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <sram_test> :
	Found 2-bit shift register for signal <i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/out_sync_1>.
	Found 2-bit shift register for signal <i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/aq_sync_ff_1>.
	Found 2-bit shift register for signal <i_pulse_gen/i_pulse_gen_core/start_pulse_sync/out_sync_1>.
	Found 2-bit shift register for signal <i_pulse_gen/i_pulse_gen_core/start_pulse_sync/aq_sync_ff_1>.
	Found 2-bit shift register for signal <i_pulse_gen/i_pulse_gen_core/done_pulse_sync/out_sync_1>.
	Found 2-bit shift register for signal <i_pulse_gen/i_pulse_gen_core/done_pulse_sync/aq_sync_ff_1>.
Unit <sram_test> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 455
 Flip-Flops                                            : 455
# Shift Registers                                      : 6
 2-bit shift register                                  : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sram_test.ngr
Top Level Output File Name         : sram_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 86

Cell Usage :
# BELS                             : 2422
#      GND                         : 3
#      INV                         : 62
#      LUT1                        : 141
#      LUT2                        : 240
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 184
#      LUT3_D                      : 5
#      LUT3_L                      : 3
#      LUT4                        : 628
#      LUT4_D                      : 9
#      LUT4_L                      : 9
#      MUXCY                       : 637
#      MUXF5                       : 64
#      VCC                         : 1
#      XORCY                       : 434
# FlipFlops/Latches                : 462
#      FD                          : 18
#      FDE                         : 70
#      FDR                         : 21
#      FDRE                        : 338
#      FDRSE                       : 2
#      FDS                         : 2
#      FDSE                        : 10
#      OFDDRRSE                    : 1
# RAMS                             : 2
#      RAMB16                      : 2
# Shift Registers                  : 6
#      SRL16                       : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 81
#      IBUF                        : 20
#      IOBUF                       : 24
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000fg320-4 

 Number of Slices:                      704  out of   7680     9%  
 Number of Slice Flip Flops:            446  out of  15360     2%  
 Number of 4 input LUTs:               1289  out of  15360     8%  
    Number used as logic:              1283
    Number used as Shift registers:       6
 Number of IOs:                          86
 Number of bonded IOBs:                  83  out of    221    37%  
    IOB Flip Flops:                      16
 Number of BRAMs:                         2  out of     24     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FCLK_IN                            | BUFGP                  | 471   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.296ns (Maximum Frequency: 75.208MHz)
   Minimum input arrival time before clock: 21.693ns
   Maximum output required time after clock: 10.642ns
   Maximum combinational path delay: 16.676ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FCLK_IN'
  Clock period: 13.296ns (frequency: 75.208MHz)
  Total number of paths / destination ports: 226210 / 916
-------------------------------------------------------------------------
Delay:               13.296ns (Levels of Logic = 37)
  Source:            i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_0 (FF)
  Destination:       i_pulse_gen/i_pulse_gen_core/CNT_31 (FF)
  Source Clock:      FCLK_IN rising
  Destination Clock: FCLK_IN rising

  Data Path: i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_0 to i_pulse_gen/i_pulse_gen_core/CNT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_0 (i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_0)
     LUT2:I0->O            1   0.551   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_lut<0> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<0> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<1> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<2> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<3> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<4> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<5> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<6> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<7> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<8> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<9> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<10> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<11> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<12> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<13> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<14> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<15> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<16> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<17> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<18> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<19> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<20> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<21> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<22> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<23> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<24> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<25> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<26> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<27> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<28> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<29> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<29>)
     MUXCY:CI->O           1   0.064   0.000  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<30> (i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_cy<30>)
     XORCY:CI->O           1   0.904   0.827  i_pulse_gen/i_pulse_gen_core/Madd_LAST_CNT_addsub0000_xor<31> (i_pulse_gen/i_pulse_gen_core/LAST_CNT<31>)
     LUT4:I3->O            1   0.551   0.000  i_pulse_gen/i_pulse_gen_core/Mcompar_PULSE_cmp_eq0000_lut<15> (i_pulse_gen/i_pulse_gen_core/Mcompar_PULSE_cmp_eq0000_lut<15>)
     MUXCY:S->O            1   0.500   0.000  i_pulse_gen/i_pulse_gen_core/Mcompar_PULSE_cmp_eq0000_cy<15> (i_pulse_gen/i_pulse_gen_core/Mcompar_PULSE_cmp_eq0000_cy<15>)
     MUXCY:CI->O          36   0.281   1.902  i_pulse_gen/i_pulse_gen_core/Mcompar_PULSE_cmp_eq0000_cy<16> (i_pulse_gen/i_pulse_gen_core/Mcompar_PULSE_cmp_eq0000_cy<16>)
     LUT4:I3->O           31   0.551   1.847  i_pulse_gen/i_pulse_gen_core/CNT_or00001 (i_pulse_gen/i_pulse_gen_core/CNT_or00001)
     FDRE:R                    1.026          i_pulse_gen/i_pulse_gen_core/CNT_1
    ----------------------------------------
    Total                     13.296ns (7.504ns logic, 5.792ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FCLK_IN'
  Total number of paths / destination ports: 1216298 / 791
-------------------------------------------------------------------------
Offset:              21.693ns (Levels of Logic = 12)
  Source:            ADD<10> (PAD)
  Destination:       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_9 (FF)
  Destination Clock: FCLK_IN rising

  Data Path: ADD<10> to i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.756  ADD_10_IBUF (ADD_10_IBUF)
     LUT4:I0->O            1   0.551   0.000  i_out_fifo/i_bus_to_ip/Mcompar_CS_cmp_ge0000_lut<2> (i_out_fifo/i_bus_to_ip/Mcompar_CS_cmp_ge0000_lut<2>)
     MUXCY:S->O            1   0.500   0.000  i_out_fifo/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<2> (i_out_fifo/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<2>)
     MUXCY:CI->O          17   0.303   1.684  i_out_fifo/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<3> (i_out_fifo/i_bus_to_ip/CS_cmp_ge0000)
     LUT2:I0->O           22   0.551   1.668  i_out_fifo/i_sram_fifo/BUS_DATA_OUT_mux0000<6>111 (N30)
     LUT4:I2->O            3   0.551   1.246  i_out_fifo/i_bus_to_ip/IP_ADD<12>21 (N60)
     LUT4:I0->O            2   0.551   1.216  i_out_fifo/i_bus_to_ip/IP_ADD<10>1 (i_out_fifo/IP_ADD<10>)
     LUT3:I0->O            2   0.551   1.216  i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000221 (N66)
     LUT4:I0->O            1   0.551   0.827  i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and00002_SW0 (N56)
     LUT4:I3->O            2   0.551   0.945  i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and00002 (N33)
     LUT4:I2->O           92   0.551   2.392  i_out_fifo/i_sram_fifo/RST1 (i_out_fifo/i_sram_fifo/RST)
     LUT4:I1->O           10   0.551   1.134  i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_or00001 (i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_or0000)
     FDRE:R                    1.026          i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_0
    ----------------------------------------
    Total                     21.693ns (7.609ns logic, 14.084ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FCLK_IN'
  Total number of paths / destination ports: 267 / 54
-------------------------------------------------------------------------
Offset:              10.642ns (Levels of Logic = 2)
  Source:            i_out_fifo/i_sram_fifo/read_state_0 (FF)
  Destination:       SRAM_IO<15> (PAD)
  Source Clock:      FCLK_IN rising

  Data Path: i_out_fifo/i_sram_fifo/read_state_0 to SRAM_IO<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             70   0.720   2.139  i_out_fifo/i_sram_fifo/read_state_0 (i_out_fifo/i_sram_fifo/read_state_0)
     LUT4:I2->O           17   0.551   1.345  i_out_fifo/i_sram_fifo/write_sram_inv1 (i_out_fifo/i_sram_fifo/write_sram_inv)
     IOBUF:T->IO               5.887          SRAM_IO_15_IOBUF (SRAM_IO<15>)
    ----------------------------------------
    Total                     10.642ns (7.158ns logic, 3.484ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1976 / 8
-------------------------------------------------------------------------
Delay:               16.676ns (Levels of Logic = 9)
  Source:            ADD<5> (PAD)
  Destination:       BUS_DATA<7> (PAD)

  Data Path: ADD<5> to BUS_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.821   1.576  ADD_5_IBUF (ADD_5_IBUF)
     LUT4:I0->O            1   0.551   0.000  i_gpio_pattern/i_bus_to_ip/Mcompar_CS_cmp_ge0000_lut<1> (i_gpio_pattern/i_bus_to_ip/Mcompar_CS_cmp_ge0000_lut<1>)
     MUXCY:S->O            1   0.500   0.000  i_gpio_pattern/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<1> (i_gpio_pattern/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio_pattern/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<2> (i_gpio_pattern/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<2>)
     MUXCY:CI->O          54   0.303   2.318  i_gpio_pattern/i_bus_to_ip/Mcompar_CS_cmp_ge0000_cy<3> (i_gpio_pattern/i_bus_to_ip/CS_cmp_ge0000)
     LUT4:I0->O            1   0.551   1.140  N25_SW0 (N225)
     LUT4:I0->O           16   0.551   1.305  N25 (N25)
     LUT4:I2->O            1   0.551   0.801  BUS_DATA<7>_MLTSRCEDGELogicTrst32 (BUS_DATA<7>_MLTSRCEDGE)
     IOBUF:I->IO               5.644          BUS_DATA_7_IOBUF (BUS_DATA<7>)
    ----------------------------------------
    Total                     16.676ns (9.536ns logic, 7.140ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.33 secs
 
--> 

Total memory usage is 296740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :   13 (   0 filtered)

