[timestart] 0
[size] 1311 638
[pos] -1 -1
*-12.505510 12948 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] rtefi_pipe_tb.
[treeopen] rtefi_pipe_tb.a.
[treeopen] rtefi_pipe_tb.a.center.
[treeopen] rtefi_pipe_tb.a.center.c_construct.
[sst_width] 224
[signals_width] 237
[sst_expanded] 1
[sst_vpaned_height] 167
@800200
-Bench
@200
-Input
@28
rtefi_pipe_tb.eth_in_s
@22
rtefi_pipe_tb.eth_in[7:0]
@200
-Output
@28
rtefi_pipe_tb.eth_out_s
@22
rtefi_pipe_tb.eth_out[7:0]
@200
-DUT
@24
rtefi_pipe_tb.a.center.a_scan.ip_length[15:0]
@28
rtefi_pipe_tb.a.center.a_scan.ip_len_check
@24
rtefi_pipe_tb.a.center.a_scan.udp_length[15:0]
@1000200
-Bench
@c00200
-Input state machine
@28
rtefi_pipe_tb.a.center.a_scan.enable_rx
rtefi_pipe_tb.a.center.a_scan.h_idle
rtefi_pipe_tb.a.center.a_scan.h_preamble
rtefi_pipe_tb.a.center.a_scan.h_data
rtefi_pipe_tb.a.center.a_scan.h_drop
@1401200
-Input state machine
@c00200
-Squelch and CRC
@28
rtefi_pipe_tb.a.center.a_scan.h_data_d1
rtefi_pipe_tb.a.center.a_scan.data_first
@22
rtefi_pipe_tb.a.center.a_scan.data_d1[7:0]
@28
rtefi_pipe_tb.a.center.a_scan.crc_zero
rtefi_pipe_tb.a.center.a_scan.final_octet
@1401200
-Squelch and CRC
@c00200
-MAC/IP
@28
rtefi_pipe_tb.a.center.a_scan.pz
@22
rtefi_pipe_tb.a.center.a_scan.ip_a[3:0]
rtefi_pipe_tb.a.center.a_scan.ip_d[7:0]
@28
rtefi_pipe_tb.a.center.a_scan.ip_m
@22
rtefi_pipe_tb.a.center.a_scan.data_d1[7:0]
@24
rtefi_pipe_tb.a.center.a_scan.pack_cnt[10:0]
@28
rtefi_pipe_tb.a.center.a_scan.want_c_eth
rtefi_pipe_tb.a.center.a_scan.pass_ethmac
rtefi_pipe_tb.a.center.a_scan.want_c_arp
rtefi_pipe_tb.a.center.a_scan.pass_arpip
rtefi_pipe_tb.a.center.a_scan.want_c_ip
rtefi_pipe_tb.a.center.a_scan.pass_ipdst
@1401200
-MAC/IP
@c00200
-arp pattern
@24
rtefi_pipe_tb.a.center.a_scan.find_arp.arp_p.cnt[10:0]
@22
rtefi_pipe_tb.a.center.a_scan.find_arp.arp_p.data[7:0]
rtefi_pipe_tb.a.center.a_scan.find_arp.arp_p.template[7:0]
@28
rtefi_pipe_tb.a.center.a_scan.find_arp.arp_p.want
rtefi_pipe_tb.a.center.a_scan.find_arp.arp_p.match
rtefi_pipe_tb.a.center.a_scan.find_arp.arp_p.pass
@1401200
-arp pattern
@c00200
-ip_pattern
@24
rtefi_pipe_tb.a.center.a_scan.ip_p.cnt[10:0]
@22
rtefi_pipe_tb.a.center.a_scan.ip_p.data[7:0]
rtefi_pipe_tb.a.center.a_scan.ip_p.template[7:0]
@28
rtefi_pipe_tb.a.center.a_scan.ip_p.want
rtefi_pipe_tb.a.center.a_scan.ip_p.ttl_flag
rtefi_pipe_tb.a.center.a_scan.ip_p.zero_ttl
rtefi_pipe_tb.a.center.a_scan.ip_p.match
rtefi_pipe_tb.a.center.a_scan.ip_p.pass_r
@24
rtefi_pipe_tb.a.center.a_scan.ip_p.length[15:0]
@1401200
-ip_pattern
@c00200
-ip_cksum
@24
rtefi_pipe_tb.a.center.a_scan.ip_p.cnt[10:0]
@22
rtefi_pipe_tb.a.center.a_scan.ip_p.data[7:0]
@28
rtefi_pipe_tb.a.center.a_scan.ip_p.out_chksum_gate
rtefi_pipe_tb.a.center.a_scan.ip_p.chksum_fail
@1401200
-ip_cksum
@c00200
-udp_pattern
@22
rtefi_pipe_tb.a.center.a_scan.udp_p.data[7:0]
@28
rtefi_pipe_tb.a.center.a_scan.udp_p.match
rtefi_pipe_tb.a.center.a_scan.udp_p.want
rtefi_pipe_tb.a.center.a_scan.udp_p.reject_low
rtefi_pipe_tb.a.center.a_scan.udp_p.pass_r
@24
rtefi_pipe_tb.a.center.a_scan.udp_p.length_r[15:0]
@1401200
-udp_pattern
@c00200
-chksum_chk
@24
rtefi_pipe_tb.a.center.a_scan.chk_p.length[15:0]
@28
rtefi_pipe_tb.a.center.a_scan.chk_p.end_of_ip
@24
rtefi_pipe_tb.a.center.a_scan.chk_p.cnt[10:0]
@28
rtefi_pipe_tb.a.center.a_scan.chk_p.chksum_zero
rtefi_pipe_tb.a.center.a_scan.chk_p.chksum_gate
@22
rtefi_pipe_tb.a.center.a_scan.chk_p.data[7:0]
@28
rtefi_pipe_tb.a.center.a_scan.chk_p.eof
rtefi_pipe_tb.a.center.a_scan.chk_p.state
@1401200
-chksum_chk
@c00200
-mem addressing
@28
rtefi_pipe_tb.a.center.b_write.data_s
@22
rtefi_pipe_tb.a.center.b_write.data_in[7:0]
@28
rtefi_pipe_tb.a.center.b_write.trig
rtefi_pipe_tb.a.center.b_write.data_f
@24
rtefi_pipe_tb.a.center.b_write.fp[10:0]
rtefi_pipe_tb.a.center.b_write.fpp[10:0]
rtefi_pipe_tb.a.center.b_write.origin[10:0]
@28
rtefi_pipe_tb.a.center.b_write.not_head
rtefi_pipe_tb.a.center.b_write.post_cnt[2:0]
@22
rtefi_pipe_tb.a.center.b_write.pxd[8:0]
@1401200
-mem addressing
@c00200
-rx_mac
@28
rtefi_pipe_tb.a.center.b_write.mac_bank
@24
rtefi_pipe_tb.a.center.b_write.mac_a0[10:0]
@22
rtefi_pipe_tb.a.center.b_write.rx_mac_d[7:0]
@28
rtefi_pipe_tb.a.center.b_write.mac_save
rtefi_pipe_tb.a.center.b_write.mac_queue
@1401200
-rx_mac
@c00200
-mtu_mem
@22
rtefi_pipe_tb.a.center.pbuf_din[8:0]
@24
rtefi_pipe_tb.a.center.pbuf_a_rx[10:0]
rtefi_pipe_tb.a.center.mem_a2[10:0]
@22
rtefi_pipe_tb.a.center.pbuf_out[8:0]
@1401200
-mtu_mem
@24
rtefi_pipe_tb.a.center.c_construct.fp[10:0]
rtefi_pipe_tb.a.center.c_construct.addr[10:0]
@28
rtefi_pipe_tb.a.center.c_construct.sof
@22
rtefi_pipe_tb.a.center.c_construct.pbuf_out8[7:0]
@28
rtefi_pipe_tb.a.center.c_construct.pc_not_saturated
@24
rtefi_pipe_tb.a.center.c_construct.pc[5:0]
rtefi_pipe_tb.a.center.c_construct.pack_len_r[10:0]
@28
rtefi_pipe_tb.a.center.c_construct.live
@22
rtefi_pipe_tb.a.center.c_construct.status_vec[7:0]
@800200
-txmac
@28
rtefi_pipe_tb.a.center.mac_b.txmac.host_start_
rtefi_pipe_tb.a.center.mac_b.txmac.strobe_l
rtefi_pipe_tb.a.center.mac_b.txmac.strobe_s
@22
rtefi_pipe_tb.a.center.mac_b.txmac.mac_data[7:0]
@1000200
-txmac
@c00200
-table lookup
@420
rtefi_pipe_tb.a.center.c_construct.fp_offset[5:0]
rtefi_pipe_tb.a.center.c_construct.cf_offset[5:0]
@22
rtefi_pipe_tb.a.center.c_construct.template[7:0]
@28
rtefi_pipe_tb.a.center.c_construct.chk_in[1:0]
rtefi_pipe_tb.a.center.c_construct.out[1:0]
rtefi_pipe_tb.a.center.c_construct.prog.v[23:0]
@1401200
-table lookup
@c00200
-muxing
@22
rtefi_pipe_tb.a.center.c_construct.pbuf_out8[7:0]
rtefi_pipe_tb.a.center.c_construct.ip_d[7:0]
rtefi_pipe_tb.a.center.c_construct.template_d[7:0]
rtefi_pipe_tb.a.center.c_construct.ip_head_chksum_data[7:0]
@28
rtefi_pipe_tb.a.center.c_construct.out_d[1:0]
@22
rtefi_pipe_tb.a.center.c_construct.d_out[7:0]
@28
rtefi_pipe_tb.a.center.c_construct.o_strobe
rtefi_pipe_tb.a.center.c_construct.chk_in_d[1:0]
@22
rtefi_pipe_tb.a.center.c_construct.d_chk[7:0]
@1401200
-muxing
@c00200
-ip_head_chksum
@28
rtefi_pipe_tb.a.center.c_construct.chksum_zero
rtefi_pipe_tb.a.center.c_construct.chksum_gate
@22
rtefi_pipe_tb.a.center.c_construct.d_chk[7:0]
rtefi_pipe_tb.a.center.c_construct.ip_head_chksum_data[7:0]
@1401200
-ip_head_chksum
@c00200
-xcheck
@22
rtefi_pipe_tb.a.center.c_construct.eth_data_out[7:0]
@28
rtefi_pipe_tb.a.center.c_construct.xcheck_zero
rtefi_pipe_tb.a.center.c_construct.xcheck_gate
rtefi_pipe_tb.a.center.c_construct.xcheck_ones
rtefi_pipe_tb.a.center.c_construct.xcheck_capture
rtefi_pipe_tb.a.center.c_construct.xcheck_fault
@1401200
-xcheck
@c00200
-xformer
@24
rtefi_pipe_tb.a.center.d_xform.category[1:0]
rtefi_pipe_tb.a.center.d_xform.udp_sel[2:0]
@22
rtefi_pipe_tb.a.center.d_xform.odata0[7:0]
@28
rtefi_pipe_tb.a.center.d_xform.eth_strobe_short
rtefi_pipe_tb.a.center.d_xform.eth_strobe_long
rtefi_pipe_tb.a.center.d_xform.use_zero
rtefi_pipe_tb.a.center.d_xform.use_copy
@22
rtefi_pipe_tb.a.center.d_xform.idata[7:0]
@28
rtefi_pipe_tb.a.center.d_xform.len_soon
@24
rtefi_pipe_tb.a.center.d_xform.pdata_count[10:0]
@28
rtefi_pipe_tb.a.center.d_xform.raw_l[6:0]
rtefi_pipe_tb.a.center.d_xform.raw_s[6:0]
@820
rtefi_pipe_tb.a.center.d_xform.odata[7:0]
@22
rtefi_pipe_tb.a.center.d_xform.odata[7:0]
@1401200
-xformer
@c00200
-Ethernet CRC
@22
rtefi_pipe_tb.a.center.e_crc.raw_d[7:0]
@28
rtefi_pipe_tb.a.center.e_crc.raw_s
rtefi_pipe_tb.a.center.e_crc.raw_l
rtefi_pipe_tb.a.center.e_crc.first_crc
rtefi_pipe_tb.a.center.e_crc.trail
rtefi_pipe_tb.a.center.e_crc.crc_cnt[1:0]
rtefi_pipe_tb.a.center.e_crc.gate_crc
rtefi_pipe_tb.a.center.e_crc.out_crc_sel
@22
rtefi_pipe_tb.a.center.e_crc.crc_out[7:0]
rtefi_pipe_tb.a.center.e_crc.opack_r[7:0]
rtefi_pipe_tb.a.center.e_crc.opack_d[7:0]
@28
rtefi_pipe_tb.a.center.e_crc.opack_s
@1401200
-Ethernet CRC
[pattern_trace] 1
[pattern_trace] 0
