# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/new/mantýksal_operatorler.vhd"
