{"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType"},"sections":[],"topicSections":[{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/init(encodedType:)"],"title":"Initializers"},{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/bits","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/encodedBits","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/numberOfValues"],"title":"Instance Properties"},{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/conversion(value:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/conversion(value:to:)"],"title":"Instance Methods"},{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector2","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector32","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector4","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector8","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/unsigned32bit"],"title":"Type Properties"}],"metadata":{"externalID":"s:e:s:11VHDLParsing10SignalTypeO9UtilitiesE10conversion5valueAA10ExpressionOAH_tF","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"identifier"}],"roleHeading":"Extended Enumeration","extendedModule":"VHDLParsing","modules":[{"name":"Utilities","relatedModules":["VHDLParsing"]}],"symbolKind":"extension","title":"SignalType"},"schemaVersion":{"minor":3,"major":0,"patch":0},"abstract":[{"text":"Add constants.","type":"text"}],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing"]]},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier","text":"SignalType"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlparsing\/signaltype"]}],"references":{"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector32":{"url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector32","kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector32","title":"logicVector32","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector32","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier"}],"role":"symbol","abstract":[{"text":"A 32-bit ","type":"text"},{"code":"std_logic_vector","type":"codeVoice"},{"text":".","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/init(encodedType:)":{"type":"topic","role":"symbol","kind":"symbol","abstract":[],"title":"init(encodedType:)","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/init(encodedtype:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"kind":"externalParam","text":"encodedType"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"},{"kind":"text","text":")"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/init(encodedType:)"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector2":{"title":"logicVector2","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector2","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"typeIdentifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector2","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector2","type":"topic","abstract":[]},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType":{"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType","url":"\/documentation\/utilities\/vhdlparsing\/signaltype","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"identifier"}],"type":"topic","abstract":[{"type":"text","text":"Add constants."}],"title":"SignalType","navigatorTitle":[{"kind":"identifier","text":"SignalType"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/numberOfValues":{"title":"numberOfValues","kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"numberOfValues","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/numberOfValues","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/numberofvalues","type":"topic","abstract":[{"type":"text","text":"The number of possible values represented by this type."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector8":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector8","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"abstract":[{"text":"A 8-bit ","type":"text"},{"code":"std_logic_vector","type":"codeVoice"},{"text":" type.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector8","kind":"symbol","title":"logicVector8","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector8","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/encodedBits":{"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/encodedBits","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/encodedbits","role":"symbol","fragments":[{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"encodedBits"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"}],"type":"topic","abstract":[{"type":"text","text":"The number of bits to encode the different values of this type. This will include an additional bit"},{"type":"text","text":" "},{"type":"text","text":"for logic types as they represent tri-state signals."}],"title":"encodedBits"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/conversion(value:)":{"fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"conversion"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"text":": ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"text":") -> ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"}],"abstract":[],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/conversion(value:)","kind":"symbol","title":"conversion(value:)","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/conversion(value:)","type":"topic"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/unsigned32bit":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"text":"unsigned32bit","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"abstract":[{"text":"A 32-bit unsigned type.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/unsigned32bit","kind":"symbol","title":"unsigned32bit","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/unsigned32bit","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector4":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector4","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"abstract":[{"text":"A 4-bit ","type":"text"},{"code":"std_logic_vector","type":"codeVoice"},{"text":" type.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector4","kind":"symbol","title":"logicVector4","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector4","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/bits":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/bits","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"bits"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"}],"kind":"symbol","title":"bits","abstract":[{"text":"Calculate the number of bits required to represent this type.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/bits","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/conversion(value:to:)":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/conversion(value:to:)","fragments":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"conversion","kind":"identifier"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"text":", ","kind":"text"},{"text":"to","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"},{"text":") -> ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"}],"kind":"symbol","title":"conversion(value:to:)","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/conversion(value:to:)","role":"symbol"}}}