8:-out_dir
90:C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/lab5_rv32i_decoder_tb_rtl_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
101:C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/lab5_rv32i_decoder_tb_rtl_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
90:C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/lab5_rv32i_decoder_tb_rtl_impl_1//.jaguarc
7:-sv2009
78:+incdir+C:/HDS/CAD/CAD_lib/hdl+C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl
17:+define+synthesis
