
PLL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008244  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  08008414  08008414  00018414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008874  08008874  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08008874  08008874  00018874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800887c  0800887c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800887c  0800887c  0001887c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008880  08008880  00018880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08008884  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011bfc  20000080  08008904  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20011c7c  08008904  00021c7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013532  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c49  00000000  00000000  000335e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  00036230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f00  00000000  00000000  00037258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000245e5  00000000  00000000  00038158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013562  00000000  00000000  0005c73d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfbdb  00000000  00000000  0006fc9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014f87a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ba8  00000000  00000000  0014f8d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080083fc 	.word	0x080083fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	080083fc 	.word	0x080083fc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	; 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__gedf2>:
 800088c:	f04f 3cff 	mov.w	ip, #4294967295
 8000890:	e006      	b.n	80008a0 <__cmpdf2+0x4>
 8000892:	bf00      	nop

08000894 <__ledf2>:
 8000894:	f04f 0c01 	mov.w	ip, #1
 8000898:	e002      	b.n	80008a0 <__cmpdf2+0x4>
 800089a:	bf00      	nop

0800089c <__cmpdf2>:
 800089c:	f04f 0c01 	mov.w	ip, #1
 80008a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b0:	bf18      	it	ne
 80008b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008b6:	d01b      	beq.n	80008f0 <__cmpdf2+0x54>
 80008b8:	b001      	add	sp, #4
 80008ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008be:	bf0c      	ite	eq
 80008c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008c4:	ea91 0f03 	teqne	r1, r3
 80008c8:	bf02      	ittt	eq
 80008ca:	ea90 0f02 	teqeq	r0, r2
 80008ce:	2000      	moveq	r0, #0
 80008d0:	4770      	bxeq	lr
 80008d2:	f110 0f00 	cmn.w	r0, #0
 80008d6:	ea91 0f03 	teq	r1, r3
 80008da:	bf58      	it	pl
 80008dc:	4299      	cmppl	r1, r3
 80008de:	bf08      	it	eq
 80008e0:	4290      	cmpeq	r0, r2
 80008e2:	bf2c      	ite	cs
 80008e4:	17d8      	asrcs	r0, r3, #31
 80008e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008ea:	f040 0001 	orr.w	r0, r0, #1
 80008ee:	4770      	bx	lr
 80008f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008f8:	d102      	bne.n	8000900 <__cmpdf2+0x64>
 80008fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008fe:	d107      	bne.n	8000910 <__cmpdf2+0x74>
 8000900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000908:	d1d6      	bne.n	80008b8 <__cmpdf2+0x1c>
 800090a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800090e:	d0d3      	beq.n	80008b8 <__cmpdf2+0x1c>
 8000910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop

08000918 <__aeabi_cdrcmple>:
 8000918:	4684      	mov	ip, r0
 800091a:	4610      	mov	r0, r2
 800091c:	4662      	mov	r2, ip
 800091e:	468c      	mov	ip, r1
 8000920:	4619      	mov	r1, r3
 8000922:	4663      	mov	r3, ip
 8000924:	e000      	b.n	8000928 <__aeabi_cdcmpeq>
 8000926:	bf00      	nop

08000928 <__aeabi_cdcmpeq>:
 8000928:	b501      	push	{r0, lr}
 800092a:	f7ff ffb7 	bl	800089c <__cmpdf2>
 800092e:	2800      	cmp	r0, #0
 8000930:	bf48      	it	mi
 8000932:	f110 0f00 	cmnmi.w	r0, #0
 8000936:	bd01      	pop	{r0, pc}

08000938 <__aeabi_dcmpeq>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff fff4 	bl	8000928 <__aeabi_cdcmpeq>
 8000940:	bf0c      	ite	eq
 8000942:	2001      	moveq	r0, #1
 8000944:	2000      	movne	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_dcmplt>:
 800094c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000950:	f7ff ffea 	bl	8000928 <__aeabi_cdcmpeq>
 8000954:	bf34      	ite	cc
 8000956:	2001      	movcc	r0, #1
 8000958:	2000      	movcs	r0, #0
 800095a:	f85d fb08 	ldr.w	pc, [sp], #8
 800095e:	bf00      	nop

08000960 <__aeabi_dcmple>:
 8000960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000964:	f7ff ffe0 	bl	8000928 <__aeabi_cdcmpeq>
 8000968:	bf94      	ite	ls
 800096a:	2001      	movls	r0, #1
 800096c:	2000      	movhi	r0, #0
 800096e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000972:	bf00      	nop

08000974 <__aeabi_dcmpge>:
 8000974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000978:	f7ff ffce 	bl	8000918 <__aeabi_cdrcmple>
 800097c:	bf94      	ite	ls
 800097e:	2001      	movls	r0, #1
 8000980:	2000      	movhi	r0, #0
 8000982:	f85d fb08 	ldr.w	pc, [sp], #8
 8000986:	bf00      	nop

08000988 <__aeabi_dcmpgt>:
 8000988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800098c:	f7ff ffc4 	bl	8000918 <__aeabi_cdrcmple>
 8000990:	bf34      	ite	cc
 8000992:	2001      	movcc	r0, #1
 8000994:	2000      	movcs	r0, #0
 8000996:	f85d fb08 	ldr.w	pc, [sp], #8
 800099a:	bf00      	nop

0800099c <__aeabi_d2f>:
 800099c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009a4:	bf24      	itt	cs
 80009a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ae:	d90d      	bls.n	80009cc <__aeabi_d2f+0x30>
 80009b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c4:	bf08      	it	eq
 80009c6:	f020 0001 	biceq.w	r0, r0, #1
 80009ca:	4770      	bx	lr
 80009cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d0:	d121      	bne.n	8000a16 <__aeabi_d2f+0x7a>
 80009d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009d6:	bfbc      	itt	lt
 80009d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009dc:	4770      	bxlt	lr
 80009de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e6:	f1c2 0218 	rsb	r2, r2, #24
 80009ea:	f1c2 0c20 	rsb	ip, r2, #32
 80009ee:	fa10 f30c 	lsls.w	r3, r0, ip
 80009f2:	fa20 f002 	lsr.w	r0, r0, r2
 80009f6:	bf18      	it	ne
 80009f8:	f040 0001 	orrne.w	r0, r0, #1
 80009fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a08:	ea40 000c 	orr.w	r0, r0, ip
 8000a0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a14:	e7cc      	b.n	80009b0 <__aeabi_d2f+0x14>
 8000a16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a1a:	d107      	bne.n	8000a2c <__aeabi_d2f+0x90>
 8000a1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a20:	bf1e      	ittt	ne
 8000a22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a2a:	4770      	bxne	lr
 8000a2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop

08000a3c <__aeabi_uldivmod>:
 8000a3c:	b953      	cbnz	r3, 8000a54 <__aeabi_uldivmod+0x18>
 8000a3e:	b94a      	cbnz	r2, 8000a54 <__aeabi_uldivmod+0x18>
 8000a40:	2900      	cmp	r1, #0
 8000a42:	bf08      	it	eq
 8000a44:	2800      	cmpeq	r0, #0
 8000a46:	bf1c      	itt	ne
 8000a48:	f04f 31ff 	movne.w	r1, #4294967295
 8000a4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a50:	f000 b96e 	b.w	8000d30 <__aeabi_idiv0>
 8000a54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a5c:	f000 f806 	bl	8000a6c <__udivmoddi4>
 8000a60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a68:	b004      	add	sp, #16
 8000a6a:	4770      	bx	lr

08000a6c <__udivmoddi4>:
 8000a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a70:	9d08      	ldr	r5, [sp, #32]
 8000a72:	4604      	mov	r4, r0
 8000a74:	468c      	mov	ip, r1
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	f040 8083 	bne.w	8000b82 <__udivmoddi4+0x116>
 8000a7c:	428a      	cmp	r2, r1
 8000a7e:	4617      	mov	r7, r2
 8000a80:	d947      	bls.n	8000b12 <__udivmoddi4+0xa6>
 8000a82:	fab2 f282 	clz	r2, r2
 8000a86:	b142      	cbz	r2, 8000a9a <__udivmoddi4+0x2e>
 8000a88:	f1c2 0020 	rsb	r0, r2, #32
 8000a8c:	fa24 f000 	lsr.w	r0, r4, r0
 8000a90:	4091      	lsls	r1, r2
 8000a92:	4097      	lsls	r7, r2
 8000a94:	ea40 0c01 	orr.w	ip, r0, r1
 8000a98:	4094      	lsls	r4, r2
 8000a9a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a9e:	0c23      	lsrs	r3, r4, #16
 8000aa0:	fbbc f6f8 	udiv	r6, ip, r8
 8000aa4:	fa1f fe87 	uxth.w	lr, r7
 8000aa8:	fb08 c116 	mls	r1, r8, r6, ip
 8000aac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ab0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ab4:	4299      	cmp	r1, r3
 8000ab6:	d909      	bls.n	8000acc <__udivmoddi4+0x60>
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	f106 30ff 	add.w	r0, r6, #4294967295
 8000abe:	f080 8119 	bcs.w	8000cf4 <__udivmoddi4+0x288>
 8000ac2:	4299      	cmp	r1, r3
 8000ac4:	f240 8116 	bls.w	8000cf4 <__udivmoddi4+0x288>
 8000ac8:	3e02      	subs	r6, #2
 8000aca:	443b      	add	r3, r7
 8000acc:	1a5b      	subs	r3, r3, r1
 8000ace:	b2a4      	uxth	r4, r4
 8000ad0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ad4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ad8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000adc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ae0:	45a6      	cmp	lr, r4
 8000ae2:	d909      	bls.n	8000af8 <__udivmoddi4+0x8c>
 8000ae4:	193c      	adds	r4, r7, r4
 8000ae6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000aea:	f080 8105 	bcs.w	8000cf8 <__udivmoddi4+0x28c>
 8000aee:	45a6      	cmp	lr, r4
 8000af0:	f240 8102 	bls.w	8000cf8 <__udivmoddi4+0x28c>
 8000af4:	3802      	subs	r0, #2
 8000af6:	443c      	add	r4, r7
 8000af8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000afc:	eba4 040e 	sub.w	r4, r4, lr
 8000b00:	2600      	movs	r6, #0
 8000b02:	b11d      	cbz	r5, 8000b0c <__udivmoddi4+0xa0>
 8000b04:	40d4      	lsrs	r4, r2
 8000b06:	2300      	movs	r3, #0
 8000b08:	e9c5 4300 	strd	r4, r3, [r5]
 8000b0c:	4631      	mov	r1, r6
 8000b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b12:	b902      	cbnz	r2, 8000b16 <__udivmoddi4+0xaa>
 8000b14:	deff      	udf	#255	; 0xff
 8000b16:	fab2 f282 	clz	r2, r2
 8000b1a:	2a00      	cmp	r2, #0
 8000b1c:	d150      	bne.n	8000bc0 <__udivmoddi4+0x154>
 8000b1e:	1bcb      	subs	r3, r1, r7
 8000b20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b24:	fa1f f887 	uxth.w	r8, r7
 8000b28:	2601      	movs	r6, #1
 8000b2a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b2e:	0c21      	lsrs	r1, r4, #16
 8000b30:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b38:	fb08 f30c 	mul.w	r3, r8, ip
 8000b3c:	428b      	cmp	r3, r1
 8000b3e:	d907      	bls.n	8000b50 <__udivmoddi4+0xe4>
 8000b40:	1879      	adds	r1, r7, r1
 8000b42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b46:	d202      	bcs.n	8000b4e <__udivmoddi4+0xe2>
 8000b48:	428b      	cmp	r3, r1
 8000b4a:	f200 80e9 	bhi.w	8000d20 <__udivmoddi4+0x2b4>
 8000b4e:	4684      	mov	ip, r0
 8000b50:	1ac9      	subs	r1, r1, r3
 8000b52:	b2a3      	uxth	r3, r4
 8000b54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b58:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b5c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b60:	fb08 f800 	mul.w	r8, r8, r0
 8000b64:	45a0      	cmp	r8, r4
 8000b66:	d907      	bls.n	8000b78 <__udivmoddi4+0x10c>
 8000b68:	193c      	adds	r4, r7, r4
 8000b6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6e:	d202      	bcs.n	8000b76 <__udivmoddi4+0x10a>
 8000b70:	45a0      	cmp	r8, r4
 8000b72:	f200 80d9 	bhi.w	8000d28 <__udivmoddi4+0x2bc>
 8000b76:	4618      	mov	r0, r3
 8000b78:	eba4 0408 	sub.w	r4, r4, r8
 8000b7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b80:	e7bf      	b.n	8000b02 <__udivmoddi4+0x96>
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d909      	bls.n	8000b9a <__udivmoddi4+0x12e>
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	f000 80b1 	beq.w	8000cee <__udivmoddi4+0x282>
 8000b8c:	2600      	movs	r6, #0
 8000b8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000b92:	4630      	mov	r0, r6
 8000b94:	4631      	mov	r1, r6
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	fab3 f683 	clz	r6, r3
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	d14a      	bne.n	8000c38 <__udivmoddi4+0x1cc>
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d302      	bcc.n	8000bac <__udivmoddi4+0x140>
 8000ba6:	4282      	cmp	r2, r0
 8000ba8:	f200 80b8 	bhi.w	8000d1c <__udivmoddi4+0x2b0>
 8000bac:	1a84      	subs	r4, r0, r2
 8000bae:	eb61 0103 	sbc.w	r1, r1, r3
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	468c      	mov	ip, r1
 8000bb6:	2d00      	cmp	r5, #0
 8000bb8:	d0a8      	beq.n	8000b0c <__udivmoddi4+0xa0>
 8000bba:	e9c5 4c00 	strd	r4, ip, [r5]
 8000bbe:	e7a5      	b.n	8000b0c <__udivmoddi4+0xa0>
 8000bc0:	f1c2 0320 	rsb	r3, r2, #32
 8000bc4:	fa20 f603 	lsr.w	r6, r0, r3
 8000bc8:	4097      	lsls	r7, r2
 8000bca:	fa01 f002 	lsl.w	r0, r1, r2
 8000bce:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd2:	40d9      	lsrs	r1, r3
 8000bd4:	4330      	orrs	r0, r6
 8000bd6:	0c03      	lsrs	r3, r0, #16
 8000bd8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bdc:	fa1f f887 	uxth.w	r8, r7
 8000be0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000be4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be8:	fb06 f108 	mul.w	r1, r6, r8
 8000bec:	4299      	cmp	r1, r3
 8000bee:	fa04 f402 	lsl.w	r4, r4, r2
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x19c>
 8000bf4:	18fb      	adds	r3, r7, r3
 8000bf6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000bfa:	f080 808d 	bcs.w	8000d18 <__udivmoddi4+0x2ac>
 8000bfe:	4299      	cmp	r1, r3
 8000c00:	f240 808a 	bls.w	8000d18 <__udivmoddi4+0x2ac>
 8000c04:	3e02      	subs	r6, #2
 8000c06:	443b      	add	r3, r7
 8000c08:	1a5b      	subs	r3, r3, r1
 8000c0a:	b281      	uxth	r1, r0
 8000c0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c18:	fb00 f308 	mul.w	r3, r0, r8
 8000c1c:	428b      	cmp	r3, r1
 8000c1e:	d907      	bls.n	8000c30 <__udivmoddi4+0x1c4>
 8000c20:	1879      	adds	r1, r7, r1
 8000c22:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c26:	d273      	bcs.n	8000d10 <__udivmoddi4+0x2a4>
 8000c28:	428b      	cmp	r3, r1
 8000c2a:	d971      	bls.n	8000d10 <__udivmoddi4+0x2a4>
 8000c2c:	3802      	subs	r0, #2
 8000c2e:	4439      	add	r1, r7
 8000c30:	1acb      	subs	r3, r1, r3
 8000c32:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c36:	e778      	b.n	8000b2a <__udivmoddi4+0xbe>
 8000c38:	f1c6 0c20 	rsb	ip, r6, #32
 8000c3c:	fa03 f406 	lsl.w	r4, r3, r6
 8000c40:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c44:	431c      	orrs	r4, r3
 8000c46:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c4e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c52:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c56:	431f      	orrs	r7, r3
 8000c58:	0c3b      	lsrs	r3, r7, #16
 8000c5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c5e:	fa1f f884 	uxth.w	r8, r4
 8000c62:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c66:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c6a:	fb09 fa08 	mul.w	sl, r9, r8
 8000c6e:	458a      	cmp	sl, r1
 8000c70:	fa02 f206 	lsl.w	r2, r2, r6
 8000c74:	fa00 f306 	lsl.w	r3, r0, r6
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x220>
 8000c7a:	1861      	adds	r1, r4, r1
 8000c7c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c80:	d248      	bcs.n	8000d14 <__udivmoddi4+0x2a8>
 8000c82:	458a      	cmp	sl, r1
 8000c84:	d946      	bls.n	8000d14 <__udivmoddi4+0x2a8>
 8000c86:	f1a9 0902 	sub.w	r9, r9, #2
 8000c8a:	4421      	add	r1, r4
 8000c8c:	eba1 010a 	sub.w	r1, r1, sl
 8000c90:	b2bf      	uxth	r7, r7
 8000c92:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c96:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c9a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ca2:	45b8      	cmp	r8, r7
 8000ca4:	d907      	bls.n	8000cb6 <__udivmoddi4+0x24a>
 8000ca6:	19e7      	adds	r7, r4, r7
 8000ca8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cac:	d22e      	bcs.n	8000d0c <__udivmoddi4+0x2a0>
 8000cae:	45b8      	cmp	r8, r7
 8000cb0:	d92c      	bls.n	8000d0c <__udivmoddi4+0x2a0>
 8000cb2:	3802      	subs	r0, #2
 8000cb4:	4427      	add	r7, r4
 8000cb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cba:	eba7 0708 	sub.w	r7, r7, r8
 8000cbe:	fba0 8902 	umull	r8, r9, r0, r2
 8000cc2:	454f      	cmp	r7, r9
 8000cc4:	46c6      	mov	lr, r8
 8000cc6:	4649      	mov	r1, r9
 8000cc8:	d31a      	bcc.n	8000d00 <__udivmoddi4+0x294>
 8000cca:	d017      	beq.n	8000cfc <__udivmoddi4+0x290>
 8000ccc:	b15d      	cbz	r5, 8000ce6 <__udivmoddi4+0x27a>
 8000cce:	ebb3 020e 	subs.w	r2, r3, lr
 8000cd2:	eb67 0701 	sbc.w	r7, r7, r1
 8000cd6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cda:	40f2      	lsrs	r2, r6
 8000cdc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ce0:	40f7      	lsrs	r7, r6
 8000ce2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ce6:	2600      	movs	r6, #0
 8000ce8:	4631      	mov	r1, r6
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	462e      	mov	r6, r5
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	e70b      	b.n	8000b0c <__udivmoddi4+0xa0>
 8000cf4:	4606      	mov	r6, r0
 8000cf6:	e6e9      	b.n	8000acc <__udivmoddi4+0x60>
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	e6fd      	b.n	8000af8 <__udivmoddi4+0x8c>
 8000cfc:	4543      	cmp	r3, r8
 8000cfe:	d2e5      	bcs.n	8000ccc <__udivmoddi4+0x260>
 8000d00:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d04:	eb69 0104 	sbc.w	r1, r9, r4
 8000d08:	3801      	subs	r0, #1
 8000d0a:	e7df      	b.n	8000ccc <__udivmoddi4+0x260>
 8000d0c:	4608      	mov	r0, r1
 8000d0e:	e7d2      	b.n	8000cb6 <__udivmoddi4+0x24a>
 8000d10:	4660      	mov	r0, ip
 8000d12:	e78d      	b.n	8000c30 <__udivmoddi4+0x1c4>
 8000d14:	4681      	mov	r9, r0
 8000d16:	e7b9      	b.n	8000c8c <__udivmoddi4+0x220>
 8000d18:	4666      	mov	r6, ip
 8000d1a:	e775      	b.n	8000c08 <__udivmoddi4+0x19c>
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	e74a      	b.n	8000bb6 <__udivmoddi4+0x14a>
 8000d20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d24:	4439      	add	r1, r7
 8000d26:	e713      	b.n	8000b50 <__udivmoddi4+0xe4>
 8000d28:	3802      	subs	r0, #2
 8000d2a:	443c      	add	r4, r7
 8000d2c:	e724      	b.n	8000b78 <__udivmoddi4+0x10c>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_idiv0>:
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d38:	f001 f9ee 	bl	8002118 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d3c:	f000 f862 	bl	8000e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d40:	f000 fad6 	bl	80012f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d44:	f000 fab4 	bl	80012b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d48:	f000 fa88 	bl	800125c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000d4c:	f000 f8cc 	bl	8000ee8 <MX_ADC1_Init>
  MX_TIM10_Init();
 8000d50:	f000 fa3a 	bl	80011c8 <MX_TIM10_Init>
  MX_DAC_Init();
 8000d54:	f000 f9be 	bl	80010d4 <MX_DAC_Init>
  MX_ADC2_Init();
 8000d58:	f000 f918 	bl	8000f8c <MX_ADC2_Init>
  MX_ADC3_Init();
 8000d5c:	f000 f968 	bl	8001030 <MX_ADC3_Init>
  MX_TIM1_Init();
 8000d60:	f000 f9e2 	bl	8001128 <MX_TIM1_Init>

  // DAC DMA
//  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)&adcBuf[0], sizeof(adcReading0), DAC_ALIGN_12B_R);//  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)testArray, sizeof(testArray)/sizeof(uint16_t), DAC_ALIGN_12B_R);

  // Timer interrupt start
  HAL_TIM_Base_Start_IT(&htim10);
 8000d64:	481e      	ldr	r0, [pc, #120]	; (8000de0 <main+0xac>)
 8000d66:	f003 fd3d 	bl	80047e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8000d6a:	481e      	ldr	r0, [pc, #120]	; (8000de4 <main+0xb0>)
 8000d6c:	f003 fcd2 	bl	8004714 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	// External trigger in (from waveforms)
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)){
 8000d70:	2108      	movs	r1, #8
 8000d72:	481d      	ldr	r0, [pc, #116]	; (8000de8 <main+0xb4>)
 8000d74:	f002 fe92 	bl	8003a9c <HAL_GPIO_ReadPin>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d002      	beq.n	8000d84 <main+0x50>
		ringBufTrigger2 = 1;
 8000d7e:	4b1b      	ldr	r3, [pc, #108]	; (8000dec <main+0xb8>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	701a      	strb	r2, [r3, #0]
	}

	// Reset from button
	if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {
 8000d84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d88:	4817      	ldr	r0, [pc, #92]	; (8000de8 <main+0xb4>)
 8000d8a:	f002 fe87 	bl	8003a9c <HAL_GPIO_ReadPin>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d10c      	bne.n	8000dae <main+0x7a>
		ringBufFlag = 0;
 8000d94:	4b16      	ldr	r3, [pc, #88]	; (8000df0 <main+0xbc>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
		ringBufTrigger2 = 0;
 8000d9a:	4b14      	ldr	r3, [pc, #80]	; (8000dec <main+0xb8>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
		ringBufPrintDone = 0;
 8000da0:	4b14      	ldr	r3, [pc, #80]	; (8000df4 <main+0xc0>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]

		ringBufReset = 1;
 8000da6:	4b14      	ldr	r3, [pc, #80]	; (8000df8 <main+0xc4>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	701a      	strb	r2, [r3, #0]
 8000dac:	e002      	b.n	8000db4 <main+0x80>
	}
	else {
		ringBufReset = 0;
 8000dae:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <main+0xc4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
	}


	if (ringBufFlag && !ringBufPrintDone) {
 8000db4:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <main+0xbc>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d0d9      	beq.n	8000d70 <main+0x3c>
 8000dbc:	4b0d      	ldr	r3, [pc, #52]	; (8000df4 <main+0xc0>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d1d5      	bne.n	8000d70 <main+0x3c>
		ringBufPrintDone = print_ring_buf_v2(RING_BUF_LEN, ringBuf, readStart);
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	; (8000dfc <main+0xc8>)
 8000dc6:	881b      	ldrh	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	490d      	ldr	r1, [pc, #52]	; (8000e00 <main+0xcc>)
 8000dcc:	f648 00b8 	movw	r0, #35000	; 0x88b8
 8000dd0:	f000 fe3c 	bl	8001a4c <print_ring_buf_v2>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b06      	ldr	r3, [pc, #24]	; (8000df4 <main+0xc0>)
 8000dda:	701a      	strb	r2, [r3, #0]
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)){
 8000ddc:	e7c8      	b.n	8000d70 <main+0x3c>
 8000dde:	bf00      	nop
 8000de0:	20000878 	.word	0x20000878
 8000de4:	20011ba4 	.word	0x20011ba4
 8000de8:	40020800 	.word	0x40020800
 8000dec:	2000009c 	.word	0x2000009c
 8000df0:	2000009d 	.word	0x2000009d
 8000df4:	2000009e 	.word	0x2000009e
 8000df8:	2000009f 	.word	0x2000009f
 8000dfc:	20011c60 	.word	0x20011c60
 8000e00:	20000a1c 	.word	0x20000a1c

08000e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b094      	sub	sp, #80	; 0x50
 8000e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0a:	f107 031c 	add.w	r3, r7, #28
 8000e0e:	2234      	movs	r2, #52	; 0x34
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f005 fd46 	bl	80068a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e18:	f107 0308 	add.w	r3, r7, #8
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]
 8000e26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e28:	2300      	movs	r3, #0
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	4b2c      	ldr	r3, [pc, #176]	; (8000ee0 <SystemClock_Config+0xdc>)
 8000e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e30:	4a2b      	ldr	r2, [pc, #172]	; (8000ee0 <SystemClock_Config+0xdc>)
 8000e32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e36:	6413      	str	r3, [r2, #64]	; 0x40
 8000e38:	4b29      	ldr	r3, [pc, #164]	; (8000ee0 <SystemClock_Config+0xdc>)
 8000e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e44:	2300      	movs	r3, #0
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	4b26      	ldr	r3, [pc, #152]	; (8000ee4 <SystemClock_Config+0xe0>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a25      	ldr	r2, [pc, #148]	; (8000ee4 <SystemClock_Config+0xe0>)
 8000e4e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e52:	6013      	str	r3, [r2, #0]
 8000e54:	4b23      	ldr	r3, [pc, #140]	; (8000ee4 <SystemClock_Config+0xe0>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e5c:	603b      	str	r3, [r7, #0]
 8000e5e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e60:	2301      	movs	r3, #1
 8000e62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e68:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e72:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e74:	2304      	movs	r3, #4
 8000e76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000e78:	23b4      	movs	r3, #180	; 0xb4
 8000e7a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e80:	2302      	movs	r3, #2
 8000e82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e84:	2302      	movs	r3, #2
 8000e86:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e88:	f107 031c 	add.w	r3, r7, #28
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f003 f953 	bl	8004138 <HAL_RCC_OscConfig>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e98:	f000 fe74 	bl	8001b84 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e9c:	f002 fe30 	bl	8003b00 <HAL_PWREx_EnableOverDrive>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000ea6:	f000 fe6d 	bl	8001b84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eaa:	230f      	movs	r3, #15
 8000eac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000eb6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000eba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ec0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ec2:	f107 0308 	add.w	r3, r7, #8
 8000ec6:	2105      	movs	r1, #5
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f002 fe69 	bl	8003ba0 <HAL_RCC_ClockConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000ed4:	f000 fe56 	bl	8001b84 <Error_Handler>
  }
}
 8000ed8:	bf00      	nop
 8000eda:	3750      	adds	r7, #80	; 0x50
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40023800 	.word	0x40023800
 8000ee4:	40007000 	.word	0x40007000

08000ee8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eee:	463b      	mov	r3, r7
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000efa:	4b21      	ldr	r3, [pc, #132]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000efc:	4a21      	ldr	r2, [pc, #132]	; (8000f84 <MX_ADC1_Init+0x9c>)
 8000efe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f00:	4b1f      	ldr	r3, [pc, #124]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f02:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f06:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f08:	4b1d      	ldr	r3, [pc, #116]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f14:	4b1a      	ldr	r3, [pc, #104]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f1a:	4b19      	ldr	r3, [pc, #100]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f22:	4b17      	ldr	r3, [pc, #92]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f28:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f2a:	4a17      	ldr	r2, [pc, #92]	; (8000f88 <MX_ADC1_Init+0xa0>)
 8000f2c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f2e:	4b14      	ldr	r3, [pc, #80]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f34:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f36:	2201      	movs	r2, #1
 8000f38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f3a:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f42:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f48:	480d      	ldr	r0, [pc, #52]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f4a:	f001 f957 	bl	80021fc <HAL_ADC_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f54:	f000 fe16 	bl	8001b84 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f64:	463b      	mov	r3, r7
 8000f66:	4619      	mov	r1, r3
 8000f68:	4805      	ldr	r0, [pc, #20]	; (8000f80 <MX_ADC1_Init+0x98>)
 8000f6a:	f001 fc55 	bl	8002818 <HAL_ADC_ConfigChannel>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f74:	f000 fe06 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000900 	.word	0x20000900
 8000f84:	40012000 	.word	0x40012000
 8000f88:	0f000001 	.word	0x0f000001

08000f8c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f92:	463b      	mov	r3, r7
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000f9e:	4b21      	ldr	r3, [pc, #132]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fa0:	4a21      	ldr	r2, [pc, #132]	; (8001028 <MX_ADC2_Init+0x9c>)
 8000fa2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fa4:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fa6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000faa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000fac:	4b1d      	ldr	r3, [pc, #116]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000fb8:	4b1a      	ldr	r3, [pc, #104]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000fbe:	4b19      	ldr	r3, [pc, #100]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fc6:	4b17      	ldr	r3, [pc, #92]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fcc:	4b15      	ldr	r3, [pc, #84]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fce:	4a17      	ldr	r2, [pc, #92]	; (800102c <MX_ADC2_Init+0xa0>)
 8000fd0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fd2:	4b14      	ldr	r3, [pc, #80]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000fde:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000fec:	480d      	ldr	r0, [pc, #52]	; (8001024 <MX_ADC2_Init+0x98>)
 8000fee:	f001 f905 	bl	80021fc <HAL_ADC_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8000ff8:	f000 fdc4 	bl	8001b84 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001000:	2301      	movs	r3, #1
 8001002:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001004:	2300      	movs	r3, #0
 8001006:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001008:	463b      	mov	r3, r7
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	; (8001024 <MX_ADC2_Init+0x98>)
 800100e:	f001 fc03 	bl	8002818 <HAL_ADC_ConfigChannel>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001018:	f000 fdb4 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	2000082c 	.word	0x2000082c
 8001028:	40012100 	.word	0x40012100
 800102c:	0f000001 	.word	0x0f000001

08001030 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001036:	463b      	mov	r3, r7
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001042:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001044:	4a21      	ldr	r2, [pc, #132]	; (80010cc <MX_ADC3_Init+0x9c>)
 8001046:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001048:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <MX_ADC3_Init+0x98>)
 800104a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800104e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001050:	4b1d      	ldr	r3, [pc, #116]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001056:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800105c:	4b1a      	ldr	r3, [pc, #104]	; (80010c8 <MX_ADC3_Init+0x98>)
 800105e:	2200      	movs	r2, #0
 8001060:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001062:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800106a:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <MX_ADC3_Init+0x98>)
 800106c:	2200      	movs	r2, #0
 800106e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001070:	4b15      	ldr	r3, [pc, #84]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001072:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <MX_ADC3_Init+0xa0>)
 8001074:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <MX_ADC3_Init+0x98>)
 800107e:	2201      	movs	r2, #1
 8001080:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001082:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001084:	2200      	movs	r2, #0
 8001086:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800108a:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <MX_ADC3_Init+0x98>)
 800108c:	2201      	movs	r2, #1
 800108e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001090:	480d      	ldr	r0, [pc, #52]	; (80010c8 <MX_ADC3_Init+0x98>)
 8001092:	f001 f8b3 	bl	80021fc <HAL_ADC_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 800109c:	f000 fd72 	bl	8001b84 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010a0:	230a      	movs	r3, #10
 80010a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010a4:	2301      	movs	r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	; (80010c8 <MX_ADC3_Init+0x98>)
 80010b2:	f001 fbb1 	bl	8002818 <HAL_ADC_ConfigChannel>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80010bc:	f000 fd62 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	2000094c 	.word	0x2000094c
 80010cc:	40012200 	.word	0x40012200
 80010d0:	0f000001 	.word	0x0f000001

080010d4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80010da:	463b      	mov	r3, r7
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <MX_DAC_Init+0x4c>)
 80010e4:	4a0f      	ldr	r2, [pc, #60]	; (8001124 <MX_DAC_Init+0x50>)
 80010e6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80010e8:	480d      	ldr	r0, [pc, #52]	; (8001120 <MX_DAC_Init+0x4c>)
 80010ea:	f001 fede 	bl	8002eaa <HAL_DAC_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80010f4:	f000 fd46 	bl	8001b84 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001100:	463b      	mov	r3, r7
 8001102:	2200      	movs	r2, #0
 8001104:	4619      	mov	r1, r3
 8001106:	4806      	ldr	r0, [pc, #24]	; (8001120 <MX_DAC_Init+0x4c>)
 8001108:	f001 ff68 	bl	8002fdc <HAL_DAC_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001112:	f000 fd37 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000a08 	.word	0x20000a08
 8001124:	40007400 	.word	0x40007400

08001128 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800112e:	f107 0308 	add.w	r3, r7, #8
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800113c:	463b      	mov	r3, r7
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001144:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <MX_TIM1_Init+0x98>)
 8001146:	4a1f      	ldr	r2, [pc, #124]	; (80011c4 <MX_TIM1_Init+0x9c>)
 8001148:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 18-1;
 800114a:	4b1d      	ldr	r3, [pc, #116]	; (80011c0 <MX_TIM1_Init+0x98>)
 800114c:	2211      	movs	r2, #17
 800114e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001150:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <MX_TIM1_Init+0x98>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65536-1;
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <MX_TIM1_Init+0x98>)
 8001158:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800115c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <MX_TIM1_Init+0x98>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001164:	4b16      	ldr	r3, [pc, #88]	; (80011c0 <MX_TIM1_Init+0x98>)
 8001166:	2200      	movs	r2, #0
 8001168:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <MX_TIM1_Init+0x98>)
 800116c:	2200      	movs	r2, #0
 800116e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001170:	4813      	ldr	r0, [pc, #76]	; (80011c0 <MX_TIM1_Init+0x98>)
 8001172:	f003 fa7f 	bl	8004674 <HAL_TIM_Base_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800117c:	f000 fd02 	bl	8001b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001180:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001184:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001186:	f107 0308 	add.w	r3, r7, #8
 800118a:	4619      	mov	r1, r3
 800118c:	480c      	ldr	r0, [pc, #48]	; (80011c0 <MX_TIM1_Init+0x98>)
 800118e:	f003 fd53 	bl	8004c38 <HAL_TIM_ConfigClockSource>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001198:	f000 fcf4 	bl	8001b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800119c:	2300      	movs	r3, #0
 800119e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011a4:	463b      	mov	r3, r7
 80011a6:	4619      	mov	r1, r3
 80011a8:	4805      	ldr	r0, [pc, #20]	; (80011c0 <MX_TIM1_Init+0x98>)
 80011aa:	f004 f91b 	bl	80053e4 <HAL_TIMEx_MasterConfigSynchronization>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80011b4:	f000 fce6 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20011ba4 	.word	0x20011ba4
 80011c4:	40010000 	.word	0x40010000

080011c8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b088      	sub	sp, #32
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
 80011dc:	615a      	str	r2, [r3, #20]
 80011de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80011e0:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <MX_TIM10_Init+0x8c>)
 80011e2:	4a1d      	ldr	r2, [pc, #116]	; (8001258 <MX_TIM10_Init+0x90>)
 80011e4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 180-1;
 80011e6:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <MX_TIM10_Init+0x8c>)
 80011e8:	22b3      	movs	r2, #179	; 0xb3
 80011ea:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_TIM10_Init+0x8c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 100-1;
 80011f2:	4b18      	ldr	r3, [pc, #96]	; (8001254 <MX_TIM10_Init+0x8c>)
 80011f4:	2263      	movs	r2, #99	; 0x63
 80011f6:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b16      	ldr	r3, [pc, #88]	; (8001254 <MX_TIM10_Init+0x8c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <MX_TIM10_Init+0x8c>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001204:	4813      	ldr	r0, [pc, #76]	; (8001254 <MX_TIM10_Init+0x8c>)
 8001206:	f003 fa35 	bl	8004674 <HAL_TIM_Base_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM10_Init+0x4c>
  {
    Error_Handler();
 8001210:	f000 fcb8 	bl	8001b84 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 8001214:	480f      	ldr	r0, [pc, #60]	; (8001254 <MX_TIM10_Init+0x8c>)
 8001216:	f003 fb55 	bl	80048c4 <HAL_TIM_OC_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_TIM10_Init+0x5c>
  {
    Error_Handler();
 8001220:	f000 fcb0 	bl	8001b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001224:	2300      	movs	r3, #0
 8001226:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	2200      	movs	r2, #0
 8001238:	4619      	mov	r1, r3
 800123a:	4806      	ldr	r0, [pc, #24]	; (8001254 <MX_TIM10_Init+0x8c>)
 800123c:	f003 fca4 	bl	8004b88 <HAL_TIM_OC_ConfigChannel>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM10_Init+0x82>
  {
    Error_Handler();
 8001246:	f000 fc9d 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	3720      	adds	r7, #32
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000878 	.word	0x20000878
 8001258:	40014400 	.word	0x40014400

0800125c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001260:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001262:	4a12      	ldr	r2, [pc, #72]	; (80012ac <MX_USART2_UART_Init+0x50>)
 8001264:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001266:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001268:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800126c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800127a:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001282:	220c      	movs	r2, #12
 8001284:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001286:	4b08      	ldr	r3, [pc, #32]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800128c:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001292:	4805      	ldr	r0, [pc, #20]	; (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001294:	f004 f936 	bl	8005504 <HAL_UART_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800129e:	f000 fc71 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20011c1c 	.word	0x20011c1c
 80012ac:	40004400 	.word	0x40004400

080012b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	607b      	str	r3, [r7, #4]
 80012ba:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <MX_DMA_Init+0x3c>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a0b      	ldr	r2, [pc, #44]	; (80012ec <MX_DMA_Init+0x3c>)
 80012c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b09      	ldr	r3, [pc, #36]	; (80012ec <MX_DMA_Init+0x3c>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2100      	movs	r1, #0
 80012d6:	2011      	movs	r0, #17
 80012d8:	f001 fdb1 	bl	8002e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012dc:	2011      	movs	r0, #17
 80012de:	f001 fdca 	bl	8002e76 <HAL_NVIC_EnableIRQ>

}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800

080012f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08a      	sub	sp, #40	; 0x28
 80012f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
 8001304:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
 800130a:	4b47      	ldr	r3, [pc, #284]	; (8001428 <MX_GPIO_Init+0x138>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a46      	ldr	r2, [pc, #280]	; (8001428 <MX_GPIO_Init+0x138>)
 8001310:	f043 0304 	orr.w	r3, r3, #4
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b44      	ldr	r3, [pc, #272]	; (8001428 <MX_GPIO_Init+0x138>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0304 	and.w	r3, r3, #4
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	4b40      	ldr	r3, [pc, #256]	; (8001428 <MX_GPIO_Init+0x138>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a3f      	ldr	r2, [pc, #252]	; (8001428 <MX_GPIO_Init+0x138>)
 800132c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b3d      	ldr	r3, [pc, #244]	; (8001428 <MX_GPIO_Init+0x138>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
 8001342:	4b39      	ldr	r3, [pc, #228]	; (8001428 <MX_GPIO_Init+0x138>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a38      	ldr	r2, [pc, #224]	; (8001428 <MX_GPIO_Init+0x138>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b36      	ldr	r3, [pc, #216]	; (8001428 <MX_GPIO_Init+0x138>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	4b32      	ldr	r3, [pc, #200]	; (8001428 <MX_GPIO_Init+0x138>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a31      	ldr	r2, [pc, #196]	; (8001428 <MX_GPIO_Init+0x138>)
 8001364:	f043 0302 	orr.w	r3, r3, #2
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <MX_GPIO_Init+0x138>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	2120      	movs	r1, #32
 800137a:	482c      	ldr	r0, [pc, #176]	; (800142c <MX_GPIO_Init+0x13c>)
 800137c:	f002 fba6 	bl	8003acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	2101      	movs	r1, #1
 8001384:	482a      	ldr	r0, [pc, #168]	; (8001430 <MX_GPIO_Init+0x140>)
 8001386:	f002 fba1 	bl	8003acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001390:	4828      	ldr	r0, [pc, #160]	; (8001434 <MX_GPIO_Init+0x144>)
 8001392:	f002 fb9b 	bl	8003acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001396:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800139a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800139c:	2300      	movs	r3, #0
 800139e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	4619      	mov	r1, r3
 80013aa:	4822      	ldr	r0, [pc, #136]	; (8001434 <MX_GPIO_Init+0x144>)
 80013ac:	f002 f9e2 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80013b0:	2308      	movs	r3, #8
 80013b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013b8:	2302      	movs	r3, #2
 80013ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	481c      	ldr	r0, [pc, #112]	; (8001434 <MX_GPIO_Init+0x144>)
 80013c4:	f002 f9d6 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013c8:	2320      	movs	r3, #32
 80013ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013cc:	2301      	movs	r3, #1
 80013ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d4:	2300      	movs	r3, #0
 80013d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	4619      	mov	r1, r3
 80013de:	4813      	ldr	r0, [pc, #76]	; (800142c <MX_GPIO_Init+0x13c>)
 80013e0:	f002 f9c8 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013e4:	2301      	movs	r3, #1
 80013e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e8:	2301      	movs	r3, #1
 80013ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f0:	2300      	movs	r3, #0
 80013f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	4619      	mov	r1, r3
 80013fa:	480d      	ldr	r0, [pc, #52]	; (8001430 <MX_GPIO_Init+0x140>)
 80013fc:	f002 f9ba 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8001400:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	4619      	mov	r1, r3
 8001418:	4806      	ldr	r0, [pc, #24]	; (8001434 <MX_GPIO_Init+0x144>)
 800141a:	f002 f9ab 	bl	8003774 <HAL_GPIO_Init>

}
 800141e:	bf00      	nop
 8001420:	3728      	adds	r7, #40	; 0x28
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40023800 	.word	0x40023800
 800142c:	40020000 	.word	0x40020000
 8001430:	40020400 	.word	0x40020400
 8001434:	40020800 	.word	0x40020800

08001438 <HAL_TIM_PeriodElapsedCallback>:
//	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
//}

// Timer 10 (TIM10) interrupt:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af02      	add	r7, sp, #8
 800143e:	6078      	str	r0, [r7, #4]
  if (htim == &htim10)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4ab3      	ldr	r2, [pc, #716]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001444:	4293      	cmp	r3, r2
 8001446:	f040 82b8 	bne.w	80019ba <HAL_TIM_PeriodElapsedCallback+0x582>
    // Variables declared globally for easier debugging.
    //    static float angleDq, alpha1, beta1, Vq, Vd, alpha2, beta2, cosGrid, sinGrid;
    // PLL variables end

	// Set pin: Start timer
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800144a:	2201      	movs	r2, #1
 800144c:	2140      	movs	r1, #64	; 0x40
 800144e:	48b1      	ldr	r0, [pc, #708]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001450:	f002 fb3c 	bl	8003acc <HAL_GPIO_WritePin>

    // ADCs
    timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 8001454:	4bb0      	ldr	r3, [pc, #704]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145a:	b21a      	sxth	r2, r3
 800145c:	4baf      	ldr	r3, [pc, #700]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800145e:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001460:	2201      	movs	r2, #1
 8001462:	2120      	movs	r1, #32
 8001464:	48ab      	ldr	r0, [pc, #684]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001466:	f002 fb31 	bl	8003acc <HAL_GPIO_WritePin>

    // ADC 1
    HAL_ADC_Start(&hadc1);
 800146a:	48ad      	ldr	r0, [pc, #692]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800146c:	f000 ff0a 	bl	8002284 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001470:	f04f 31ff 	mov.w	r1, #4294967295
 8001474:	48aa      	ldr	r0, [pc, #680]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001476:	f000 ffd7 	bl	8002428 <HAL_ADC_PollForConversion>
    adcValue1 = HAL_ADC_GetValue(&hadc1);
 800147a:	48a9      	ldr	r0, [pc, #676]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800147c:	f001 f9a0 	bl	80027c0 <HAL_ADC_GetValue>
 8001480:	4603      	mov	r3, r0
 8001482:	b29a      	uxth	r2, r3
 8001484:	4ba7      	ldr	r3, [pc, #668]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001486:	801a      	strh	r2, [r3, #0]

    // ADC 2
    HAL_ADC_Start(&hadc2);
 8001488:	48a7      	ldr	r0, [pc, #668]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800148a:	f000 fefb 	bl	8002284 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 800148e:	f04f 31ff 	mov.w	r1, #4294967295
 8001492:	48a5      	ldr	r0, [pc, #660]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001494:	f000 ffc8 	bl	8002428 <HAL_ADC_PollForConversion>
    adcValue2 = HAL_ADC_GetValue(&hadc2);
 8001498:	48a3      	ldr	r0, [pc, #652]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800149a:	f001 f991 	bl	80027c0 <HAL_ADC_GetValue>
 800149e:	4603      	mov	r3, r0
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	4ba2      	ldr	r3, [pc, #648]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80014a4:	801a      	strh	r2, [r3, #0]

	// ADC 3
    HAL_ADC_Start(&hadc3);
 80014a6:	48a2      	ldr	r0, [pc, #648]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014a8:	f000 feec 	bl	8002284 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 80014ac:	f04f 31ff 	mov.w	r1, #4294967295
 80014b0:	489f      	ldr	r0, [pc, #636]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014b2:	f000 ffb9 	bl	8002428 <HAL_ADC_PollForConversion>

    adcValue3 = HAL_ADC_GetValue(&hadc3);
 80014b6:	489e      	ldr	r0, [pc, #632]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014b8:	f001 f982 	bl	80027c0 <HAL_ADC_GetValue>
 80014bc:	4603      	mov	r3, r0
 80014be:	b29a      	uxth	r2, r3
 80014c0:	4b9c      	ldr	r3, [pc, #624]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80014c2:	801a      	strh	r2, [r3, #0]
    timingArray[0] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 80014c4:	4b94      	ldr	r3, [pc, #592]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	4b93      	ldr	r3, [pc, #588]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80014ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	b21a      	sxth	r2, r3
 80014da:	4b97      	ldr	r3, [pc, #604]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80014dc:	801a      	strh	r2, [r3, #0]




    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	2120      	movs	r1, #32
 80014e2:	488c      	ldr	r0, [pc, #560]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80014e4:	f002 faf2 	bl	8003acc <HAL_GPIO_WritePin>


    timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 80014e8:	4b8b      	ldr	r3, [pc, #556]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	4b8a      	ldr	r3, [pc, #552]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80014f2:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80014f4:	2201      	movs	r2, #1
 80014f6:	2120      	movs	r1, #32
 80014f8:	4886      	ldr	r0, [pc, #536]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80014fa:	f002 fae7 	bl	8003acc <HAL_GPIO_WritePin>

    phaseA = (float)adcValue1/(0xFFF+1)*3.3f - 1.65f;
 80014fe:	4b89      	ldr	r3, [pc, #548]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	ee07 3a90 	vmov	s15, r3
 8001506:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800150a:	eddf 6a8c 	vldr	s13, [pc, #560]	; 800173c <HAL_TIM_PeriodElapsedCallback+0x304>
 800150e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001512:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8001740 <HAL_TIM_PeriodElapsedCallback+0x308>
 8001516:	ee67 7a87 	vmul.f32	s15, s15, s14
 800151a:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8001744 <HAL_TIM_PeriodElapsedCallback+0x30c>
 800151e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001522:	4b89      	ldr	r3, [pc, #548]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001524:	edc3 7a00 	vstr	s15, [r3]
    phaseB = (float)adcValue2/(0xFFF+1)*3.3f - 1.65f;
 8001528:	4b80      	ldr	r3, [pc, #512]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800152a:	881b      	ldrh	r3, [r3, #0]
 800152c:	ee07 3a90 	vmov	s15, r3
 8001530:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001534:	eddf 6a81 	vldr	s13, [pc, #516]	; 800173c <HAL_TIM_PeriodElapsedCallback+0x304>
 8001538:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153c:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8001740 <HAL_TIM_PeriodElapsedCallback+0x308>
 8001540:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001544:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001744 <HAL_TIM_PeriodElapsedCallback+0x30c>
 8001548:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800154c:	4b7f      	ldr	r3, [pc, #508]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x314>)
 800154e:	edc3 7a00 	vstr	s15, [r3]
    phaseC = (float)adcValue3/(0xFFF+1)*3.3f - 1.65f;
 8001552:	4b78      	ldr	r3, [pc, #480]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001554:	881b      	ldrh	r3, [r3, #0]
 8001556:	ee07 3a90 	vmov	s15, r3
 800155a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800155e:	eddf 6a77 	vldr	s13, [pc, #476]	; 800173c <HAL_TIM_PeriodElapsedCallback+0x304>
 8001562:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001566:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001740 <HAL_TIM_PeriodElapsedCallback+0x308>
 800156a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800156e:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001744 <HAL_TIM_PeriodElapsedCallback+0x30c>
 8001572:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001576:	4b76      	ldr	r3, [pc, #472]	; (8001750 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001578:	edc3 7a00 	vstr	s15, [r3]

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 800157c:	2200      	movs	r2, #0
 800157e:	2120      	movs	r1, #32
 8001580:	4864      	ldr	r0, [pc, #400]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001582:	f002 faa3 	bl	8003acc <HAL_GPIO_WritePin>
    timingArray[1] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 8001586:	4b64      	ldr	r3, [pc, #400]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158c:	b29a      	uxth	r2, r3
 800158e:	4b63      	ldr	r3, [pc, #396]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001594:	b29b      	uxth	r3, r3
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	b29b      	uxth	r3, r3
 800159a:	b21a      	sxth	r2, r3
 800159c:	4b66      	ldr	r3, [pc, #408]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800159e:	805a      	strh	r2, [r3, #2]

    // PLL Start
    //--------------------------------------------------------------------------------------------
    angleDq = angleDq + T_SAMPLE*F_RAD;
 80015a0:	4b6c      	ldr	r3, [pc, #432]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80015a2:	edd3 7a00 	vldr	s15, [r3]
 80015a6:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001758 <HAL_TIM_PeriodElapsedCallback+0x320>
 80015aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015ae:	4b69      	ldr	r3, [pc, #420]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80015b0:	edc3 7a00 	vstr	s15, [r3]
    if (angleDq > TWO_PI)
 80015b4:	4b67      	ldr	r3, [pc, #412]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff f90f 	bl	80007dc <__aeabi_f2d>
 80015be:	a352      	add	r3, pc, #328	; (adr r3, 8001708 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80015c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c4:	f7ff f9e0 	bl	8000988 <__aeabi_dcmpgt>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d012      	beq.n	80015f4 <HAL_TIM_PeriodElapsedCallback+0x1bc>
    {
    	angleDq = angleDq - TWO_PI;
 80015ce:	4b61      	ldr	r3, [pc, #388]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff f902 	bl	80007dc <__aeabi_f2d>
 80015d8:	a34b      	add	r3, pc, #300	; (adr r3, 8001708 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80015da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015de:	f7fe ff9d 	bl	800051c <__aeabi_dsub>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f7ff f9d7 	bl	800099c <__aeabi_d2f>
 80015ee:	4603      	mov	r3, r0
 80015f0:	4a58      	ldr	r2, [pc, #352]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80015f2:	6013      	str	r3, [r2, #0]
    //    phaseA = sinf(angleDq);
    //	phaseB = sinf(angleDq-RAD_120);
    //	phaseC = sinf(angleDq+RAD_120);

	// abc -> alpha beta
	timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 80015f4:	4b48      	ldr	r3, [pc, #288]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	4b47      	ldr	r3, [pc, #284]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80015fe:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001600:	2201      	movs	r2, #1
 8001602:	2120      	movs	r1, #32
 8001604:	4843      	ldr	r0, [pc, #268]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001606:	f002 fa61 	bl	8003acc <HAL_GPIO_WritePin>

    abc_to_alphabeta(phaseA, phaseB, phaseC, &alpha1, &beta1);
 800160a:	4b4f      	ldr	r3, [pc, #316]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800160c:	edd3 7a00 	vldr	s15, [r3]
 8001610:	4b4e      	ldr	r3, [pc, #312]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8001612:	ed93 7a00 	vldr	s14, [r3]
 8001616:	4b4e      	ldr	r3, [pc, #312]	; (8001750 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001618:	edd3 6a00 	vldr	s13, [r3]
 800161c:	494f      	ldr	r1, [pc, #316]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800161e:	4850      	ldr	r0, [pc, #320]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001620:	eeb0 1a66 	vmov.f32	s2, s13
 8001624:	eef0 0a47 	vmov.f32	s1, s14
 8001628:	eeb0 0a67 	vmov.f32	s0, s15
 800162c:	f004 fde4 	bl	80061f8 <abc_to_alphabeta>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	2120      	movs	r1, #32
 8001634:	4837      	ldr	r0, [pc, #220]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001636:	f002 fa49 	bl	8003acc <HAL_GPIO_WritePin>
    timingArray[2] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 800163a:	4b37      	ldr	r3, [pc, #220]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	b29a      	uxth	r2, r3
 8001642:	4b36      	ldr	r3, [pc, #216]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001644:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001648:	b29b      	uxth	r3, r3
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	b29b      	uxth	r3, r3
 800164e:	b21a      	sxth	r2, r3
 8001650:	4b39      	ldr	r3, [pc, #228]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001652:	809a      	strh	r2, [r3, #4]

    // alpha beta -> DQ
    timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 8001654:	4b30      	ldr	r3, [pc, #192]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165a:	b21a      	sxth	r2, r3
 800165c:	4b2f      	ldr	r3, [pc, #188]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800165e:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001660:	2201      	movs	r2, #1
 8001662:	2120      	movs	r1, #32
 8001664:	482b      	ldr	r0, [pc, #172]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001666:	f002 fa31 	bl	8003acc <HAL_GPIO_WritePin>

    alphabeta_to_dq(alpha1, beta1, angleDq, &Vd, &Vq);
 800166a:	4b3d      	ldr	r3, [pc, #244]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800166c:	edd3 7a00 	vldr	s15, [r3]
 8001670:	4b3a      	ldr	r3, [pc, #232]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001672:	ed93 7a00 	vldr	s14, [r3]
 8001676:	4b37      	ldr	r3, [pc, #220]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8001678:	edd3 6a00 	vldr	s13, [r3]
 800167c:	4939      	ldr	r1, [pc, #228]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800167e:	483a      	ldr	r0, [pc, #232]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001680:	eeb0 1a66 	vmov.f32	s2, s13
 8001684:	eef0 0a47 	vmov.f32	s1, s14
 8001688:	eeb0 0a67 	vmov.f32	s0, s15
 800168c:	f004 fe00 	bl	8006290 <alphabeta_to_dq>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001690:	2200      	movs	r2, #0
 8001692:	2120      	movs	r1, #32
 8001694:	481f      	ldr	r0, [pc, #124]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001696:	f002 fa19 	bl	8003acc <HAL_GPIO_WritePin>
    timingArray[3] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 800169a:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	4b1e      	ldr	r3, [pc, #120]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80016a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	4b21      	ldr	r3, [pc, #132]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80016b2:	80da      	strh	r2, [r3, #6]

    // MAF
    timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 80016b4:	4b18      	ldr	r3, [pc, #96]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ba:	b21a      	sxth	r2, r3
 80016bc:	4b17      	ldr	r3, [pc, #92]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80016be:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80016c0:	2201      	movs	r2, #1
 80016c2:	2120      	movs	r1, #32
 80016c4:	4813      	ldr	r0, [pc, #76]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80016c6:	f002 fa01 	bl	8003acc <HAL_GPIO_WritePin>

	maf(&Vd, &Vq, &VdMaf, &VqMaf);
 80016ca:	4b28      	ldr	r3, [pc, #160]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80016cc:	4a28      	ldr	r2, [pc, #160]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80016ce:	4925      	ldr	r1, [pc, #148]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80016d0:	4825      	ldr	r0, [pc, #148]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80016d2:	f004 fd1f 	bl	8006114 <maf>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2120      	movs	r1, #32
 80016da:	480e      	ldr	r0, [pc, #56]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80016dc:	f002 f9f6 	bl	8003acc <HAL_GPIO_WritePin>
	timingArray[4] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 80016e0:	4b0d      	ldr	r3, [pc, #52]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80016ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80016f8:	811a      	strh	r2, [r3, #8]

	// DQ -> alpha beta
	timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001700:	e038      	b.n	8001774 <HAL_TIM_PeriodElapsedCallback+0x33c>
 8001702:	bf00      	nop
 8001704:	f3af 8000 	nop.w
 8001708:	54442c46 	.word	0x54442c46
 800170c:	401921fb 	.word	0x401921fb
 8001710:	20000878 	.word	0x20000878
 8001714:	40020800 	.word	0x40020800
 8001718:	20011ba4 	.word	0x20011ba4
 800171c:	20011bf0 	.word	0x20011bf0
 8001720:	20000900 	.word	0x20000900
 8001724:	20011b98 	.word	0x20011b98
 8001728:	2000082c 	.word	0x2000082c
 800172c:	200008e8 	.word	0x200008e8
 8001730:	2000094c 	.word	0x2000094c
 8001734:	20000828 	.word	0x20000828
 8001738:	200008d4 	.word	0x200008d4
 800173c:	45800000 	.word	0x45800000
 8001740:	40533333 	.word	0x40533333
 8001744:	3fd33333 	.word	0x3fd33333
 8001748:	200008c0 	.word	0x200008c0
 800174c:	20011c14 	.word	0x20011c14
 8001750:	20011b8c 	.word	0x20011b8c
 8001754:	20011c64 	.word	0x20011c64
 8001758:	3d00adfd 	.word	0x3d00adfd
 800175c:	20011bf4 	.word	0x20011bf4
 8001760:	200008cc 	.word	0x200008cc
 8001764:	200008d0 	.word	0x200008d0
 8001768:	200008c4 	.word	0x200008c4
 800176c:	20011b90 	.word	0x20011b90
 8001770:	20000874 	.word	0x20000874
 8001774:	b21a      	sxth	r2, r3
 8001776:	4b93      	ldr	r3, [pc, #588]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8001778:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 800177a:	2201      	movs	r2, #1
 800177c:	2120      	movs	r1, #32
 800177e:	4892      	ldr	r0, [pc, #584]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8001780:	f002 f9a4 	bl	8003acc <HAL_GPIO_WritePin>

    dq_to_alphabeta(VdMaf, VqMaf, angleDq, &alpha2, &beta2);
 8001784:	4b91      	ldr	r3, [pc, #580]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x594>)
 8001786:	edd3 7a00 	vldr	s15, [r3]
 800178a:	4b91      	ldr	r3, [pc, #580]	; (80019d0 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800178c:	ed93 7a00 	vldr	s14, [r3]
 8001790:	4b90      	ldr	r3, [pc, #576]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001792:	edd3 6a00 	vldr	s13, [r3]
 8001796:	4990      	ldr	r1, [pc, #576]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8001798:	4890      	ldr	r0, [pc, #576]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800179a:	eeb0 1a66 	vmov.f32	s2, s13
 800179e:	eef0 0a47 	vmov.f32	s1, s14
 80017a2:	eeb0 0a67 	vmov.f32	s0, s15
 80017a6:	f004 fdba 	bl	800631e <dq_to_alphabeta>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2120      	movs	r1, #32
 80017ae:	4886      	ldr	r0, [pc, #536]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80017b0:	f002 f98c 	bl	8003acc <HAL_GPIO_WritePin>
	timingArray[5] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 80017b4:	4b8a      	ldr	r3, [pc, #552]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	4b81      	ldr	r3, [pc, #516]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80017be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	4b86      	ldr	r3, [pc, #536]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80017cc:	815a      	strh	r2, [r3, #10]


	// sinGrid & cosGrid
	timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 80017ce:	4b84      	ldr	r3, [pc, #528]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d4:	b21a      	sxth	r2, r3
 80017d6:	4b7b      	ldr	r3, [pc, #492]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80017d8:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80017da:	2201      	movs	r2, #1
 80017dc:	2120      	movs	r1, #32
 80017de:	487a      	ldr	r0, [pc, #488]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80017e0:	f002 f974 	bl	8003acc <HAL_GPIO_WritePin>

    cos_sin_grid(alpha2, beta2, &cosGrid, &sinGrid);
 80017e4:	4b7d      	ldr	r3, [pc, #500]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 80017e6:	edd3 7a00 	vldr	s15, [r3]
 80017ea:	4b7b      	ldr	r3, [pc, #492]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80017ec:	ed93 7a00 	vldr	s14, [r3]
 80017f0:	497d      	ldr	r1, [pc, #500]	; (80019e8 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 80017f2:	487e      	ldr	r0, [pc, #504]	; (80019ec <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 80017f4:	eef0 0a47 	vmov.f32	s1, s14
 80017f8:	eeb0 0a67 	vmov.f32	s0, s15
 80017fc:	f004 fdd4 	bl	80063a8 <cos_sin_grid>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	2120      	movs	r1, #32
 8001804:	4870      	ldr	r0, [pc, #448]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8001806:	f002 f961 	bl	8003acc <HAL_GPIO_WritePin>
    timingArray[6] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 800180a:	4b75      	ldr	r3, [pc, #468]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001810:	b29a      	uxth	r2, r3
 8001812:	4b6c      	ldr	r3, [pc, #432]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8001814:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001818:	b29b      	uxth	r3, r3
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	b29b      	uxth	r3, r3
 800181e:	b21a      	sxth	r2, r3
 8001820:	4b70      	ldr	r3, [pc, #448]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001822:	819a      	strh	r2, [r3, #12]

    // Phase detector
    timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 8001824:	4b6e      	ldr	r3, [pc, #440]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182a:	b21a      	sxth	r2, r3
 800182c:	4b65      	ldr	r3, [pc, #404]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800182e:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2120      	movs	r1, #32
 8001834:	4864      	ldr	r0, [pc, #400]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8001836:	f002 f949 	bl	8003acc <HAL_GPIO_WritePin>

    phaseError = phase_detector(cosGrid, sinGrid, anglePllComp);
 800183a:	4b6c      	ldr	r3, [pc, #432]	; (80019ec <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800183c:	edd3 7a00 	vldr	s15, [r3]
 8001840:	4b69      	ldr	r3, [pc, #420]	; (80019e8 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8001842:	ed93 7a00 	vldr	s14, [r3]
 8001846:	4b6a      	ldr	r3, [pc, #424]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001848:	edd3 6a00 	vldr	s13, [r3]
 800184c:	eeb0 1a66 	vmov.f32	s2, s13
 8001850:	eef0 0a47 	vmov.f32	s1, s14
 8001854:	eeb0 0a67 	vmov.f32	s0, s15
 8001858:	f004 ff0c 	bl	8006674 <phase_detector>
 800185c:	eef0 7a40 	vmov.f32	s15, s0
 8001860:	4b64      	ldr	r3, [pc, #400]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001862:	edc3 7a00 	vstr	s15, [r3]

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001866:	2200      	movs	r2, #0
 8001868:	2120      	movs	r1, #32
 800186a:	4857      	ldr	r0, [pc, #348]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800186c:	f002 f92e 	bl	8003acc <HAL_GPIO_WritePin>
    timingArray[7] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 8001870:	4b5b      	ldr	r3, [pc, #364]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001876:	b29a      	uxth	r2, r3
 8001878:	4b52      	ldr	r3, [pc, #328]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800187a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800187e:	b29b      	uxth	r3, r3
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	b29b      	uxth	r3, r3
 8001884:	b21a      	sxth	r2, r3
 8001886:	4b57      	ldr	r3, [pc, #348]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001888:	81da      	strh	r2, [r3, #14]

    // PI-regulator
    timer_temp = __HAL_TIM_GET_COUNTER(&htim1);
 800188a:	4b55      	ldr	r3, [pc, #340]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001890:	b21a      	sxth	r2, r3
 8001892:	4b4c      	ldr	r3, [pc, #304]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8001894:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001896:	2201      	movs	r2, #1
 8001898:	2120      	movs	r1, #32
 800189a:	484b      	ldr	r0, [pc, #300]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800189c:	f002 f916 	bl	8003acc <HAL_GPIO_WritePin>

    pi_regulator(phaseError, F_RAD, ki, kp, kPhi, T_SAMPLE, &anglePll, &anglePllComp);
 80018a0:	4b54      	ldr	r3, [pc, #336]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80018a2:	edd3 7a00 	vldr	s15, [r3]
 80018a6:	4b54      	ldr	r3, [pc, #336]	; (80019f8 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 80018a8:	ed93 7a00 	vldr	s14, [r3]
 80018ac:	4b53      	ldr	r3, [pc, #332]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 80018ae:	edd3 6a00 	vldr	s13, [r3]
 80018b2:	4b53      	ldr	r3, [pc, #332]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80018b4:	ed93 6a00 	vldr	s12, [r3]
 80018b8:	494d      	ldr	r1, [pc, #308]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80018ba:	4852      	ldr	r0, [pc, #328]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80018bc:	eddf 2a52 	vldr	s5, [pc, #328]	; 8001a08 <HAL_TIM_PeriodElapsedCallback+0x5d0>
 80018c0:	eeb0 2a46 	vmov.f32	s4, s12
 80018c4:	eef0 1a66 	vmov.f32	s3, s13
 80018c8:	eeb0 1a47 	vmov.f32	s2, s14
 80018cc:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8001a0c <HAL_TIM_PeriodElapsedCallback+0x5d4>
 80018d0:	eeb0 0a67 	vmov.f32	s0, s15
 80018d4:	f004 fdb8 	bl	8006448 <pi_regulator>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	2120      	movs	r1, #32
 80018dc:	483a      	ldr	r0, [pc, #232]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80018de:	f002 f8f5 	bl	8003acc <HAL_GPIO_WritePin>
    timingArray[8] = __HAL_TIM_GET_COUNTER(&htim1) - timer_temp;
 80018e2:	4b3f      	ldr	r3, [pc, #252]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	4b36      	ldr	r3, [pc, #216]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80018ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	b21a      	sxth	r2, r3
 80018f8:	4b3a      	ldr	r3, [pc, #232]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80018fa:	821a      	strh	r2, [r3, #16]
//    temp = temp + 0.1f;
//    if (temp > 3.2f) {
//    	temp = 0.1;
//    }
    // DAC
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80018fc:	2201      	movs	r2, #1
 80018fe:	2120      	movs	r1, #32
 8001900:	4831      	ldr	r0, [pc, #196]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8001902:	f002 f8e3 	bl	8003acc <HAL_GPIO_WritePin>
    var_dac_f = (anglePll*0.5f + 0.05f) * 4096.0f/3.3f;	// +1 for offset for negative values, /3.3 for scaling
 8001906:	4b3f      	ldr	r3, [pc, #252]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001908:	edd3 7a00 	vldr	s15, [r3]
 800190c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001910:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001914:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001a10 <HAL_TIM_PeriodElapsedCallback+0x5d8>
 8001918:	ee77 7a87 	vadd.f32	s15, s15, s14
 800191c:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001a14 <HAL_TIM_PeriodElapsedCallback+0x5dc>
 8001920:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001924:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8001a18 <HAL_TIM_PeriodElapsedCallback+0x5e0>
 8001928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192c:	4b3b      	ldr	r3, [pc, #236]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 800192e:	edc3 7a00 	vstr	s15, [r3]
//    static float var;
//    var = temp;
//    var_dac_f = (var * 4096.0f/3.3f) +  var*(-0.0078) + 45.783;		// +1 for offset for negative values, /3.3 for scaling
//    var_dac_f = (var * 4096.0f/3.3f);		// +1 for offset for negative values, /3.3 for scaling
    var_dac = (uint16_t)var_dac_f; 			// Convert from float to uint16_t
 8001932:	4b3a      	ldr	r3, [pc, #232]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8001934:	edd3 7a00 	vldr	s15, [r3]
 8001938:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800193c:	ee17 3a90 	vmov	r3, s15
 8001940:	b29a      	uxth	r2, r3
 8001942:	4b37      	ldr	r3, [pc, #220]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8001944:	801a      	strh	r2, [r3, #0]

    HAL_DAC_Start(&hdac, DAC_CHANNEL_1); 	// Start the DAC
 8001946:	2100      	movs	r1, #0
 8001948:	4836      	ldr	r0, [pc, #216]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 800194a:	f001 fad0 	bl	8002eee <HAL_DAC_Start>
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, var_dac); // Set dac to digital value
 800194e:	4b34      	ldr	r3, [pc, #208]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	2200      	movs	r2, #0
 8001954:	2100      	movs	r1, #0
 8001956:	4833      	ldr	r0, [pc, #204]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8001958:	f001 fb1b 	bl	8002f92 <HAL_DAC_SetValue>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 800195c:	2200      	movs	r2, #0
 800195e:	2120      	movs	r1, #32
 8001960:	4819      	ldr	r0, [pc, #100]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8001962:	f002 f8b3 	bl	8003acc <HAL_GPIO_WritePin>
    ringBufData[6] 	= ((float)	VqMaf 			* (float)RING_BUF_SCALING);
    ringBufData[7]  = ((float)	anglePll 		* (float)RING_BUF_SCALING);
*/

    // Ring buffer for mini acceptance test @ 10 kHz:
    ringBufData[0]  = ((float)	anglePll 		* (float)RING_BUF_SCALING);
 8001966:	4b27      	ldr	r3, [pc, #156]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001968:	edd3 7a00 	vldr	s15, [r3]
 800196c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001a28 <HAL_TIM_PeriodElapsedCallback+0x5f0>
 8001970:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001974:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001978:	ee17 3a90 	vmov	r3, s15
 800197c:	b21a      	sxth	r2, r3
 800197e:	4b2b      	ldr	r3, [pc, #172]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8001980:	801a      	strh	r2, [r3, #0]
//    ringBufData[22] = timingArray[5];
//    ringBufData[23] = timingArray[6];
//    ringBufData[24] = timingArray[7];
//    ringBufData[25] = timingArray[8];

    ringBufFlag = circular_buffer(RING_BUF_LEN, ringBuf, ringBufData, ringBufTrigger2, ringBufReset, RING_BUF_SPLIT, &readStart);
 8001982:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001984:	781a      	ldrb	r2, [r3, #0]
 8001986:	4b2b      	ldr	r3, [pc, #172]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	492b      	ldr	r1, [pc, #172]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0x600>)
 800198c:	9101      	str	r1, [sp, #4]
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8001a3c <HAL_TIM_PeriodElapsedCallback+0x604>
 8001994:	4613      	mov	r3, r2
 8001996:	4a25      	ldr	r2, [pc, #148]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8001998:	4929      	ldr	r1, [pc, #164]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x608>)
 800199a:	f648 00b8 	movw	r0, #35000	; 0x88b8
 800199e:	f004 fe91 	bl	80066c4 <circular_buffer>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 80019a8:	701a      	strb	r2, [r3, #0]
	{
	  count++;
	}
	else
	{
	  count = 0;
 80019aa:	4b27      	ldr	r3, [pc, #156]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	801a      	strh	r2, [r3, #0]
	}


	// Reset pin: Stop timer
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	2140      	movs	r1, #64	; 0x40
 80019b4:	4804      	ldr	r0, [pc, #16]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80019b6:	f002 f889 	bl	8003acc <HAL_GPIO_WritePin>
  }
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20011bf0 	.word	0x20011bf0
 80019c8:	40020800 	.word	0x40020800
 80019cc:	20000874 	.word	0x20000874
 80019d0:	20011b90 	.word	0x20011b90
 80019d4:	20011c64 	.word	0x20011c64
 80019d8:	20000824 	.word	0x20000824
 80019dc:	20000948 	.word	0x20000948
 80019e0:	20011ba4 	.word	0x20011ba4
 80019e4:	200008d4 	.word	0x200008d4
 80019e8:	20011b94 	.word	0x20011b94
 80019ec:	20011ba0 	.word	0x20011ba0
 80019f0:	20011bec 	.word	0x20011bec
 80019f4:	200008c8 	.word	0x200008c8
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000004 	.word	0x20000004
 8001a00:	20000008 	.word	0x20000008
 8001a04:	20011c18 	.word	0x20011c18
 8001a08:	38d1b717 	.word	0x38d1b717
 8001a0c:	439d1463 	.word	0x439d1463
 8001a10:	3d4ccccd 	.word	0x3d4ccccd
 8001a14:	45800000 	.word	0x45800000
 8001a18:	40533333 	.word	0x40533333
 8001a1c:	20011b9c 	.word	0x20011b9c
 8001a20:	20011c10 	.word	0x20011c10
 8001a24:	20000a08 	.word	0x20000a08
 8001a28:	459c4000 	.word	0x459c4000
 8001a2c:	20011bf8 	.word	0x20011bf8
 8001a30:	2000009c 	.word	0x2000009c
 8001a34:	2000009f 	.word	0x2000009f
 8001a38:	20011c60 	.word	0x20011c60
 8001a3c:	00000000 	.word	0x00000000
 8001a40:	20000a1c 	.word	0x20000a1c
 8001a44:	2000009d 	.word	0x2000009d
 8001a48:	200000a0 	.word	0x200000a0

08001a4c <print_ring_buf_v2>:
//  Description :   prints the ring buffer values
//  Parameters  :   uint16_t bufferSize: The amount of sampling points that the circularBuffer can contain
//                  uint16_t circularBuffer: Pointer to circular buffer array
//                  uint16_t readStart: starting index of the circular buffer
//  Returns     :	none
uint8_t print_ring_buf_v2(uint16_t bufferSize, int16_t circularBuffer[][RING_BUF_SIZE], uint16_t readStart) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	6039      	str	r1, [r7, #0]
 8001a56:	80fb      	strh	r3, [r7, #6]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	80bb      	strh	r3, [r7, #4]
    static uint16_t pos			=	0;		// Track position of array

    static char msg[250];	// Initialize string to be written to USART

    // Initialize readIndex to readStart
    if (!init) {
 8001a5c:	4b41      	ldr	r3, [pc, #260]	; (8001b64 <print_ring_buf_v2+0x118>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d105      	bne.n	8001a70 <print_ring_buf_v2+0x24>
        readIndex = readStart;
 8001a64:	4a40      	ldr	r2, [pc, #256]	; (8001b68 <print_ring_buf_v2+0x11c>)
 8001a66:	88bb      	ldrh	r3, [r7, #4]
 8001a68:	8013      	strh	r3, [r2, #0]
        init = 1;
 8001a6a:	4b3e      	ldr	r3, [pc, #248]	; (8001b64 <print_ring_buf_v2+0x118>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	701a      	strb	r2, [r3, #0]
    }

//	sprintf(msg, "phaseA, phaseB, phaseC, alpha1, beta1, Vd, Vq, VdMaf, VqMaf, alpha2, beta2, cosGrid, sinGrid, phaseError, anglePll, anglePllComp, angleDq, t_adc, t_3p_sin, t_abc_ab, t_ab_dq, t_maf, t_dq_ab, t_sin_cos, t_phase_d, t_pi_regulator \r\n");
//    sprintf(msg, "phaseA, phaseB, phaseC, alpha1, beta1, Vd, Vq, VdMaf, VqMaf, alpha2, beta2, cosGrid, sinGrid, phaseError, anglePll, anglePllComp, angleDq\r\n");
//    sprintf(msg, "phaseA, phaseB, phaseC, Vd, Vq, VdMaf, VqMaf, anglePll\r\n");
    sprintf(msg, "anglePll\r\n");
 8001a70:	493e      	ldr	r1, [pc, #248]	; (8001b6c <print_ring_buf_v2+0x120>)
 8001a72:	483f      	ldr	r0, [pc, #252]	; (8001b70 <print_ring_buf_v2+0x124>)
 8001a74:	f004 ff1e 	bl	80068b4 <siprintf>

//    sprintf(msg, "phaseA, phaseB, phaseC, VdMaf, VqMaf, cosGrid, sinGrid, phaseError, anglePll, angleDq\r\n");

	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a78:	483d      	ldr	r0, [pc, #244]	; (8001b70 <print_ring_buf_v2+0x124>)
 8001a7a:	f7fe fbc9 	bl	8000210 <strlen>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	f04f 33ff 	mov.w	r3, #4294967295
 8001a86:	493a      	ldr	r1, [pc, #232]	; (8001b70 <print_ring_buf_v2+0x124>)
 8001a88:	483a      	ldr	r0, [pc, #232]	; (8001b74 <print_ring_buf_v2+0x128>)
 8001a8a:	f003 fd88 	bl	800559e <HAL_UART_Transmit>


    for (int i = 0; i < bufferSize; i++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	e05d      	b.n	8001b50 <print_ring_buf_v2+0x104>
    {
        //printf("Buffervalue at index [%d] = %d\n", readIndex, circularBuffer[readIndex]);

//    	sprintf(msg, "%d, %d, %d, %d\r\n", circularBuffer[readIndex][0], circularBuffer[readIndex][1],
//									circularBuffer[readIndex][2], circularBuffer[readIndex][3]);	// Update message for usart print
    	for (int n = 0; n < (RING_BUF_SIZE); n++) {
 8001a94:	2300      	movs	r3, #0
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	e038      	b.n	8001b0c <print_ring_buf_v2+0xc0>

    		if (n < RING_BUF_SIZE-1) {
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	da19      	bge.n	8001ad4 <print_ring_buf_v2+0x88>
    			pos += sprintf(&msg[pos], "%d, ", circularBuffer[readIndex][n]);
 8001aa0:	4b35      	ldr	r3, [pc, #212]	; (8001b78 <print_ring_buf_v2+0x12c>)
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4b32      	ldr	r3, [pc, #200]	; (8001b70 <print_ring_buf_v2+0x124>)
 8001aa8:	18d0      	adds	r0, r2, r3
 8001aaa:	4b2f      	ldr	r3, [pc, #188]	; (8001b68 <print_ring_buf_v2+0x11c>)
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	68ba      	ldr	r2, [r7, #8]
 8001ab6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001aba:	461a      	mov	r2, r3
 8001abc:	492f      	ldr	r1, [pc, #188]	; (8001b7c <print_ring_buf_v2+0x130>)
 8001abe:	f004 fef9 	bl	80068b4 <siprintf>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	4b2c      	ldr	r3, [pc, #176]	; (8001b78 <print_ring_buf_v2+0x12c>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	4413      	add	r3, r2
 8001acc:	b29a      	uxth	r2, r3
 8001ace:	4b2a      	ldr	r3, [pc, #168]	; (8001b78 <print_ring_buf_v2+0x12c>)
 8001ad0:	801a      	strh	r2, [r3, #0]
 8001ad2:	e018      	b.n	8001b06 <print_ring_buf_v2+0xba>
    		}
    		else {
    			pos += sprintf(&msg[pos], "%d\r\n", circularBuffer[readIndex][n]);
 8001ad4:	4b28      	ldr	r3, [pc, #160]	; (8001b78 <print_ring_buf_v2+0x12c>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b25      	ldr	r3, [pc, #148]	; (8001b70 <print_ring_buf_v2+0x124>)
 8001adc:	18d0      	adds	r0, r2, r3
 8001ade:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <print_ring_buf_v2+0x11c>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001aee:	461a      	mov	r2, r3
 8001af0:	4923      	ldr	r1, [pc, #140]	; (8001b80 <print_ring_buf_v2+0x134>)
 8001af2:	f004 fedf 	bl	80068b4 <siprintf>
 8001af6:	4603      	mov	r3, r0
 8001af8:	b29a      	uxth	r2, r3
 8001afa:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <print_ring_buf_v2+0x12c>)
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	4b1d      	ldr	r3, [pc, #116]	; (8001b78 <print_ring_buf_v2+0x12c>)
 8001b04:	801a      	strh	r2, [r3, #0]
    	for (int n = 0; n < (RING_BUF_SIZE); n++) {
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	ddc3      	ble.n	8001a9a <print_ring_buf_v2+0x4e>
											circularBuffer[readIndex][24], circularBuffer[readIndex][25]);	// Update message for usart print

    	// sprintf(msg, "[%d] = %d\r\n", readIndex, circularBuffer[readIndex]);	// Update message for usart print
		*/

    	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b12:	4817      	ldr	r0, [pc, #92]	; (8001b70 <print_ring_buf_v2+0x124>)
 8001b14:	f7fe fb7c 	bl	8000210 <strlen>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b20:	4913      	ldr	r1, [pc, #76]	; (8001b70 <print_ring_buf_v2+0x124>)
 8001b22:	4814      	ldr	r0, [pc, #80]	; (8001b74 <print_ring_buf_v2+0x128>)
 8001b24:	f003 fd3b 	bl	800559e <HAL_UART_Transmit>
    	/*
    	huart2.Instance->CR3 |= USART_CR3_DMAT;
    	HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg,
    							(uint32_t)&huart2.Instance->DR, strlen(msg));
		*/
    	pos = 0;	// Reset pos
 8001b28:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <print_ring_buf_v2+0x12c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	801a      	strh	r2, [r3, #0]
        readIndex++;
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <print_ring_buf_v2+0x11c>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	3301      	adds	r3, #1
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <print_ring_buf_v2+0x11c>)
 8001b38:	801a      	strh	r2, [r3, #0]
        if (readIndex > (bufferSize-1)) {
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	; (8001b68 <print_ring_buf_v2+0x11c>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	88fa      	ldrh	r2, [r7, #6]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d802      	bhi.n	8001b4a <print_ring_buf_v2+0xfe>
            readIndex = 0;
 8001b44:	4b08      	ldr	r3, [pc, #32]	; (8001b68 <print_ring_buf_v2+0x11c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < bufferSize; i++)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	88fb      	ldrh	r3, [r7, #6]
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	db9d      	blt.n	8001a94 <print_ring_buf_v2+0x48>
        }
    }
    return 1;
 8001b58:	2301      	movs	r3, #1

}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	200000a2 	.word	0x200000a2
 8001b68:	200000a4 	.word	0x200000a4
 8001b6c:	08008414 	.word	0x08008414
 8001b70:	200000a8 	.word	0x200000a8
 8001b74:	20011c1c 	.word	0x20011c1c
 8001b78:	200001a2 	.word	0x200001a2
 8001b7c:	08008420 	.word	0x08008420
 8001b80:	08008428 	.word	0x08008428

08001b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b88:	b672      	cpsid	i
}
 8001b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <Error_Handler+0x8>
	...

08001b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <HAL_MspInit+0x4c>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9e:	4a0f      	ldr	r2, [pc, #60]	; (8001bdc <HAL_MspInit+0x4c>)
 8001ba0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <HAL_MspInit+0x4c>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	603b      	str	r3, [r7, #0]
 8001bb6:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <HAL_MspInit+0x4c>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	4a08      	ldr	r2, [pc, #32]	; (8001bdc <HAL_MspInit+0x4c>)
 8001bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc2:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <HAL_MspInit+0x4c>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	603b      	str	r3, [r7, #0]
 8001bcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800

08001be0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08e      	sub	sp, #56	; 0x38
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a51      	ldr	r2, [pc, #324]	; (8001d44 <HAL_ADC_MspInit+0x164>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d130      	bne.n	8001c64 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	623b      	str	r3, [r7, #32]
 8001c06:	4b50      	ldr	r3, [pc, #320]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	4a4f      	ldr	r2, [pc, #316]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c10:	6453      	str	r3, [r2, #68]	; 0x44
 8001c12:	4b4d      	ldr	r3, [pc, #308]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1a:	623b      	str	r3, [r7, #32]
 8001c1c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61fb      	str	r3, [r7, #28]
 8001c22:	4b49      	ldr	r3, [pc, #292]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	4a48      	ldr	r2, [pc, #288]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2e:	4b46      	ldr	r3, [pc, #280]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	61fb      	str	r3, [r7, #28]
 8001c38:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	483f      	ldr	r0, [pc, #252]	; (8001d4c <HAL_ADC_MspInit+0x16c>)
 8001c4e:	f001 fd91 	bl	8003774 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	2012      	movs	r0, #18
 8001c58:	f001 f8f1 	bl	8002e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c5c:	2012      	movs	r0, #18
 8001c5e:	f001 f90a 	bl	8002e76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001c62:	e06a      	b.n	8001d3a <HAL_ADC_MspInit+0x15a>
  else if(hadc->Instance==ADC2)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a39      	ldr	r2, [pc, #228]	; (8001d50 <HAL_ADC_MspInit+0x170>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d130      	bne.n	8001cd0 <HAL_ADC_MspInit+0xf0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61bb      	str	r3, [r7, #24]
 8001c72:	4b35      	ldr	r3, [pc, #212]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	4a34      	ldr	r2, [pc, #208]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7e:	4b32      	ldr	r3, [pc, #200]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c86:	61bb      	str	r3, [r7, #24]
 8001c88:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	617b      	str	r3, [r7, #20]
 8001c8e:	4b2e      	ldr	r3, [pc, #184]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	4a2d      	ldr	r2, [pc, #180]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9a:	4b2b      	ldr	r3, [pc, #172]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	617b      	str	r3, [r7, #20]
 8001ca4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001caa:	2303      	movs	r3, #3
 8001cac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4824      	ldr	r0, [pc, #144]	; (8001d4c <HAL_ADC_MspInit+0x16c>)
 8001cba:	f001 fd5b 	bl	8003774 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	2012      	movs	r0, #18
 8001cc4:	f001 f8bb 	bl	8002e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001cc8:	2012      	movs	r0, #18
 8001cca:	f001 f8d4 	bl	8002e76 <HAL_NVIC_EnableIRQ>
}
 8001cce:	e034      	b.n	8001d3a <HAL_ADC_MspInit+0x15a>
  else if(hadc->Instance==ADC3)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a1f      	ldr	r2, [pc, #124]	; (8001d54 <HAL_ADC_MspInit+0x174>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d12f      	bne.n	8001d3a <HAL_ADC_MspInit+0x15a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b1a      	ldr	r3, [pc, #104]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce2:	4a19      	ldr	r2, [pc, #100]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001ce4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ce8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cea:	4b17      	ldr	r3, [pc, #92]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a12      	ldr	r2, [pc, #72]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <HAL_ADC_MspInit+0x168>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d12:	2301      	movs	r3, #1
 8001d14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d16:	2303      	movs	r3, #3
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d22:	4619      	mov	r1, r3
 8001d24:	480c      	ldr	r0, [pc, #48]	; (8001d58 <HAL_ADC_MspInit+0x178>)
 8001d26:	f001 fd25 	bl	8003774 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	2012      	movs	r0, #18
 8001d30:	f001 f885 	bl	8002e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001d34:	2012      	movs	r0, #18
 8001d36:	f001 f89e 	bl	8002e76 <HAL_NVIC_EnableIRQ>
}
 8001d3a:	bf00      	nop
 8001d3c:	3738      	adds	r7, #56	; 0x38
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40012000 	.word	0x40012000
 8001d48:	40023800 	.word	0x40023800
 8001d4c:	40020000 	.word	0x40020000
 8001d50:	40012100 	.word	0x40012100
 8001d54:	40012200 	.word	0x40012200
 8001d58:	40020800 	.word	0x40020800

08001d5c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	; 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a17      	ldr	r2, [pc, #92]	; (8001dd8 <HAL_DAC_MspInit+0x7c>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d127      	bne.n	8001dce <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	4b16      	ldr	r3, [pc, #88]	; (8001ddc <HAL_DAC_MspInit+0x80>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	4a15      	ldr	r2, [pc, #84]	; (8001ddc <HAL_DAC_MspInit+0x80>)
 8001d88:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8e:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <HAL_DAC_MspInit+0x80>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <HAL_DAC_MspInit+0x80>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a0e      	ldr	r2, [pc, #56]	; (8001ddc <HAL_DAC_MspInit+0x80>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <HAL_DAC_MspInit+0x80>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001db6:	2310      	movs	r3, #16
 8001db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4805      	ldr	r0, [pc, #20]	; (8001de0 <HAL_DAC_MspInit+0x84>)
 8001dca:	f001 fcd3 	bl	8003774 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001dce:	bf00      	nop
 8001dd0:	3728      	adds	r7, #40	; 0x28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40007400 	.word	0x40007400
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40020000 	.word	0x40020000

08001de4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1c      	ldr	r2, [pc, #112]	; (8001e64 <HAL_TIM_Base_MspInit+0x80>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d116      	bne.n	8001e24 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	4b1b      	ldr	r3, [pc, #108]	; (8001e68 <HAL_TIM_Base_MspInit+0x84>)
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	4a1a      	ldr	r2, [pc, #104]	; (8001e68 <HAL_TIM_Base_MspInit+0x84>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6453      	str	r3, [r2, #68]	; 0x44
 8001e06:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <HAL_TIM_Base_MspInit+0x84>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	60fb      	str	r3, [r7, #12]
 8001e10:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2100      	movs	r1, #0
 8001e16:	2019      	movs	r0, #25
 8001e18:	f001 f811 	bl	8002e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e1c:	2019      	movs	r0, #25
 8001e1e:	f001 f82a 	bl	8002e76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001e22:	e01a      	b.n	8001e5a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a10      	ldr	r2, [pc, #64]	; (8001e6c <HAL_TIM_Base_MspInit+0x88>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d115      	bne.n	8001e5a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	4b0d      	ldr	r3, [pc, #52]	; (8001e68 <HAL_TIM_Base_MspInit+0x84>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	4a0c      	ldr	r2, [pc, #48]	; (8001e68 <HAL_TIM_Base_MspInit+0x84>)
 8001e38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	; (8001e68 <HAL_TIM_Base_MspInit+0x84>)
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e46:	60bb      	str	r3, [r7, #8]
 8001e48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	2019      	movs	r0, #25
 8001e50:	f000 fff5 	bl	8002e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e54:	2019      	movs	r0, #25
 8001e56:	f001 f80e 	bl	8002e76 <HAL_NVIC_EnableIRQ>
}
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40010000 	.word	0x40010000
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	40014400 	.word	0x40014400

08001e70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a34      	ldr	r2, [pc, #208]	; (8001f60 <HAL_UART_MspInit+0xf0>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d161      	bne.n	8001f56 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	4b33      	ldr	r3, [pc, #204]	; (8001f64 <HAL_UART_MspInit+0xf4>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	4a32      	ldr	r2, [pc, #200]	; (8001f64 <HAL_UART_MspInit+0xf4>)
 8001e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea2:	4b30      	ldr	r3, [pc, #192]	; (8001f64 <HAL_UART_MspInit+0xf4>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b2c      	ldr	r3, [pc, #176]	; (8001f64 <HAL_UART_MspInit+0xf4>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a2b      	ldr	r2, [pc, #172]	; (8001f64 <HAL_UART_MspInit+0xf4>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ebe:	4b29      	ldr	r3, [pc, #164]	; (8001f64 <HAL_UART_MspInit+0xf4>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001eca:	230c      	movs	r3, #12
 8001ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001eda:	2307      	movs	r3, #7
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4820      	ldr	r0, [pc, #128]	; (8001f68 <HAL_UART_MspInit+0xf8>)
 8001ee6:	f001 fc45 	bl	8003774 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001eea:	4b20      	ldr	r3, [pc, #128]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001eec:	4a20      	ldr	r2, [pc, #128]	; (8001f70 <HAL_UART_MspInit+0x100>)
 8001eee:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001ef0:	4b1e      	ldr	r3, [pc, #120]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001ef2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ef6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ef8:	4b1c      	ldr	r3, [pc, #112]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001efa:	2240      	movs	r2, #64	; 0x40
 8001efc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001efe:	4b1b      	ldr	r3, [pc, #108]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f04:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f0a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f0c:	4b17      	ldr	r3, [pc, #92]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f12:	4b16      	ldr	r3, [pc, #88]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001f18:	4b14      	ldr	r3, [pc, #80]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f1e:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001f2a:	4810      	ldr	r0, [pc, #64]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f2c:	f001 f8a6 	bl	800307c <HAL_DMA_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001f36:	f7ff fe25 	bl	8001b84 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a0b      	ldr	r2, [pc, #44]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f3e:	635a      	str	r2, [r3, #52]	; 0x34
 8001f40:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <HAL_UART_MspInit+0xfc>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2100      	movs	r1, #0
 8001f4a:	2026      	movs	r0, #38	; 0x26
 8001f4c:	f000 ff77 	bl	8002e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f50:	2026      	movs	r0, #38	; 0x26
 8001f52:	f000 ff90 	bl	8002e76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f56:	bf00      	nop
 8001f58:	3728      	adds	r7, #40	; 0x28
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40004400 	.word	0x40004400
 8001f64:	40023800 	.word	0x40023800
 8001f68:	40020000 	.word	0x40020000
 8001f6c:	20000994 	.word	0x20000994
 8001f70:	400260a0 	.word	0x400260a0

08001f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <NMI_Handler+0x4>

08001f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <HardFault_Handler+0x4>

08001f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <MemManage_Handler+0x4>

08001f86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f86:	b480      	push	{r7}
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8a:	e7fe      	b.n	8001f8a <BusFault_Handler+0x4>

08001f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <UsageFault_Handler+0x4>

08001f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc0:	f000 f8fc 	bl	80021bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001fcc:	4802      	ldr	r0, [pc, #8]	; (8001fd8 <DMA1_Stream6_IRQHandler+0x10>)
 8001fce:	f001 f995 	bl	80032fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000994 	.word	0x20000994

08001fdc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fe0:	4805      	ldr	r0, [pc, #20]	; (8001ff8 <ADC_IRQHandler+0x1c>)
 8001fe2:	f000 faac 	bl	800253e <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001fe6:	4805      	ldr	r0, [pc, #20]	; (8001ffc <ADC_IRQHandler+0x20>)
 8001fe8:	f000 faa9 	bl	800253e <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8001fec:	4804      	ldr	r0, [pc, #16]	; (8002000 <ADC_IRQHandler+0x24>)
 8001fee:	f000 faa6 	bl	800253e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000900 	.word	0x20000900
 8001ffc:	2000082c 	.word	0x2000082c
 8002000:	2000094c 	.word	0x2000094c

08002004 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002008:	4803      	ldr	r0, [pc, #12]	; (8002018 <TIM1_UP_TIM10_IRQHandler+0x14>)
 800200a:	f002 fcb4 	bl	8004976 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800200e:	4803      	ldr	r0, [pc, #12]	; (800201c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002010:	f002 fcb1 	bl	8004976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20011ba4 	.word	0x20011ba4
 800201c:	20000878 	.word	0x20000878

08002020 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002024:	4802      	ldr	r0, [pc, #8]	; (8002030 <USART2_IRQHandler+0x10>)
 8002026:	f003 fb4d 	bl	80056c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20011c1c 	.word	0x20011c1c

08002034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800203c:	4a14      	ldr	r2, [pc, #80]	; (8002090 <_sbrk+0x5c>)
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <_sbrk+0x60>)
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002048:	4b13      	ldr	r3, [pc, #76]	; (8002098 <_sbrk+0x64>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d102      	bne.n	8002056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002050:	4b11      	ldr	r3, [pc, #68]	; (8002098 <_sbrk+0x64>)
 8002052:	4a12      	ldr	r2, [pc, #72]	; (800209c <_sbrk+0x68>)
 8002054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002056:	4b10      	ldr	r3, [pc, #64]	; (8002098 <_sbrk+0x64>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	429a      	cmp	r2, r3
 8002062:	d207      	bcs.n	8002074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002064:	f004 fbf4 	bl	8006850 <__errno>
 8002068:	4603      	mov	r3, r0
 800206a:	220c      	movs	r2, #12
 800206c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295
 8002072:	e009      	b.n	8002088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002074:	4b08      	ldr	r3, [pc, #32]	; (8002098 <_sbrk+0x64>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800207a:	4b07      	ldr	r3, [pc, #28]	; (8002098 <_sbrk+0x64>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	4a05      	ldr	r2, [pc, #20]	; (8002098 <_sbrk+0x64>)
 8002084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002086:	68fb      	ldr	r3, [r7, #12]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20020000 	.word	0x20020000
 8002094:	00000400 	.word	0x00000400
 8002098:	200001a4 	.word	0x200001a4
 800209c:	20011c80 	.word	0x20011c80

080020a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <SystemInit+0x20>)
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020aa:	4a05      	ldr	r2, [pc, #20]	; (80020c0 <SystemInit+0x20>)
 80020ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
ldr   sp, =_estack      /* set stack pointer */
 80020c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020c8:	480d      	ldr	r0, [pc, #52]	; (8002100 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020ca:	490e      	ldr	r1, [pc, #56]	; (8002104 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020cc:	4a0e      	ldr	r2, [pc, #56]	; (8002108 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d0:	e002      	b.n	80020d8 <LoopCopyDataInit>

080020d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020d6:	3304      	adds	r3, #4

080020d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020dc:	d3f9      	bcc.n	80020d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020de:	4a0b      	ldr	r2, [pc, #44]	; (800210c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020e0:	4c0b      	ldr	r4, [pc, #44]	; (8002110 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e4:	e001      	b.n	80020ea <LoopFillZerobss>

080020e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020e8:	3204      	adds	r2, #4

080020ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020ec:	d3fb      	bcc.n	80020e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80020ee:	f7ff ffd7 	bl	80020a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020f2:	f004 fbb3 	bl	800685c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020f6:	f7fe fe1d 	bl	8000d34 <main>
  bx  lr    
 80020fa:	4770      	bx	lr
ldr   sp, =_estack      /* set stack pointer */
 80020fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002104:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002108:	08008884 	.word	0x08008884
  ldr r2, =_sbss
 800210c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002110:	20011c7c 	.word	0x20011c7c

08002114 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002114:	e7fe      	b.n	8002114 <CAN1_RX0_IRQHandler>
	...

08002118 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800211c:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <HAL_Init+0x40>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a0d      	ldr	r2, [pc, #52]	; (8002158 <HAL_Init+0x40>)
 8002122:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002126:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <HAL_Init+0x40>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0a      	ldr	r2, [pc, #40]	; (8002158 <HAL_Init+0x40>)
 800212e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002132:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002134:	4b08      	ldr	r3, [pc, #32]	; (8002158 <HAL_Init+0x40>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a07      	ldr	r2, [pc, #28]	; (8002158 <HAL_Init+0x40>)
 800213a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800213e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002140:	2003      	movs	r0, #3
 8002142:	f000 fe71 	bl	8002e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002146:	2000      	movs	r0, #0
 8002148:	f000 f808 	bl	800215c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800214c:	f7ff fd20 	bl	8001b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40023c00 	.word	0x40023c00

0800215c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002164:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <HAL_InitTick+0x54>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	4b12      	ldr	r3, [pc, #72]	; (80021b4 <HAL_InitTick+0x58>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	4619      	mov	r1, r3
 800216e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002172:	fbb3 f3f1 	udiv	r3, r3, r1
 8002176:	fbb2 f3f3 	udiv	r3, r2, r3
 800217a:	4618      	mov	r0, r3
 800217c:	f000 fe89 	bl	8002e92 <HAL_SYSTICK_Config>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e00e      	b.n	80021a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b0f      	cmp	r3, #15
 800218e:	d80a      	bhi.n	80021a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002190:	2200      	movs	r2, #0
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	f04f 30ff 	mov.w	r0, #4294967295
 8002198:	f000 fe51 	bl	8002e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800219c:	4a06      	ldr	r2, [pc, #24]	; (80021b8 <HAL_InitTick+0x5c>)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e000      	b.n	80021a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	2000000c 	.word	0x2000000c
 80021b4:	20000014 	.word	0x20000014
 80021b8:	20000010 	.word	0x20000010

080021bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021c0:	4b06      	ldr	r3, [pc, #24]	; (80021dc <HAL_IncTick+0x20>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b06      	ldr	r3, [pc, #24]	; (80021e0 <HAL_IncTick+0x24>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4413      	add	r3, r2
 80021cc:	4a04      	ldr	r2, [pc, #16]	; (80021e0 <HAL_IncTick+0x24>)
 80021ce:	6013      	str	r3, [r2, #0]
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000014 	.word	0x20000014
 80021e0:	20011c68 	.word	0x20011c68

080021e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return uwTick;
 80021e8:	4b03      	ldr	r3, [pc, #12]	; (80021f8 <HAL_GetTick+0x14>)
 80021ea:	681b      	ldr	r3, [r3, #0]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20011c68 	.word	0x20011c68

080021fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e033      	b.n	800227a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002216:	2b00      	cmp	r3, #0
 8002218:	d109      	bne.n	800222e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7ff fce0 	bl	8001be0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	f003 0310 	and.w	r3, r3, #16
 8002236:	2b00      	cmp	r3, #0
 8002238:	d118      	bne.n	800226c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002242:	f023 0302 	bic.w	r3, r3, #2
 8002246:	f043 0202 	orr.w	r2, r3, #2
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 fc14 	bl	8002a7c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f023 0303 	bic.w	r3, r3, #3
 8002262:	f043 0201 	orr.w	r2, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	641a      	str	r2, [r3, #64]	; 0x40
 800226a:	e001      	b.n	8002270 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002278:	7bfb      	ldrb	r3, [r7, #15]
}
 800227a:	4618      	mov	r0, r3
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002296:	2b01      	cmp	r3, #1
 8002298:	d101      	bne.n	800229e <HAL_ADC_Start+0x1a>
 800229a:	2302      	movs	r3, #2
 800229c:	e0b2      	b.n	8002404 <HAL_ADC_Start+0x180>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d018      	beq.n	80022e6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0201 	orr.w	r2, r2, #1
 80022c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022c4:	4b52      	ldr	r3, [pc, #328]	; (8002410 <HAL_ADC_Start+0x18c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a52      	ldr	r2, [pc, #328]	; (8002414 <HAL_ADC_Start+0x190>)
 80022ca:	fba2 2303 	umull	r2, r3, r2, r3
 80022ce:	0c9a      	lsrs	r2, r3, #18
 80022d0:	4613      	mov	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	4413      	add	r3, r2
 80022d6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80022d8:	e002      	b.n	80022e0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	3b01      	subs	r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f9      	bne.n	80022da <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d17a      	bne.n	80023ea <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022fc:	f023 0301 	bic.w	r3, r3, #1
 8002300:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002312:	2b00      	cmp	r3, #0
 8002314:	d007      	beq.n	8002326 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800231e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800232e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002332:	d106      	bne.n	8002342 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002338:	f023 0206 	bic.w	r2, r3, #6
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	645a      	str	r2, [r3, #68]	; 0x44
 8002340:	e002      	b.n	8002348 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002350:	4b31      	ldr	r3, [pc, #196]	; (8002418 <HAL_ADC_Start+0x194>)
 8002352:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800235c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f003 031f 	and.w	r3, r3, #31
 8002366:	2b00      	cmp	r3, #0
 8002368:	d12a      	bne.n	80023c0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a2b      	ldr	r2, [pc, #172]	; (800241c <HAL_ADC_Start+0x198>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d015      	beq.n	80023a0 <HAL_ADC_Start+0x11c>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a29      	ldr	r2, [pc, #164]	; (8002420 <HAL_ADC_Start+0x19c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d105      	bne.n	800238a <HAL_ADC_Start+0x106>
 800237e:	4b26      	ldr	r3, [pc, #152]	; (8002418 <HAL_ADC_Start+0x194>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f003 031f 	and.w	r3, r3, #31
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a25      	ldr	r2, [pc, #148]	; (8002424 <HAL_ADC_Start+0x1a0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d136      	bne.n	8002402 <HAL_ADC_Start+0x17e>
 8002394:	4b20      	ldr	r3, [pc, #128]	; (8002418 <HAL_ADC_Start+0x194>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f003 0310 	and.w	r3, r3, #16
 800239c:	2b00      	cmp	r3, #0
 800239e:	d130      	bne.n	8002402 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d129      	bne.n	8002402 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023bc:	609a      	str	r2, [r3, #8]
 80023be:	e020      	b.n	8002402 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a15      	ldr	r2, [pc, #84]	; (800241c <HAL_ADC_Start+0x198>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d11b      	bne.n	8002402 <HAL_ADC_Start+0x17e>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d114      	bne.n	8002402 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	e00b      	b.n	8002402 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f043 0210 	orr.w	r2, r3, #16
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	2000000c 	.word	0x2000000c
 8002414:	431bde83 	.word	0x431bde83
 8002418:	40012300 	.word	0x40012300
 800241c:	40012000 	.word	0x40012000
 8002420:	40012100 	.word	0x40012100
 8002424:	40012200 	.word	0x40012200

08002428 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002440:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002444:	d113      	bne.n	800246e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002450:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002454:	d10b      	bne.n	800246e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	f043 0220 	orr.w	r2, r3, #32
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e063      	b.n	8002536 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800246e:	f7ff feb9 	bl	80021e4 <HAL_GetTick>
 8002472:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002474:	e021      	b.n	80024ba <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247c:	d01d      	beq.n	80024ba <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d007      	beq.n	8002494 <HAL_ADC_PollForConversion+0x6c>
 8002484:	f7ff feae 	bl	80021e4 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d212      	bcs.n	80024ba <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d00b      	beq.n	80024ba <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	f043 0204 	orr.w	r2, r3, #4
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e03d      	b.n	8002536 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d1d6      	bne.n	8002476 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f06f 0212 	mvn.w	r2, #18
 80024d0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d123      	bne.n	8002534 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d11f      	bne.n	8002534 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d006      	beq.n	8002510 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800250c:	2b00      	cmp	r3, #0
 800250e:	d111      	bne.n	8002534 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d105      	bne.n	8002534 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	f043 0201 	orr.w	r2, r3, #1
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b084      	sub	sp, #16
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	2300      	movs	r3, #0
 800254c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b02      	cmp	r3, #2
 800255a:	bf0c      	ite	eq
 800255c:	2301      	moveq	r3, #1
 800255e:	2300      	movne	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 0320 	and.w	r3, r3, #32
 800256e:	2b20      	cmp	r3, #32
 8002570:	bf0c      	ite	eq
 8002572:	2301      	moveq	r3, #1
 8002574:	2300      	movne	r3, #0
 8002576:	b2db      	uxtb	r3, r3
 8002578:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d049      	beq.n	8002614 <HAL_ADC_IRQHandler+0xd6>
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d046      	beq.n	8002614 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f003 0310 	and.w	r3, r3, #16
 800258e:	2b00      	cmp	r3, #0
 8002590:	d105      	bne.n	800259e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d12b      	bne.n	8002604 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d127      	bne.n	8002604 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d006      	beq.n	80025d0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d119      	bne.n	8002604 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0220 	bic.w	r2, r2, #32
 80025de:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d105      	bne.n	8002604 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	f043 0201 	orr.w	r2, r3, #1
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 f8e8 	bl	80027da <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f06f 0212 	mvn.w	r2, #18
 8002612:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b04      	cmp	r3, #4
 8002620:	bf0c      	ite	eq
 8002622:	2301      	moveq	r3, #1
 8002624:	2300      	movne	r3, #0
 8002626:	b2db      	uxtb	r3, r3
 8002628:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002634:	2b80      	cmp	r3, #128	; 0x80
 8002636:	bf0c      	ite	eq
 8002638:	2301      	moveq	r3, #1
 800263a:	2300      	movne	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d057      	beq.n	80026f6 <HAL_ADC_IRQHandler+0x1b8>
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d054      	beq.n	80026f6 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002650:	f003 0310 	and.w	r3, r3, #16
 8002654:	2b00      	cmp	r3, #0
 8002656:	d105      	bne.n	8002664 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d139      	bne.n	80026e6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002678:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800267c:	2b00      	cmp	r3, #0
 800267e:	d006      	beq.n	800268e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800268a:	2b00      	cmp	r3, #0
 800268c:	d12b      	bne.n	80026e6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002698:	2b00      	cmp	r3, #0
 800269a:	d124      	bne.n	80026e6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d11d      	bne.n	80026e6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d119      	bne.n	80026e6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026c0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d105      	bne.n	80026e6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026de:	f043 0201 	orr.w	r2, r3, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 fac4 	bl	8002c74 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f06f 020c 	mvn.w	r2, #12
 80026f4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	2b01      	cmp	r3, #1
 8002702:	bf0c      	ite	eq
 8002704:	2301      	moveq	r3, #1
 8002706:	2300      	movne	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002716:	2b40      	cmp	r3, #64	; 0x40
 8002718:	bf0c      	ite	eq
 800271a:	2301      	moveq	r3, #1
 800271c:	2300      	movne	r3, #0
 800271e:	b2db      	uxtb	r3, r3
 8002720:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d017      	beq.n	8002758 <HAL_ADC_IRQHandler+0x21a>
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d014      	beq.n	8002758 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b01      	cmp	r3, #1
 800273a:	d10d      	bne.n	8002758 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002740:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 f850 	bl	80027ee <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f06f 0201 	mvn.w	r2, #1
 8002756:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0320 	and.w	r3, r3, #32
 8002762:	2b20      	cmp	r3, #32
 8002764:	bf0c      	ite	eq
 8002766:	2301      	moveq	r3, #1
 8002768:	2300      	movne	r3, #0
 800276a:	b2db      	uxtb	r3, r3
 800276c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002778:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800277c:	bf0c      	ite	eq
 800277e:	2301      	moveq	r3, #1
 8002780:	2300      	movne	r3, #0
 8002782:	b2db      	uxtb	r3, r3
 8002784:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d015      	beq.n	80027b8 <HAL_ADC_IRQHandler+0x27a>
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d012      	beq.n	80027b8 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002796:	f043 0202 	orr.w	r2, r3, #2
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f06f 0220 	mvn.w	r2, #32
 80027a6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 f82a 	bl	8002802 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f06f 0220 	mvn.w	r2, #32
 80027b6:	601a      	str	r2, [r3, #0]
  }
}
 80027b8:	bf00      	nop
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b083      	sub	sp, #12
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800282c:	2b01      	cmp	r3, #1
 800282e:	d101      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x1c>
 8002830:	2302      	movs	r3, #2
 8002832:	e113      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x244>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b09      	cmp	r3, #9
 8002842:	d925      	bls.n	8002890 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68d9      	ldr	r1, [r3, #12]
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	461a      	mov	r2, r3
 8002852:	4613      	mov	r3, r2
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	4413      	add	r3, r2
 8002858:	3b1e      	subs	r3, #30
 800285a:	2207      	movs	r2, #7
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	43da      	mvns	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	400a      	ands	r2, r1
 8002868:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68d9      	ldr	r1, [r3, #12]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	b29b      	uxth	r3, r3
 800287a:	4618      	mov	r0, r3
 800287c:	4603      	mov	r3, r0
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	4403      	add	r3, r0
 8002882:	3b1e      	subs	r3, #30
 8002884:	409a      	lsls	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	e022      	b.n	80028d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6919      	ldr	r1, [r3, #16]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	b29b      	uxth	r3, r3
 800289c:	461a      	mov	r2, r3
 800289e:	4613      	mov	r3, r2
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	4413      	add	r3, r2
 80028a4:	2207      	movs	r2, #7
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43da      	mvns	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	400a      	ands	r2, r1
 80028b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6919      	ldr	r1, [r3, #16]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	689a      	ldr	r2, [r3, #8]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	4618      	mov	r0, r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	4403      	add	r3, r0
 80028cc:	409a      	lsls	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	2b06      	cmp	r3, #6
 80028dc:	d824      	bhi.n	8002928 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	4413      	add	r3, r2
 80028ee:	3b05      	subs	r3, #5
 80028f0:	221f      	movs	r2, #31
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43da      	mvns	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	400a      	ands	r2, r1
 80028fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	b29b      	uxth	r3, r3
 800290c:	4618      	mov	r0, r3
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4413      	add	r3, r2
 8002918:	3b05      	subs	r3, #5
 800291a:	fa00 f203 	lsl.w	r2, r0, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	635a      	str	r2, [r3, #52]	; 0x34
 8002926:	e04c      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b0c      	cmp	r3, #12
 800292e:	d824      	bhi.n	800297a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	4413      	add	r3, r2
 8002940:	3b23      	subs	r3, #35	; 0x23
 8002942:	221f      	movs	r2, #31
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43da      	mvns	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	400a      	ands	r2, r1
 8002950:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	b29b      	uxth	r3, r3
 800295e:	4618      	mov	r0, r3
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4413      	add	r3, r2
 800296a:	3b23      	subs	r3, #35	; 0x23
 800296c:	fa00 f203 	lsl.w	r2, r0, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	631a      	str	r2, [r3, #48]	; 0x30
 8002978:	e023      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	3b41      	subs	r3, #65	; 0x41
 800298c:	221f      	movs	r2, #31
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	43da      	mvns	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	400a      	ands	r2, r1
 800299a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	4618      	mov	r0, r3
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4413      	add	r3, r2
 80029b4:	3b41      	subs	r3, #65	; 0x41
 80029b6:	fa00 f203 	lsl.w	r2, r0, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029c2:	4b29      	ldr	r3, [pc, #164]	; (8002a68 <HAL_ADC_ConfigChannel+0x250>)
 80029c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a28      	ldr	r2, [pc, #160]	; (8002a6c <HAL_ADC_ConfigChannel+0x254>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d10f      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x1d8>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b12      	cmp	r3, #18
 80029d6:	d10b      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a1d      	ldr	r2, [pc, #116]	; (8002a6c <HAL_ADC_ConfigChannel+0x254>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d12b      	bne.n	8002a52 <HAL_ADC_ConfigChannel+0x23a>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a1c      	ldr	r2, [pc, #112]	; (8002a70 <HAL_ADC_ConfigChannel+0x258>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d003      	beq.n	8002a0c <HAL_ADC_ConfigChannel+0x1f4>
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b11      	cmp	r3, #17
 8002a0a:	d122      	bne.n	8002a52 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a11      	ldr	r2, [pc, #68]	; (8002a70 <HAL_ADC_ConfigChannel+0x258>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d111      	bne.n	8002a52 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a2e:	4b11      	ldr	r3, [pc, #68]	; (8002a74 <HAL_ADC_ConfigChannel+0x25c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a11      	ldr	r2, [pc, #68]	; (8002a78 <HAL_ADC_ConfigChannel+0x260>)
 8002a34:	fba2 2303 	umull	r2, r3, r2, r3
 8002a38:	0c9a      	lsrs	r2, r3, #18
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a44:	e002      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1f9      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	40012300 	.word	0x40012300
 8002a6c:	40012000 	.word	0x40012000
 8002a70:	10000012 	.word	0x10000012
 8002a74:	2000000c 	.word	0x2000000c
 8002a78:	431bde83 	.word	0x431bde83

08002a7c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a84:	4b79      	ldr	r3, [pc, #484]	; (8002c6c <ADC_Init+0x1f0>)
 8002a86:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ab0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6859      	ldr	r1, [r3, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	021a      	lsls	r2, r3, #8
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ad4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6859      	ldr	r1, [r3, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002af6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6899      	ldr	r1, [r3, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	430a      	orrs	r2, r1
 8002b08:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0e:	4a58      	ldr	r2, [pc, #352]	; (8002c70 <ADC_Init+0x1f4>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d022      	beq.n	8002b5a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	689a      	ldr	r2, [r3, #8]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b22:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6899      	ldr	r1, [r3, #8]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6899      	ldr	r1, [r3, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	e00f      	b.n	8002b7a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b78:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0202 	bic.w	r2, r2, #2
 8002b88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6899      	ldr	r1, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	7e1b      	ldrb	r3, [r3, #24]
 8002b94:	005a      	lsls	r2, r3, #1
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d01b      	beq.n	8002be0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bb6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002bc6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6859      	ldr	r1, [r3, #4]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	035a      	lsls	r2, r3, #13
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	e007      	b.n	8002bf0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002bfe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	051a      	lsls	r2, r3, #20
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	430a      	orrs	r2, r1
 8002c14:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6899      	ldr	r1, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c32:	025a      	lsls	r2, r3, #9
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6899      	ldr	r1, [r3, #8]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	029a      	lsls	r2, r3, #10
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	609a      	str	r2, [r3, #8]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	40012300 	.word	0x40012300
 8002c70:	0f000001 	.word	0x0f000001

08002c74 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c98:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <__NVIC_SetPriorityGrouping+0x44>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cba:	4a04      	ldr	r2, [pc, #16]	; (8002ccc <__NVIC_SetPriorityGrouping+0x44>)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	60d3      	str	r3, [r2, #12]
}
 8002cc0:	bf00      	nop
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd4:	4b04      	ldr	r3, [pc, #16]	; (8002ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	0a1b      	lsrs	r3, r3, #8
 8002cda:	f003 0307 	and.w	r3, r3, #7
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	db0b      	blt.n	8002d16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	f003 021f 	and.w	r2, r3, #31
 8002d04:	4907      	ldr	r1, [pc, #28]	; (8002d24 <__NVIC_EnableIRQ+0x38>)
 8002d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	e000e100 	.word	0xe000e100

08002d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	6039      	str	r1, [r7, #0]
 8002d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	db0a      	blt.n	8002d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	490c      	ldr	r1, [pc, #48]	; (8002d74 <__NVIC_SetPriority+0x4c>)
 8002d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d46:	0112      	lsls	r2, r2, #4
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d50:	e00a      	b.n	8002d68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	b2da      	uxtb	r2, r3
 8002d56:	4908      	ldr	r1, [pc, #32]	; (8002d78 <__NVIC_SetPriority+0x50>)
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	f003 030f 	and.w	r3, r3, #15
 8002d5e:	3b04      	subs	r3, #4
 8002d60:	0112      	lsls	r2, r2, #4
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	440b      	add	r3, r1
 8002d66:	761a      	strb	r2, [r3, #24]
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	e000e100 	.word	0xe000e100
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b089      	sub	sp, #36	; 0x24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f1c3 0307 	rsb	r3, r3, #7
 8002d96:	2b04      	cmp	r3, #4
 8002d98:	bf28      	it	cs
 8002d9a:	2304      	movcs	r3, #4
 8002d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	3304      	adds	r3, #4
 8002da2:	2b06      	cmp	r3, #6
 8002da4:	d902      	bls.n	8002dac <NVIC_EncodePriority+0x30>
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	3b03      	subs	r3, #3
 8002daa:	e000      	b.n	8002dae <NVIC_EncodePriority+0x32>
 8002dac:	2300      	movs	r3, #0
 8002dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db0:	f04f 32ff 	mov.w	r2, #4294967295
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43da      	mvns	r2, r3
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	401a      	ands	r2, r3
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	fa01 f303 	lsl.w	r3, r1, r3
 8002dce:	43d9      	mvns	r1, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd4:	4313      	orrs	r3, r2
         );
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3724      	adds	r7, #36	; 0x24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
	...

08002de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002df4:	d301      	bcc.n	8002dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002df6:	2301      	movs	r3, #1
 8002df8:	e00f      	b.n	8002e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	; (8002e24 <SysTick_Config+0x40>)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e02:	210f      	movs	r1, #15
 8002e04:	f04f 30ff 	mov.w	r0, #4294967295
 8002e08:	f7ff ff8e 	bl	8002d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e0c:	4b05      	ldr	r3, [pc, #20]	; (8002e24 <SysTick_Config+0x40>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e12:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <SysTick_Config+0x40>)
 8002e14:	2207      	movs	r2, #7
 8002e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	e000e010 	.word	0xe000e010

08002e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f7ff ff29 	bl	8002c88 <__NVIC_SetPriorityGrouping>
}
 8002e36:	bf00      	nop
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b086      	sub	sp, #24
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	4603      	mov	r3, r0
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	607a      	str	r2, [r7, #4]
 8002e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e50:	f7ff ff3e 	bl	8002cd0 <__NVIC_GetPriorityGrouping>
 8002e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	68b9      	ldr	r1, [r7, #8]
 8002e5a:	6978      	ldr	r0, [r7, #20]
 8002e5c:	f7ff ff8e 	bl	8002d7c <NVIC_EncodePriority>
 8002e60:	4602      	mov	r2, r0
 8002e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e66:	4611      	mov	r1, r2
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff ff5d 	bl	8002d28 <__NVIC_SetPriority>
}
 8002e6e:	bf00      	nop
 8002e70:	3718      	adds	r7, #24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff ff31 	bl	8002cec <__NVIC_EnableIRQ>
}
 8002e8a:	bf00      	nop
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff ffa2 	bl	8002de4 <SysTick_Config>
 8002ea0:	4603      	mov	r3, r0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b082      	sub	sp, #8
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e014      	b.n	8002ee6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	791b      	ldrb	r3, [r3, #4]
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d105      	bne.n	8002ed2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f7fe ff45 	bl	8001d5c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	b083      	sub	sp, #12
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
 8002ef6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	795b      	ldrb	r3, [r3, #5]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d101      	bne.n	8002f04 <HAL_DAC_Start+0x16>
 8002f00:	2302      	movs	r3, #2
 8002f02:	e040      	b.n	8002f86 <HAL_DAC_Start+0x98>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2202      	movs	r2, #2
 8002f0e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6819      	ldr	r1, [r3, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	f003 0310 	and.w	r3, r3, #16
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	409a      	lsls	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10f      	bne.n	8002f4e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002f38:	2b3c      	cmp	r3, #60	; 0x3c
 8002f3a:	d11d      	bne.n	8002f78 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	605a      	str	r2, [r3, #4]
 8002f4c:	e014      	b.n	8002f78 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	f003 0310 	and.w	r3, r3, #16
 8002f5e:	213c      	movs	r1, #60	; 0x3c
 8002f60:	fa01 f303 	lsl.w	r3, r1, r3
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d107      	bne.n	8002f78 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0202 	orr.w	r2, r2, #2
 8002f76:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr

08002f92 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b087      	sub	sp, #28
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	60f8      	str	r0, [r7, #12]
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	3308      	adds	r3, #8
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	e004      	b.n	8002fc6 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	3314      	adds	r3, #20
 8002fc4:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	371c      	adds	r7, #28
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b087      	sub	sp, #28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	795b      	ldrb	r3, [r3, #5]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d101      	bne.n	8002ff4 <HAL_DAC_ConfigChannel+0x18>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e03c      	b.n	800306e <HAL_DAC_ConfigChannel+0x92>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f003 0310 	and.w	r3, r3, #16
 800300e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	43db      	mvns	r3, r3
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	4013      	ands	r3, r2
 800301c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	4313      	orrs	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f003 0310 	and.w	r3, r3, #16
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	4313      	orrs	r3, r2
 800303a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6819      	ldr	r1, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f003 0310 	and.w	r3, r3, #16
 8003050:	22c0      	movs	r2, #192	; 0xc0
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	43da      	mvns	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	400a      	ands	r2, r1
 800305e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2201      	movs	r2, #1
 8003064:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	371c      	adds	r7, #28
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003088:	f7ff f8ac 	bl	80021e4 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e099      	b.n	80031cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2202      	movs	r2, #2
 80030a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0201 	bic.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030b8:	e00f      	b.n	80030da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030ba:	f7ff f893 	bl	80021e4 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b05      	cmp	r3, #5
 80030c6:	d908      	bls.n	80030da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2220      	movs	r2, #32
 80030cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2203      	movs	r2, #3
 80030d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e078      	b.n	80031cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1e8      	bne.n	80030ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <HAL_DMA_Init+0x158>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003106:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003112:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800311e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003130:	2b04      	cmp	r3, #4
 8003132:	d107      	bne.n	8003144 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313c:	4313      	orrs	r3, r2
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	4313      	orrs	r3, r2
 8003142:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	f023 0307 	bic.w	r3, r3, #7
 800315a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	4313      	orrs	r3, r2
 8003164:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316a:	2b04      	cmp	r3, #4
 800316c:	d117      	bne.n	800319e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	4313      	orrs	r3, r2
 8003176:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00e      	beq.n	800319e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 fa7b 	bl	800367c <DMA_CheckFifoParam>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d008      	beq.n	800319e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2240      	movs	r2, #64	; 0x40
 8003190:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2201      	movs	r2, #1
 8003196:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800319a:	2301      	movs	r3, #1
 800319c:	e016      	b.n	80031cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 fa32 	bl	8003610 <DMA_CalcBaseAndBitshift>
 80031ac:	4603      	mov	r3, r0
 80031ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b4:	223f      	movs	r2, #63	; 0x3f
 80031b6:	409a      	lsls	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	f010803f 	.word	0xf010803f

080031d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031e6:	f7fe fffd 	bl	80021e4 <HAL_GetTick>
 80031ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d008      	beq.n	800320a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e052      	b.n	80032b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0216 	bic.w	r2, r2, #22
 8003218:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695a      	ldr	r2, [r3, #20]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003228:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	2b00      	cmp	r3, #0
 8003230:	d103      	bne.n	800323a <HAL_DMA_Abort+0x62>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003236:	2b00      	cmp	r3, #0
 8003238:	d007      	beq.n	800324a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0208 	bic.w	r2, r2, #8
 8003248:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0201 	bic.w	r2, r2, #1
 8003258:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800325a:	e013      	b.n	8003284 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800325c:	f7fe ffc2 	bl	80021e4 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b05      	cmp	r3, #5
 8003268:	d90c      	bls.n	8003284 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2220      	movs	r2, #32
 800326e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2203      	movs	r2, #3
 800327c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e015      	b.n	80032b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1e4      	bne.n	800325c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003296:	223f      	movs	r2, #63	; 0x3f
 8003298:	409a      	lsls	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d004      	beq.n	80032d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2280      	movs	r2, #128	; 0x80
 80032d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e00c      	b.n	80032f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2205      	movs	r2, #5
 80032da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0201 	bic.w	r2, r2, #1
 80032ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003308:	4b92      	ldr	r3, [pc, #584]	; (8003554 <HAL_DMA_IRQHandler+0x258>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a92      	ldr	r2, [pc, #584]	; (8003558 <HAL_DMA_IRQHandler+0x25c>)
 800330e:	fba2 2303 	umull	r2, r3, r2, r3
 8003312:	0a9b      	lsrs	r3, r3, #10
 8003314:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003326:	2208      	movs	r2, #8
 8003328:	409a      	lsls	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4013      	ands	r3, r2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d01a      	beq.n	8003368 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b00      	cmp	r3, #0
 800333e:	d013      	beq.n	8003368 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0204 	bic.w	r2, r2, #4
 800334e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003354:	2208      	movs	r2, #8
 8003356:	409a      	lsls	r2, r3
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003360:	f043 0201 	orr.w	r2, r3, #1
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800336c:	2201      	movs	r2, #1
 800336e:	409a      	lsls	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4013      	ands	r3, r2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d012      	beq.n	800339e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00b      	beq.n	800339e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338a:	2201      	movs	r2, #1
 800338c:	409a      	lsls	r2, r3
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003396:	f043 0202 	orr.w	r2, r3, #2
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a2:	2204      	movs	r2, #4
 80033a4:	409a      	lsls	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4013      	ands	r3, r2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d012      	beq.n	80033d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00b      	beq.n	80033d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c0:	2204      	movs	r2, #4
 80033c2:	409a      	lsls	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033cc:	f043 0204 	orr.w	r2, r3, #4
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d8:	2210      	movs	r2, #16
 80033da:	409a      	lsls	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4013      	ands	r3, r2
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d043      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d03c      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f6:	2210      	movs	r2, #16
 80033f8:	409a      	lsls	r2, r3
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d018      	beq.n	800343e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d108      	bne.n	800342c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	2b00      	cmp	r3, #0
 8003420:	d024      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	4798      	blx	r3
 800342a:	e01f      	b.n	800346c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01b      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
 800343c:	e016      	b.n	800346c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003448:	2b00      	cmp	r3, #0
 800344a:	d107      	bne.n	800345c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0208 	bic.w	r2, r2, #8
 800345a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003470:	2220      	movs	r2, #32
 8003472:	409a      	lsls	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4013      	ands	r3, r2
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 808e 	beq.w	800359a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0310 	and.w	r3, r3, #16
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 8086 	beq.w	800359a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003492:	2220      	movs	r2, #32
 8003494:	409a      	lsls	r2, r3
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b05      	cmp	r3, #5
 80034a4:	d136      	bne.n	8003514 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 0216 	bic.w	r2, r2, #22
 80034b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	695a      	ldr	r2, [r3, #20]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d103      	bne.n	80034d6 <HAL_DMA_IRQHandler+0x1da>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d007      	beq.n	80034e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0208 	bic.w	r2, r2, #8
 80034e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ea:	223f      	movs	r2, #63	; 0x3f
 80034ec:	409a      	lsls	r2, r3
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003506:	2b00      	cmp	r3, #0
 8003508:	d07d      	beq.n	8003606 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	4798      	blx	r3
        }
        return;
 8003512:	e078      	b.n	8003606 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d01c      	beq.n	800355c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d108      	bne.n	8003542 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003534:	2b00      	cmp	r3, #0
 8003536:	d030      	beq.n	800359a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4798      	blx	r3
 8003540:	e02b      	b.n	800359a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003546:	2b00      	cmp	r3, #0
 8003548:	d027      	beq.n	800359a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	4798      	blx	r3
 8003552:	e022      	b.n	800359a <HAL_DMA_IRQHandler+0x29e>
 8003554:	2000000c 	.word	0x2000000c
 8003558:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10f      	bne.n	800358a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0210 	bic.w	r2, r2, #16
 8003578:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800358e:	2b00      	cmp	r3, #0
 8003590:	d003      	beq.n	800359a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d032      	beq.n	8003608 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d022      	beq.n	80035f4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2205      	movs	r2, #5
 80035b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0201 	bic.w	r2, r2, #1
 80035c4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	3301      	adds	r3, #1
 80035ca:	60bb      	str	r3, [r7, #8]
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d307      	bcc.n	80035e2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1f2      	bne.n	80035c6 <HAL_DMA_IRQHandler+0x2ca>
 80035e0:	e000      	b.n	80035e4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80035e2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d005      	beq.n	8003608 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	4798      	blx	r3
 8003604:	e000      	b.n	8003608 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003606:	bf00      	nop
    }
  }
}
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop

08003610 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	3b10      	subs	r3, #16
 8003620:	4a14      	ldr	r2, [pc, #80]	; (8003674 <DMA_CalcBaseAndBitshift+0x64>)
 8003622:	fba2 2303 	umull	r2, r3, r2, r3
 8003626:	091b      	lsrs	r3, r3, #4
 8003628:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800362a:	4a13      	ldr	r2, [pc, #76]	; (8003678 <DMA_CalcBaseAndBitshift+0x68>)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4413      	add	r3, r2
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b03      	cmp	r3, #3
 800363c:	d909      	bls.n	8003652 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003646:	f023 0303 	bic.w	r3, r3, #3
 800364a:	1d1a      	adds	r2, r3, #4
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	659a      	str	r2, [r3, #88]	; 0x58
 8003650:	e007      	b.n	8003662 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800365a:	f023 0303 	bic.w	r3, r3, #3
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003666:	4618      	mov	r0, r3
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	aaaaaaab 	.word	0xaaaaaaab
 8003678:	08008448 	.word	0x08008448

0800367c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d11f      	bne.n	80036d6 <DMA_CheckFifoParam+0x5a>
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b03      	cmp	r3, #3
 800369a:	d856      	bhi.n	800374a <DMA_CheckFifoParam+0xce>
 800369c:	a201      	add	r2, pc, #4	; (adr r2, 80036a4 <DMA_CheckFifoParam+0x28>)
 800369e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a2:	bf00      	nop
 80036a4:	080036b5 	.word	0x080036b5
 80036a8:	080036c7 	.word	0x080036c7
 80036ac:	080036b5 	.word	0x080036b5
 80036b0:	0800374b 	.word	0x0800374b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d046      	beq.n	800374e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036c4:	e043      	b.n	800374e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036ce:	d140      	bne.n	8003752 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036d4:	e03d      	b.n	8003752 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036de:	d121      	bne.n	8003724 <DMA_CheckFifoParam+0xa8>
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d837      	bhi.n	8003756 <DMA_CheckFifoParam+0xda>
 80036e6:	a201      	add	r2, pc, #4	; (adr r2, 80036ec <DMA_CheckFifoParam+0x70>)
 80036e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ec:	080036fd 	.word	0x080036fd
 80036f0:	08003703 	.word	0x08003703
 80036f4:	080036fd 	.word	0x080036fd
 80036f8:	08003715 	.word	0x08003715
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003700:	e030      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003706:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d025      	beq.n	800375a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003712:	e022      	b.n	800375a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003718:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800371c:	d11f      	bne.n	800375e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003722:	e01c      	b.n	800375e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b02      	cmp	r3, #2
 8003728:	d903      	bls.n	8003732 <DMA_CheckFifoParam+0xb6>
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	2b03      	cmp	r3, #3
 800372e:	d003      	beq.n	8003738 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003730:	e018      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	73fb      	strb	r3, [r7, #15]
      break;
 8003736:	e015      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00e      	beq.n	8003762 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	73fb      	strb	r3, [r7, #15]
      break;
 8003748:	e00b      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      break;
 800374a:	bf00      	nop
 800374c:	e00a      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      break;
 800374e:	bf00      	nop
 8003750:	e008      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      break;
 8003752:	bf00      	nop
 8003754:	e006      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      break;
 8003756:	bf00      	nop
 8003758:	e004      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      break;
 800375a:	bf00      	nop
 800375c:	e002      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      break;   
 800375e:	bf00      	nop
 8003760:	e000      	b.n	8003764 <DMA_CheckFifoParam+0xe8>
      break;
 8003762:	bf00      	nop
    }
  } 
  
  return status; 
 8003764:	7bfb      	ldrb	r3, [r7, #15]
}
 8003766:	4618      	mov	r0, r3
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop

08003774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	; 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003786:	2300      	movs	r3, #0
 8003788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	e165      	b.n	8003a5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003790:	2201      	movs	r2, #1
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	4013      	ands	r3, r2
 80037a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	f040 8154 	bne.w	8003a56 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d005      	beq.n	80037c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d130      	bne.n	8003828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	2203      	movs	r2, #3
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	43db      	mvns	r3, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4013      	ands	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037fc:	2201      	movs	r2, #1
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	4013      	ands	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	091b      	lsrs	r3, r3, #4
 8003812:	f003 0201 	and.w	r2, r3, #1
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b03      	cmp	r3, #3
 8003832:	d017      	beq.n	8003864 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	2203      	movs	r2, #3
 8003840:	fa02 f303 	lsl.w	r3, r2, r3
 8003844:	43db      	mvns	r3, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4013      	ands	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4313      	orrs	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d123      	bne.n	80038b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	08da      	lsrs	r2, r3, #3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3208      	adds	r2, #8
 8003878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800387c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	220f      	movs	r2, #15
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	691a      	ldr	r2, [r3, #16]
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	08da      	lsrs	r2, r3, #3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3208      	adds	r2, #8
 80038b2:	69b9      	ldr	r1, [r7, #24]
 80038b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	2203      	movs	r2, #3
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f003 0203 	and.w	r2, r3, #3
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 80ae 	beq.w	8003a56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	4b5d      	ldr	r3, [pc, #372]	; (8003a74 <HAL_GPIO_Init+0x300>)
 8003900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003902:	4a5c      	ldr	r2, [pc, #368]	; (8003a74 <HAL_GPIO_Init+0x300>)
 8003904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003908:	6453      	str	r3, [r2, #68]	; 0x44
 800390a:	4b5a      	ldr	r3, [pc, #360]	; (8003a74 <HAL_GPIO_Init+0x300>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003916:	4a58      	ldr	r2, [pc, #352]	; (8003a78 <HAL_GPIO_Init+0x304>)
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	089b      	lsrs	r3, r3, #2
 800391c:	3302      	adds	r3, #2
 800391e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	220f      	movs	r2, #15
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43db      	mvns	r3, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	4013      	ands	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a4f      	ldr	r2, [pc, #316]	; (8003a7c <HAL_GPIO_Init+0x308>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d025      	beq.n	800398e <HAL_GPIO_Init+0x21a>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a4e      	ldr	r2, [pc, #312]	; (8003a80 <HAL_GPIO_Init+0x30c>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d01f      	beq.n	800398a <HAL_GPIO_Init+0x216>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a4d      	ldr	r2, [pc, #308]	; (8003a84 <HAL_GPIO_Init+0x310>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d019      	beq.n	8003986 <HAL_GPIO_Init+0x212>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a4c      	ldr	r2, [pc, #304]	; (8003a88 <HAL_GPIO_Init+0x314>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d013      	beq.n	8003982 <HAL_GPIO_Init+0x20e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a4b      	ldr	r2, [pc, #300]	; (8003a8c <HAL_GPIO_Init+0x318>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00d      	beq.n	800397e <HAL_GPIO_Init+0x20a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a4a      	ldr	r2, [pc, #296]	; (8003a90 <HAL_GPIO_Init+0x31c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d007      	beq.n	800397a <HAL_GPIO_Init+0x206>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a49      	ldr	r2, [pc, #292]	; (8003a94 <HAL_GPIO_Init+0x320>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d101      	bne.n	8003976 <HAL_GPIO_Init+0x202>
 8003972:	2306      	movs	r3, #6
 8003974:	e00c      	b.n	8003990 <HAL_GPIO_Init+0x21c>
 8003976:	2307      	movs	r3, #7
 8003978:	e00a      	b.n	8003990 <HAL_GPIO_Init+0x21c>
 800397a:	2305      	movs	r3, #5
 800397c:	e008      	b.n	8003990 <HAL_GPIO_Init+0x21c>
 800397e:	2304      	movs	r3, #4
 8003980:	e006      	b.n	8003990 <HAL_GPIO_Init+0x21c>
 8003982:	2303      	movs	r3, #3
 8003984:	e004      	b.n	8003990 <HAL_GPIO_Init+0x21c>
 8003986:	2302      	movs	r3, #2
 8003988:	e002      	b.n	8003990 <HAL_GPIO_Init+0x21c>
 800398a:	2301      	movs	r3, #1
 800398c:	e000      	b.n	8003990 <HAL_GPIO_Init+0x21c>
 800398e:	2300      	movs	r3, #0
 8003990:	69fa      	ldr	r2, [r7, #28]
 8003992:	f002 0203 	and.w	r2, r2, #3
 8003996:	0092      	lsls	r2, r2, #2
 8003998:	4093      	lsls	r3, r2
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a0:	4935      	ldr	r1, [pc, #212]	; (8003a78 <HAL_GPIO_Init+0x304>)
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	089b      	lsrs	r3, r3, #2
 80039a6:	3302      	adds	r3, #2
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039ae:	4b3a      	ldr	r3, [pc, #232]	; (8003a98 <HAL_GPIO_Init+0x324>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	43db      	mvns	r3, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4013      	ands	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039d2:	4a31      	ldr	r2, [pc, #196]	; (8003a98 <HAL_GPIO_Init+0x324>)
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039d8:	4b2f      	ldr	r3, [pc, #188]	; (8003a98 <HAL_GPIO_Init+0x324>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	43db      	mvns	r3, r3
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	4013      	ands	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039fc:	4a26      	ldr	r2, [pc, #152]	; (8003a98 <HAL_GPIO_Init+0x324>)
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a02:	4b25      	ldr	r3, [pc, #148]	; (8003a98 <HAL_GPIO_Init+0x324>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a26:	4a1c      	ldr	r2, [pc, #112]	; (8003a98 <HAL_GPIO_Init+0x324>)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a2c:	4b1a      	ldr	r3, [pc, #104]	; (8003a98 <HAL_GPIO_Init+0x324>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	43db      	mvns	r3, r3
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a50:	4a11      	ldr	r2, [pc, #68]	; (8003a98 <HAL_GPIO_Init+0x324>)
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	61fb      	str	r3, [r7, #28]
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	2b0f      	cmp	r3, #15
 8003a60:	f67f ae96 	bls.w	8003790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a64:	bf00      	nop
 8003a66:	bf00      	nop
 8003a68:	3724      	adds	r7, #36	; 0x24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40023800 	.word	0x40023800
 8003a78:	40013800 	.word	0x40013800
 8003a7c:	40020000 	.word	0x40020000
 8003a80:	40020400 	.word	0x40020400
 8003a84:	40020800 	.word	0x40020800
 8003a88:	40020c00 	.word	0x40020c00
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	40021400 	.word	0x40021400
 8003a94:	40021800 	.word	0x40021800
 8003a98:	40013c00 	.word	0x40013c00

08003a9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691a      	ldr	r2, [r3, #16]
 8003aac:	887b      	ldrh	r3, [r7, #2]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d002      	beq.n	8003aba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	73fb      	strb	r3, [r7, #15]
 8003ab8:	e001      	b.n	8003abe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003aba:	2300      	movs	r3, #0
 8003abc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3714      	adds	r7, #20
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	807b      	strh	r3, [r7, #2]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003adc:	787b      	ldrb	r3, [r7, #1]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ae2:	887a      	ldrh	r2, [r7, #2]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ae8:	e003      	b.n	8003af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aea:	887b      	ldrh	r3, [r7, #2]
 8003aec:	041a      	lsls	r2, r3, #16
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	619a      	str	r2, [r3, #24]
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
	...

08003b00 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	603b      	str	r3, [r7, #0]
 8003b0e:	4b20      	ldr	r3, [pc, #128]	; (8003b90 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	4a1f      	ldr	r2, [pc, #124]	; (8003b90 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b18:	6413      	str	r3, [r2, #64]	; 0x40
 8003b1a:	4b1d      	ldr	r3, [pc, #116]	; (8003b90 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b22:	603b      	str	r3, [r7, #0]
 8003b24:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b26:	4b1b      	ldr	r3, [pc, #108]	; (8003b94 <HAL_PWREx_EnableOverDrive+0x94>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b2c:	f7fe fb5a 	bl	80021e4 <HAL_GetTick>
 8003b30:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b32:	e009      	b.n	8003b48 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b34:	f7fe fb56 	bl	80021e4 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b42:	d901      	bls.n	8003b48 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e01f      	b.n	8003b88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b48:	4b13      	ldr	r3, [pc, #76]	; (8003b98 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b54:	d1ee      	bne.n	8003b34 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003b56:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b58:	2201      	movs	r2, #1
 8003b5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b5c:	f7fe fb42 	bl	80021e4 <HAL_GetTick>
 8003b60:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b62:	e009      	b.n	8003b78 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b64:	f7fe fb3e 	bl	80021e4 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b72:	d901      	bls.n	8003b78 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e007      	b.n	8003b88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b78:	4b07      	ldr	r3, [pc, #28]	; (8003b98 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b84:	d1ee      	bne.n	8003b64 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40023800 	.word	0x40023800
 8003b94:	420e0040 	.word	0x420e0040
 8003b98:	40007000 	.word	0x40007000
 8003b9c:	420e0044 	.word	0x420e0044

08003ba0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e0cc      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb4:	4b68      	ldr	r3, [pc, #416]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 030f 	and.w	r3, r3, #15
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d90c      	bls.n	8003bdc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc2:	4b65      	ldr	r3, [pc, #404]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	b2d2      	uxtb	r2, r2
 8003bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bca:	4b63      	ldr	r3, [pc, #396]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 030f 	and.w	r3, r3, #15
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e0b8      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d020      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bf4:	4b59      	ldr	r3, [pc, #356]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a58      	ldr	r2, [pc, #352]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003bfe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0308 	and.w	r3, r3, #8
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c0c:	4b53      	ldr	r3, [pc, #332]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4a52      	ldr	r2, [pc, #328]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c18:	4b50      	ldr	r3, [pc, #320]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	494d      	ldr	r1, [pc, #308]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d044      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d107      	bne.n	8003c4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3e:	4b47      	ldr	r3, [pc, #284]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d119      	bne.n	8003c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e07f      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d003      	beq.n	8003c5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c5a:	2b03      	cmp	r3, #3
 8003c5c:	d107      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c5e:	4b3f      	ldr	r3, [pc, #252]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d109      	bne.n	8003c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e06f      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c6e:	4b3b      	ldr	r3, [pc, #236]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e067      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c7e:	4b37      	ldr	r3, [pc, #220]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f023 0203 	bic.w	r2, r3, #3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	4934      	ldr	r1, [pc, #208]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c90:	f7fe faa8 	bl	80021e4 <HAL_GetTick>
 8003c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c96:	e00a      	b.n	8003cae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c98:	f7fe faa4 	bl	80021e4 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e04f      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	4b2b      	ldr	r3, [pc, #172]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 020c 	and.w	r2, r3, #12
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d1eb      	bne.n	8003c98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc0:	4b25      	ldr	r3, [pc, #148]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 030f 	and.w	r3, r3, #15
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d20c      	bcs.n	8003ce8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cce:	4b22      	ldr	r3, [pc, #136]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	b2d2      	uxtb	r2, r2
 8003cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cd6:	4b20      	ldr	r3, [pc, #128]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 030f 	and.w	r3, r3, #15
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e032      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d008      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cf4:	4b19      	ldr	r3, [pc, #100]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	4916      	ldr	r1, [pc, #88]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d009      	beq.n	8003d26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d12:	4b12      	ldr	r3, [pc, #72]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	00db      	lsls	r3, r3, #3
 8003d20:	490e      	ldr	r1, [pc, #56]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d26:	f000 f855 	bl	8003dd4 <HAL_RCC_GetSysClockFreq>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	4b0b      	ldr	r3, [pc, #44]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	f003 030f 	and.w	r3, r3, #15
 8003d36:	490a      	ldr	r1, [pc, #40]	; (8003d60 <HAL_RCC_ClockConfig+0x1c0>)
 8003d38:	5ccb      	ldrb	r3, [r1, r3]
 8003d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d3e:	4a09      	ldr	r2, [pc, #36]	; (8003d64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d42:	4b09      	ldr	r3, [pc, #36]	; (8003d68 <HAL_RCC_ClockConfig+0x1c8>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fe fa08 	bl	800215c <HAL_InitTick>

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40023c00 	.word	0x40023c00
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	08008430 	.word	0x08008430
 8003d64:	2000000c 	.word	0x2000000c
 8003d68:	20000010 	.word	0x20000010

08003d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d70:	4b03      	ldr	r3, [pc, #12]	; (8003d80 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d72:	681b      	ldr	r3, [r3, #0]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	2000000c 	.word	0x2000000c

08003d84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d88:	f7ff fff0 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	0a9b      	lsrs	r3, r3, #10
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	4903      	ldr	r1, [pc, #12]	; (8003da8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d9a:	5ccb      	ldrb	r3, [r1, r3]
 8003d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40023800 	.word	0x40023800
 8003da8:	08008440 	.word	0x08008440

08003dac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003db0:	f7ff ffdc 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003db4:	4602      	mov	r2, r0
 8003db6:	4b05      	ldr	r3, [pc, #20]	; (8003dcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	0b5b      	lsrs	r3, r3, #13
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	4903      	ldr	r1, [pc, #12]	; (8003dd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dc2:	5ccb      	ldrb	r3, [r1, r3]
 8003dc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	08008440 	.word	0x08008440

08003dd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dd8:	b088      	sub	sp, #32
 8003dda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8003dec:	2300      	movs	r3, #0
 8003dee:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003df0:	4bce      	ldr	r3, [pc, #824]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f003 030c 	and.w	r3, r3, #12
 8003df8:	2b0c      	cmp	r3, #12
 8003dfa:	f200 818d 	bhi.w	8004118 <HAL_RCC_GetSysClockFreq+0x344>
 8003dfe:	a201      	add	r2, pc, #4	; (adr r2, 8003e04 <HAL_RCC_GetSysClockFreq+0x30>)
 8003e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e04:	08003e39 	.word	0x08003e39
 8003e08:	08004119 	.word	0x08004119
 8003e0c:	08004119 	.word	0x08004119
 8003e10:	08004119 	.word	0x08004119
 8003e14:	08003e3f 	.word	0x08003e3f
 8003e18:	08004119 	.word	0x08004119
 8003e1c:	08004119 	.word	0x08004119
 8003e20:	08004119 	.word	0x08004119
 8003e24:	08003e45 	.word	0x08003e45
 8003e28:	08004119 	.word	0x08004119
 8003e2c:	08004119 	.word	0x08004119
 8003e30:	08004119 	.word	0x08004119
 8003e34:	08003fb9 	.word	0x08003fb9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e38:	4bbd      	ldr	r3, [pc, #756]	; (8004130 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003e3a:	61bb      	str	r3, [r7, #24]
       break;
 8003e3c:	e16f      	b.n	800411e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e3e:	4bbd      	ldr	r3, [pc, #756]	; (8004134 <HAL_RCC_GetSysClockFreq+0x360>)
 8003e40:	61bb      	str	r3, [r7, #24]
      break;
 8003e42:	e16c      	b.n	800411e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e44:	4bb9      	ldr	r3, [pc, #740]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e4c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e4e:	4bb7      	ldr	r3, [pc, #732]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d053      	beq.n	8003f02 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e5a:	4bb4      	ldr	r3, [pc, #720]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	099b      	lsrs	r3, r3, #6
 8003e60:	461a      	mov	r2, r3
 8003e62:	f04f 0300 	mov.w	r3, #0
 8003e66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003e6a:	f04f 0100 	mov.w	r1, #0
 8003e6e:	ea02 0400 	and.w	r4, r2, r0
 8003e72:	603c      	str	r4, [r7, #0]
 8003e74:	400b      	ands	r3, r1
 8003e76:	607b      	str	r3, [r7, #4]
 8003e78:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e7c:	4620      	mov	r0, r4
 8003e7e:	4629      	mov	r1, r5
 8003e80:	f04f 0200 	mov.w	r2, #0
 8003e84:	f04f 0300 	mov.w	r3, #0
 8003e88:	014b      	lsls	r3, r1, #5
 8003e8a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003e8e:	0142      	lsls	r2, r0, #5
 8003e90:	4610      	mov	r0, r2
 8003e92:	4619      	mov	r1, r3
 8003e94:	4623      	mov	r3, r4
 8003e96:	1ac0      	subs	r0, r0, r3
 8003e98:	462b      	mov	r3, r5
 8003e9a:	eb61 0103 	sbc.w	r1, r1, r3
 8003e9e:	f04f 0200 	mov.w	r2, #0
 8003ea2:	f04f 0300 	mov.w	r3, #0
 8003ea6:	018b      	lsls	r3, r1, #6
 8003ea8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003eac:	0182      	lsls	r2, r0, #6
 8003eae:	1a12      	subs	r2, r2, r0
 8003eb0:	eb63 0301 	sbc.w	r3, r3, r1
 8003eb4:	f04f 0000 	mov.w	r0, #0
 8003eb8:	f04f 0100 	mov.w	r1, #0
 8003ebc:	00d9      	lsls	r1, r3, #3
 8003ebe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ec2:	00d0      	lsls	r0, r2, #3
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4621      	mov	r1, r4
 8003eca:	1852      	adds	r2, r2, r1
 8003ecc:	4629      	mov	r1, r5
 8003ece:	eb43 0101 	adc.w	r1, r3, r1
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	f04f 0000 	mov.w	r0, #0
 8003ed8:	f04f 0100 	mov.w	r1, #0
 8003edc:	0259      	lsls	r1, r3, #9
 8003ede:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003ee2:	0250      	lsls	r0, r2, #9
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	4610      	mov	r0, r2
 8003eea:	4619      	mov	r1, r3
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f04f 0300 	mov.w	r3, #0
 8003ef4:	f7fc fda2 	bl	8000a3c <__aeabi_uldivmod>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	460b      	mov	r3, r1
 8003efc:	4613      	mov	r3, r2
 8003efe:	61fb      	str	r3, [r7, #28]
 8003f00:	e04c      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f02:	4b8a      	ldr	r3, [pc, #552]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	099b      	lsrs	r3, r3, #6
 8003f08:	461a      	mov	r2, r3
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003f12:	f04f 0100 	mov.w	r1, #0
 8003f16:	ea02 0a00 	and.w	sl, r2, r0
 8003f1a:	ea03 0b01 	and.w	fp, r3, r1
 8003f1e:	4650      	mov	r0, sl
 8003f20:	4659      	mov	r1, fp
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	f04f 0300 	mov.w	r3, #0
 8003f2a:	014b      	lsls	r3, r1, #5
 8003f2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003f30:	0142      	lsls	r2, r0, #5
 8003f32:	4610      	mov	r0, r2
 8003f34:	4619      	mov	r1, r3
 8003f36:	ebb0 000a 	subs.w	r0, r0, sl
 8003f3a:	eb61 010b 	sbc.w	r1, r1, fp
 8003f3e:	f04f 0200 	mov.w	r2, #0
 8003f42:	f04f 0300 	mov.w	r3, #0
 8003f46:	018b      	lsls	r3, r1, #6
 8003f48:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003f4c:	0182      	lsls	r2, r0, #6
 8003f4e:	1a12      	subs	r2, r2, r0
 8003f50:	eb63 0301 	sbc.w	r3, r3, r1
 8003f54:	f04f 0000 	mov.w	r0, #0
 8003f58:	f04f 0100 	mov.w	r1, #0
 8003f5c:	00d9      	lsls	r1, r3, #3
 8003f5e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f62:	00d0      	lsls	r0, r2, #3
 8003f64:	4602      	mov	r2, r0
 8003f66:	460b      	mov	r3, r1
 8003f68:	eb12 020a 	adds.w	r2, r2, sl
 8003f6c:	eb43 030b 	adc.w	r3, r3, fp
 8003f70:	f04f 0000 	mov.w	r0, #0
 8003f74:	f04f 0100 	mov.w	r1, #0
 8003f78:	0299      	lsls	r1, r3, #10
 8003f7a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003f7e:	0290      	lsls	r0, r2, #10
 8003f80:	4602      	mov	r2, r0
 8003f82:	460b      	mov	r3, r1
 8003f84:	4610      	mov	r0, r2
 8003f86:	4619      	mov	r1, r3
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	f04f 0300 	mov.w	r3, #0
 8003f90:	f7fc fd54 	bl	8000a3c <__aeabi_uldivmod>
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	4613      	mov	r3, r2
 8003f9a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f9c:	4b63      	ldr	r3, [pc, #396]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	0c1b      	lsrs	r3, r3, #16
 8003fa2:	f003 0303 	and.w	r3, r3, #3
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8003fac:	69fa      	ldr	r2, [r7, #28]
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb4:	61bb      	str	r3, [r7, #24]
      break;
 8003fb6:	e0b2      	b.n	800411e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fb8:	4b5c      	ldr	r3, [pc, #368]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fc0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fc2:	4b5a      	ldr	r3, [pc, #360]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d04d      	beq.n	800406a <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fce:	4b57      	ldr	r3, [pc, #348]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	099b      	lsrs	r3, r3, #6
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003fde:	f04f 0100 	mov.w	r1, #0
 8003fe2:	ea02 0800 	and.w	r8, r2, r0
 8003fe6:	ea03 0901 	and.w	r9, r3, r1
 8003fea:	4640      	mov	r0, r8
 8003fec:	4649      	mov	r1, r9
 8003fee:	f04f 0200 	mov.w	r2, #0
 8003ff2:	f04f 0300 	mov.w	r3, #0
 8003ff6:	014b      	lsls	r3, r1, #5
 8003ff8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003ffc:	0142      	lsls	r2, r0, #5
 8003ffe:	4610      	mov	r0, r2
 8004000:	4619      	mov	r1, r3
 8004002:	ebb0 0008 	subs.w	r0, r0, r8
 8004006:	eb61 0109 	sbc.w	r1, r1, r9
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	f04f 0300 	mov.w	r3, #0
 8004012:	018b      	lsls	r3, r1, #6
 8004014:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004018:	0182      	lsls	r2, r0, #6
 800401a:	1a12      	subs	r2, r2, r0
 800401c:	eb63 0301 	sbc.w	r3, r3, r1
 8004020:	f04f 0000 	mov.w	r0, #0
 8004024:	f04f 0100 	mov.w	r1, #0
 8004028:	00d9      	lsls	r1, r3, #3
 800402a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800402e:	00d0      	lsls	r0, r2, #3
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	eb12 0208 	adds.w	r2, r2, r8
 8004038:	eb43 0309 	adc.w	r3, r3, r9
 800403c:	f04f 0000 	mov.w	r0, #0
 8004040:	f04f 0100 	mov.w	r1, #0
 8004044:	0259      	lsls	r1, r3, #9
 8004046:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800404a:	0250      	lsls	r0, r2, #9
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4610      	mov	r0, r2
 8004052:	4619      	mov	r1, r3
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	461a      	mov	r2, r3
 8004058:	f04f 0300 	mov.w	r3, #0
 800405c:	f7fc fcee 	bl	8000a3c <__aeabi_uldivmod>
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	4613      	mov	r3, r2
 8004066:	61fb      	str	r3, [r7, #28]
 8004068:	e04a      	b.n	8004100 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800406a:	4b30      	ldr	r3, [pc, #192]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	099b      	lsrs	r3, r3, #6
 8004070:	461a      	mov	r2, r3
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	f240 10ff 	movw	r0, #511	; 0x1ff
 800407a:	f04f 0100 	mov.w	r1, #0
 800407e:	ea02 0400 	and.w	r4, r2, r0
 8004082:	ea03 0501 	and.w	r5, r3, r1
 8004086:	4620      	mov	r0, r4
 8004088:	4629      	mov	r1, r5
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	f04f 0300 	mov.w	r3, #0
 8004092:	014b      	lsls	r3, r1, #5
 8004094:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004098:	0142      	lsls	r2, r0, #5
 800409a:	4610      	mov	r0, r2
 800409c:	4619      	mov	r1, r3
 800409e:	1b00      	subs	r0, r0, r4
 80040a0:	eb61 0105 	sbc.w	r1, r1, r5
 80040a4:	f04f 0200 	mov.w	r2, #0
 80040a8:	f04f 0300 	mov.w	r3, #0
 80040ac:	018b      	lsls	r3, r1, #6
 80040ae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80040b2:	0182      	lsls	r2, r0, #6
 80040b4:	1a12      	subs	r2, r2, r0
 80040b6:	eb63 0301 	sbc.w	r3, r3, r1
 80040ba:	f04f 0000 	mov.w	r0, #0
 80040be:	f04f 0100 	mov.w	r1, #0
 80040c2:	00d9      	lsls	r1, r3, #3
 80040c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80040c8:	00d0      	lsls	r0, r2, #3
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	1912      	adds	r2, r2, r4
 80040d0:	eb45 0303 	adc.w	r3, r5, r3
 80040d4:	f04f 0000 	mov.w	r0, #0
 80040d8:	f04f 0100 	mov.w	r1, #0
 80040dc:	0299      	lsls	r1, r3, #10
 80040de:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80040e2:	0290      	lsls	r0, r2, #10
 80040e4:	4602      	mov	r2, r0
 80040e6:	460b      	mov	r3, r1
 80040e8:	4610      	mov	r0, r2
 80040ea:	4619      	mov	r1, r3
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	461a      	mov	r2, r3
 80040f0:	f04f 0300 	mov.w	r3, #0
 80040f4:	f7fc fca2 	bl	8000a3c <__aeabi_uldivmod>
 80040f8:	4602      	mov	r2, r0
 80040fa:	460b      	mov	r3, r1
 80040fc:	4613      	mov	r3, r2
 80040fe:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004100:	4b0a      	ldr	r3, [pc, #40]	; (800412c <HAL_RCC_GetSysClockFreq+0x358>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	0f1b      	lsrs	r3, r3, #28
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 800410c:	69fa      	ldr	r2, [r7, #28]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	fbb2 f3f3 	udiv	r3, r2, r3
 8004114:	61bb      	str	r3, [r7, #24]
      break;
 8004116:	e002      	b.n	800411e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004118:	4b05      	ldr	r3, [pc, #20]	; (8004130 <HAL_RCC_GetSysClockFreq+0x35c>)
 800411a:	61bb      	str	r3, [r7, #24]
      break;
 800411c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800411e:	69bb      	ldr	r3, [r7, #24]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3720      	adds	r7, #32
 8004124:	46bd      	mov	sp, r7
 8004126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800412a:	bf00      	nop
 800412c:	40023800 	.word	0x40023800
 8004130:	00f42400 	.word	0x00f42400
 8004134:	007a1200 	.word	0x007a1200

08004138 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e28d      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b00      	cmp	r3, #0
 8004154:	f000 8083 	beq.w	800425e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004158:	4b94      	ldr	r3, [pc, #592]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f003 030c 	and.w	r3, r3, #12
 8004160:	2b04      	cmp	r3, #4
 8004162:	d019      	beq.n	8004198 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004164:	4b91      	ldr	r3, [pc, #580]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800416c:	2b08      	cmp	r3, #8
 800416e:	d106      	bne.n	800417e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004170:	4b8e      	ldr	r3, [pc, #568]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004178:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800417c:	d00c      	beq.n	8004198 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800417e:	4b8b      	ldr	r3, [pc, #556]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004186:	2b0c      	cmp	r3, #12
 8004188:	d112      	bne.n	80041b0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800418a:	4b88      	ldr	r3, [pc, #544]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004196:	d10b      	bne.n	80041b0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004198:	4b84      	ldr	r3, [pc, #528]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d05b      	beq.n	800425c <HAL_RCC_OscConfig+0x124>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d157      	bne.n	800425c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e25a      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b8:	d106      	bne.n	80041c8 <HAL_RCC_OscConfig+0x90>
 80041ba:	4b7c      	ldr	r3, [pc, #496]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a7b      	ldr	r2, [pc, #492]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041c4:	6013      	str	r3, [r2, #0]
 80041c6:	e01d      	b.n	8004204 <HAL_RCC_OscConfig+0xcc>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041d0:	d10c      	bne.n	80041ec <HAL_RCC_OscConfig+0xb4>
 80041d2:	4b76      	ldr	r3, [pc, #472]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a75      	ldr	r2, [pc, #468]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	4b73      	ldr	r3, [pc, #460]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a72      	ldr	r2, [pc, #456]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041e8:	6013      	str	r3, [r2, #0]
 80041ea:	e00b      	b.n	8004204 <HAL_RCC_OscConfig+0xcc>
 80041ec:	4b6f      	ldr	r3, [pc, #444]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a6e      	ldr	r2, [pc, #440]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041f6:	6013      	str	r3, [r2, #0]
 80041f8:	4b6c      	ldr	r3, [pc, #432]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a6b      	ldr	r2, [pc, #428]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80041fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004202:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d013      	beq.n	8004234 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420c:	f7fd ffea 	bl	80021e4 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004214:	f7fd ffe6 	bl	80021e4 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b64      	cmp	r3, #100	; 0x64
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e21f      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004226:	4b61      	ldr	r3, [pc, #388]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d0f0      	beq.n	8004214 <HAL_RCC_OscConfig+0xdc>
 8004232:	e014      	b.n	800425e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004234:	f7fd ffd6 	bl	80021e4 <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800423c:	f7fd ffd2 	bl	80021e4 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b64      	cmp	r3, #100	; 0x64
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e20b      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800424e:	4b57      	ldr	r3, [pc, #348]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1f0      	bne.n	800423c <HAL_RCC_OscConfig+0x104>
 800425a:	e000      	b.n	800425e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800425c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d06f      	beq.n	800434a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800426a:	4b50      	ldr	r3, [pc, #320]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f003 030c 	and.w	r3, r3, #12
 8004272:	2b00      	cmp	r3, #0
 8004274:	d017      	beq.n	80042a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004276:	4b4d      	ldr	r3, [pc, #308]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800427e:	2b08      	cmp	r3, #8
 8004280:	d105      	bne.n	800428e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004282:	4b4a      	ldr	r3, [pc, #296]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00b      	beq.n	80042a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800428e:	4b47      	ldr	r3, [pc, #284]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004296:	2b0c      	cmp	r3, #12
 8004298:	d11c      	bne.n	80042d4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800429a:	4b44      	ldr	r3, [pc, #272]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d116      	bne.n	80042d4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a6:	4b41      	ldr	r3, [pc, #260]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d005      	beq.n	80042be <HAL_RCC_OscConfig+0x186>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d001      	beq.n	80042be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e1d3      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042be:	4b3b      	ldr	r3, [pc, #236]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	00db      	lsls	r3, r3, #3
 80042cc:	4937      	ldr	r1, [pc, #220]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042d2:	e03a      	b.n	800434a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d020      	beq.n	800431e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042dc:	4b34      	ldr	r3, [pc, #208]	; (80043b0 <HAL_RCC_OscConfig+0x278>)
 80042de:	2201      	movs	r2, #1
 80042e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e2:	f7fd ff7f 	bl	80021e4 <HAL_GetTick>
 80042e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042e8:	e008      	b.n	80042fc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042ea:	f7fd ff7b 	bl	80021e4 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d901      	bls.n	80042fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e1b4      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042fc:	4b2b      	ldr	r3, [pc, #172]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d0f0      	beq.n	80042ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004308:	4b28      	ldr	r3, [pc, #160]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4925      	ldr	r1, [pc, #148]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004318:	4313      	orrs	r3, r2
 800431a:	600b      	str	r3, [r1, #0]
 800431c:	e015      	b.n	800434a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800431e:	4b24      	ldr	r3, [pc, #144]	; (80043b0 <HAL_RCC_OscConfig+0x278>)
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004324:	f7fd ff5e 	bl	80021e4 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800432c:	f7fd ff5a 	bl	80021e4 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e193      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800433e:	4b1b      	ldr	r3, [pc, #108]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1f0      	bne.n	800432c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0308 	and.w	r3, r3, #8
 8004352:	2b00      	cmp	r3, #0
 8004354:	d036      	beq.n	80043c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d016      	beq.n	800438c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800435e:	4b15      	ldr	r3, [pc, #84]	; (80043b4 <HAL_RCC_OscConfig+0x27c>)
 8004360:	2201      	movs	r2, #1
 8004362:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004364:	f7fd ff3e 	bl	80021e4 <HAL_GetTick>
 8004368:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800436a:	e008      	b.n	800437e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800436c:	f7fd ff3a 	bl	80021e4 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b02      	cmp	r3, #2
 8004378:	d901      	bls.n	800437e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e173      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800437e:	4b0b      	ldr	r3, [pc, #44]	; (80043ac <HAL_RCC_OscConfig+0x274>)
 8004380:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d0f0      	beq.n	800436c <HAL_RCC_OscConfig+0x234>
 800438a:	e01b      	b.n	80043c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800438c:	4b09      	ldr	r3, [pc, #36]	; (80043b4 <HAL_RCC_OscConfig+0x27c>)
 800438e:	2200      	movs	r2, #0
 8004390:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004392:	f7fd ff27 	bl	80021e4 <HAL_GetTick>
 8004396:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004398:	e00e      	b.n	80043b8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800439a:	f7fd ff23 	bl	80021e4 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d907      	bls.n	80043b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e15c      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
 80043ac:	40023800 	.word	0x40023800
 80043b0:	42470000 	.word	0x42470000
 80043b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b8:	4b8a      	ldr	r3, [pc, #552]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80043ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1ea      	bne.n	800439a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 8097 	beq.w	8004500 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043d2:	2300      	movs	r3, #0
 80043d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d6:	4b83      	ldr	r3, [pc, #524]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80043d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10f      	bne.n	8004402 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	60bb      	str	r3, [r7, #8]
 80043e6:	4b7f      	ldr	r3, [pc, #508]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ea:	4a7e      	ldr	r2, [pc, #504]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80043ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043f0:	6413      	str	r3, [r2, #64]	; 0x40
 80043f2:	4b7c      	ldr	r3, [pc, #496]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fa:	60bb      	str	r3, [r7, #8]
 80043fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043fe:	2301      	movs	r3, #1
 8004400:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004402:	4b79      	ldr	r3, [pc, #484]	; (80045e8 <HAL_RCC_OscConfig+0x4b0>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800440a:	2b00      	cmp	r3, #0
 800440c:	d118      	bne.n	8004440 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800440e:	4b76      	ldr	r3, [pc, #472]	; (80045e8 <HAL_RCC_OscConfig+0x4b0>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a75      	ldr	r2, [pc, #468]	; (80045e8 <HAL_RCC_OscConfig+0x4b0>)
 8004414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004418:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800441a:	f7fd fee3 	bl	80021e4 <HAL_GetTick>
 800441e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004420:	e008      	b.n	8004434 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004422:	f7fd fedf 	bl	80021e4 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d901      	bls.n	8004434 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e118      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004434:	4b6c      	ldr	r3, [pc, #432]	; (80045e8 <HAL_RCC_OscConfig+0x4b0>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443c:	2b00      	cmp	r3, #0
 800443e:	d0f0      	beq.n	8004422 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d106      	bne.n	8004456 <HAL_RCC_OscConfig+0x31e>
 8004448:	4b66      	ldr	r3, [pc, #408]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800444a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800444c:	4a65      	ldr	r2, [pc, #404]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	6713      	str	r3, [r2, #112]	; 0x70
 8004454:	e01c      	b.n	8004490 <HAL_RCC_OscConfig+0x358>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	2b05      	cmp	r3, #5
 800445c:	d10c      	bne.n	8004478 <HAL_RCC_OscConfig+0x340>
 800445e:	4b61      	ldr	r3, [pc, #388]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 8004460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004462:	4a60      	ldr	r2, [pc, #384]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 8004464:	f043 0304 	orr.w	r3, r3, #4
 8004468:	6713      	str	r3, [r2, #112]	; 0x70
 800446a:	4b5e      	ldr	r3, [pc, #376]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800446c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446e:	4a5d      	ldr	r2, [pc, #372]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 8004470:	f043 0301 	orr.w	r3, r3, #1
 8004474:	6713      	str	r3, [r2, #112]	; 0x70
 8004476:	e00b      	b.n	8004490 <HAL_RCC_OscConfig+0x358>
 8004478:	4b5a      	ldr	r3, [pc, #360]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800447a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800447c:	4a59      	ldr	r2, [pc, #356]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800447e:	f023 0301 	bic.w	r3, r3, #1
 8004482:	6713      	str	r3, [r2, #112]	; 0x70
 8004484:	4b57      	ldr	r3, [pc, #348]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 8004486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004488:	4a56      	ldr	r2, [pc, #344]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800448a:	f023 0304 	bic.w	r3, r3, #4
 800448e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d015      	beq.n	80044c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004498:	f7fd fea4 	bl	80021e4 <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449e:	e00a      	b.n	80044b6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044a0:	f7fd fea0 	bl	80021e4 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e0d7      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b6:	4b4b      	ldr	r3, [pc, #300]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80044b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0ee      	beq.n	80044a0 <HAL_RCC_OscConfig+0x368>
 80044c2:	e014      	b.n	80044ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c4:	f7fd fe8e 	bl	80021e4 <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ca:	e00a      	b.n	80044e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044cc:	f7fd fe8a 	bl	80021e4 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044da:	4293      	cmp	r3, r2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e0c1      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e2:	4b40      	ldr	r3, [pc, #256]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80044e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1ee      	bne.n	80044cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044ee:	7dfb      	ldrb	r3, [r7, #23]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d105      	bne.n	8004500 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f4:	4b3b      	ldr	r3, [pc, #236]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80044f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f8:	4a3a      	ldr	r2, [pc, #232]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80044fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	2b00      	cmp	r3, #0
 8004506:	f000 80ad 	beq.w	8004664 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800450a:	4b36      	ldr	r3, [pc, #216]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 030c 	and.w	r3, r3, #12
 8004512:	2b08      	cmp	r3, #8
 8004514:	d060      	beq.n	80045d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d145      	bne.n	80045aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800451e:	4b33      	ldr	r3, [pc, #204]	; (80045ec <HAL_RCC_OscConfig+0x4b4>)
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004524:	f7fd fe5e 	bl	80021e4 <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800452c:	f7fd fe5a 	bl	80021e4 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e093      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453e:	4b29      	ldr	r3, [pc, #164]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1f0      	bne.n	800452c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69da      	ldr	r2, [r3, #28]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	019b      	lsls	r3, r3, #6
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004560:	085b      	lsrs	r3, r3, #1
 8004562:	3b01      	subs	r3, #1
 8004564:	041b      	lsls	r3, r3, #16
 8004566:	431a      	orrs	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456c:	061b      	lsls	r3, r3, #24
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004574:	071b      	lsls	r3, r3, #28
 8004576:	491b      	ldr	r1, [pc, #108]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 8004578:	4313      	orrs	r3, r2
 800457a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800457c:	4b1b      	ldr	r3, [pc, #108]	; (80045ec <HAL_RCC_OscConfig+0x4b4>)
 800457e:	2201      	movs	r2, #1
 8004580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004582:	f7fd fe2f 	bl	80021e4 <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800458a:	f7fd fe2b 	bl	80021e4 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e064      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800459c:	4b11      	ldr	r3, [pc, #68]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0f0      	beq.n	800458a <HAL_RCC_OscConfig+0x452>
 80045a8:	e05c      	b.n	8004664 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045aa:	4b10      	ldr	r3, [pc, #64]	; (80045ec <HAL_RCC_OscConfig+0x4b4>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b0:	f7fd fe18 	bl	80021e4 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045b8:	f7fd fe14 	bl	80021e4 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e04d      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ca:	4b06      	ldr	r3, [pc, #24]	; (80045e4 <HAL_RCC_OscConfig+0x4ac>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x480>
 80045d6:	e045      	b.n	8004664 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d107      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e040      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
 80045e4:	40023800 	.word	0x40023800
 80045e8:	40007000 	.word	0x40007000
 80045ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045f0:	4b1f      	ldr	r3, [pc, #124]	; (8004670 <HAL_RCC_OscConfig+0x538>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d030      	beq.n	8004660 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004608:	429a      	cmp	r2, r3
 800460a:	d129      	bne.n	8004660 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d122      	bne.n	8004660 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004620:	4013      	ands	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004626:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004628:	4293      	cmp	r3, r2
 800462a:	d119      	bne.n	8004660 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004636:	085b      	lsrs	r3, r3, #1
 8004638:	3b01      	subs	r3, #1
 800463a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800463c:	429a      	cmp	r2, r3
 800463e:	d10f      	bne.n	8004660 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d107      	bne.n	8004660 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d001      	beq.n	8004664 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40023800 	.word	0x40023800

08004674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e041      	b.n	800470a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fd fba2 	bl	8001de4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3304      	adds	r3, #4
 80046b0:	4619      	mov	r1, r3
 80046b2:	4610      	mov	r0, r2
 80046b4:	f000 fbac 	bl	8004e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b01      	cmp	r3, #1
 8004726:	d001      	beq.n	800472c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e046      	b.n	80047ba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2202      	movs	r2, #2
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a23      	ldr	r2, [pc, #140]	; (80047c8 <HAL_TIM_Base_Start+0xb4>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d022      	beq.n	8004784 <HAL_TIM_Base_Start+0x70>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004746:	d01d      	beq.n	8004784 <HAL_TIM_Base_Start+0x70>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a1f      	ldr	r2, [pc, #124]	; (80047cc <HAL_TIM_Base_Start+0xb8>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d018      	beq.n	8004784 <HAL_TIM_Base_Start+0x70>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a1e      	ldr	r2, [pc, #120]	; (80047d0 <HAL_TIM_Base_Start+0xbc>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d013      	beq.n	8004784 <HAL_TIM_Base_Start+0x70>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a1c      	ldr	r2, [pc, #112]	; (80047d4 <HAL_TIM_Base_Start+0xc0>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d00e      	beq.n	8004784 <HAL_TIM_Base_Start+0x70>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a1b      	ldr	r2, [pc, #108]	; (80047d8 <HAL_TIM_Base_Start+0xc4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d009      	beq.n	8004784 <HAL_TIM_Base_Start+0x70>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a19      	ldr	r2, [pc, #100]	; (80047dc <HAL_TIM_Base_Start+0xc8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d004      	beq.n	8004784 <HAL_TIM_Base_Start+0x70>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a18      	ldr	r2, [pc, #96]	; (80047e0 <HAL_TIM_Base_Start+0xcc>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d111      	bne.n	80047a8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 0307 	and.w	r3, r3, #7
 800478e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2b06      	cmp	r3, #6
 8004794:	d010      	beq.n	80047b8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f042 0201 	orr.w	r2, r2, #1
 80047a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a6:	e007      	b.n	80047b8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0201 	orr.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	40010000 	.word	0x40010000
 80047cc:	40000400 	.word	0x40000400
 80047d0:	40000800 	.word	0x40000800
 80047d4:	40000c00 	.word	0x40000c00
 80047d8:	40010400 	.word	0x40010400
 80047dc:	40014000 	.word	0x40014000
 80047e0:	40001800 	.word	0x40001800

080047e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d001      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e04e      	b.n	800489a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68da      	ldr	r2, [r3, #12]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0201 	orr.w	r2, r2, #1
 8004812:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a23      	ldr	r2, [pc, #140]	; (80048a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d022      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x80>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004826:	d01d      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x80>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a1f      	ldr	r2, [pc, #124]	; (80048ac <HAL_TIM_Base_Start_IT+0xc8>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d018      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x80>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a1e      	ldr	r2, [pc, #120]	; (80048b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d013      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x80>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a1c      	ldr	r2, [pc, #112]	; (80048b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d00e      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x80>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a1b      	ldr	r2, [pc, #108]	; (80048b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d009      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x80>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a19      	ldr	r2, [pc, #100]	; (80048bc <HAL_TIM_Base_Start_IT+0xd8>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d004      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x80>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a18      	ldr	r2, [pc, #96]	; (80048c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d111      	bne.n	8004888 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f003 0307 	and.w	r3, r3, #7
 800486e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2b06      	cmp	r3, #6
 8004874:	d010      	beq.n	8004898 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f042 0201 	orr.w	r2, r2, #1
 8004884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004886:	e007      	b.n	8004898 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3714      	adds	r7, #20
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	40010000 	.word	0x40010000
 80048ac:	40000400 	.word	0x40000400
 80048b0:	40000800 	.word	0x40000800
 80048b4:	40000c00 	.word	0x40000c00
 80048b8:	40010400 	.word	0x40010400
 80048bc:	40014000 	.word	0x40014000
 80048c0:	40001800 	.word	0x40001800

080048c4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e041      	b.n	800495a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d106      	bne.n	80048f0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f839 	bl	8004962 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	3304      	adds	r3, #4
 8004900:	4619      	mov	r1, r3
 8004902:	4610      	mov	r0, r2
 8004904:	f000 fa84 	bl	8004e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	b082      	sub	sp, #8
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b02      	cmp	r3, #2
 800498a:	d122      	bne.n	80049d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b02      	cmp	r3, #2
 8004998:	d11b      	bne.n	80049d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f06f 0202 	mvn.w	r2, #2
 80049a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	f003 0303 	and.w	r3, r3, #3
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d003      	beq.n	80049c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 fa0b 	bl	8004dd4 <HAL_TIM_IC_CaptureCallback>
 80049be:	e005      	b.n	80049cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f9fd 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 fa0e 	bl	8004de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	f003 0304 	and.w	r3, r3, #4
 80049dc:	2b04      	cmp	r3, #4
 80049de:	d122      	bne.n	8004a26 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	f003 0304 	and.w	r3, r3, #4
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	d11b      	bne.n	8004a26 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f06f 0204 	mvn.w	r2, #4
 80049f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d003      	beq.n	8004a14 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 f9e1 	bl	8004dd4 <HAL_TIM_IC_CaptureCallback>
 8004a12:	e005      	b.n	8004a20 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f9d3 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f9e4 	bl	8004de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	691b      	ldr	r3, [r3, #16]
 8004a2c:	f003 0308 	and.w	r3, r3, #8
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d122      	bne.n	8004a7a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	f003 0308 	and.w	r3, r3, #8
 8004a3e:	2b08      	cmp	r3, #8
 8004a40:	d11b      	bne.n	8004a7a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f06f 0208 	mvn.w	r2, #8
 8004a4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2204      	movs	r2, #4
 8004a50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	69db      	ldr	r3, [r3, #28]
 8004a58:	f003 0303 	and.w	r3, r3, #3
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d003      	beq.n	8004a68 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 f9b7 	bl	8004dd4 <HAL_TIM_IC_CaptureCallback>
 8004a66:	e005      	b.n	8004a74 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 f9a9 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f9ba 	bl	8004de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	f003 0310 	and.w	r3, r3, #16
 8004a84:	2b10      	cmp	r3, #16
 8004a86:	d122      	bne.n	8004ace <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	f003 0310 	and.w	r3, r3, #16
 8004a92:	2b10      	cmp	r3, #16
 8004a94:	d11b      	bne.n	8004ace <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f06f 0210 	mvn.w	r2, #16
 8004a9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2208      	movs	r2, #8
 8004aa4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	69db      	ldr	r3, [r3, #28]
 8004aac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d003      	beq.n	8004abc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f000 f98d 	bl	8004dd4 <HAL_TIM_IC_CaptureCallback>
 8004aba:	e005      	b.n	8004ac8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 f97f 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f990 	bl	8004de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d10e      	bne.n	8004afa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d107      	bne.n	8004afa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f06f 0201 	mvn.w	r2, #1
 8004af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f7fc fc9f 	bl	8001438 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b04:	2b80      	cmp	r3, #128	; 0x80
 8004b06:	d10e      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b12:	2b80      	cmp	r3, #128	; 0x80
 8004b14:	d107      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 fce5 	bl	80054f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b30:	2b40      	cmp	r3, #64	; 0x40
 8004b32:	d10e      	bne.n	8004b52 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b3e:	2b40      	cmp	r3, #64	; 0x40
 8004b40:	d107      	bne.n	8004b52 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 f955 	bl	8004dfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	f003 0320 	and.w	r3, r3, #32
 8004b5c:	2b20      	cmp	r3, #32
 8004b5e:	d10e      	bne.n	8004b7e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	f003 0320 	and.w	r3, r3, #32
 8004b6a:	2b20      	cmp	r3, #32
 8004b6c:	d107      	bne.n	8004b7e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f06f 0220 	mvn.w	r2, #32
 8004b76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fcaf 	bl	80054dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b7e:	bf00      	nop
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
	...

08004b88 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d101      	bne.n	8004ba2 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	e046      	b.n	8004c30 <HAL_TIM_OC_ConfigChannel+0xa8>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b0c      	cmp	r3, #12
 8004bae:	d839      	bhi.n	8004c24 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004bb0:	a201      	add	r2, pc, #4	; (adr r2, 8004bb8 <HAL_TIM_OC_ConfigChannel+0x30>)
 8004bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb6:	bf00      	nop
 8004bb8:	08004bed 	.word	0x08004bed
 8004bbc:	08004c25 	.word	0x08004c25
 8004bc0:	08004c25 	.word	0x08004c25
 8004bc4:	08004c25 	.word	0x08004c25
 8004bc8:	08004bfb 	.word	0x08004bfb
 8004bcc:	08004c25 	.word	0x08004c25
 8004bd0:	08004c25 	.word	0x08004c25
 8004bd4:	08004c25 	.word	0x08004c25
 8004bd8:	08004c09 	.word	0x08004c09
 8004bdc:	08004c25 	.word	0x08004c25
 8004be0:	08004c25 	.word	0x08004c25
 8004be4:	08004c25 	.word	0x08004c25
 8004be8:	08004c17 	.word	0x08004c17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68b9      	ldr	r1, [r7, #8]
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f000 f9ac 	bl	8004f50 <TIM_OC1_SetConfig>
      break;
 8004bf8:	e015      	b.n	8004c26 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68b9      	ldr	r1, [r7, #8]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 fa15 	bl	8005030 <TIM_OC2_SetConfig>
      break;
 8004c06:	e00e      	b.n	8004c26 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68b9      	ldr	r1, [r7, #8]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f000 fa84 	bl	800511c <TIM_OC3_SetConfig>
      break;
 8004c14:	e007      	b.n	8004c26 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68b9      	ldr	r1, [r7, #8]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 faf1 	bl	8005204 <TIM_OC4_SetConfig>
      break;
 8004c22:	e000      	b.n	8004c26 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8004c24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d101      	bne.n	8004c50 <HAL_TIM_ConfigClockSource+0x18>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	e0b3      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x180>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c88:	d03e      	beq.n	8004d08 <HAL_TIM_ConfigClockSource+0xd0>
 8004c8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c8e:	f200 8087 	bhi.w	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c96:	f000 8085 	beq.w	8004da4 <HAL_TIM_ConfigClockSource+0x16c>
 8004c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c9e:	d87f      	bhi.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004ca0:	2b70      	cmp	r3, #112	; 0x70
 8004ca2:	d01a      	beq.n	8004cda <HAL_TIM_ConfigClockSource+0xa2>
 8004ca4:	2b70      	cmp	r3, #112	; 0x70
 8004ca6:	d87b      	bhi.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004ca8:	2b60      	cmp	r3, #96	; 0x60
 8004caa:	d050      	beq.n	8004d4e <HAL_TIM_ConfigClockSource+0x116>
 8004cac:	2b60      	cmp	r3, #96	; 0x60
 8004cae:	d877      	bhi.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004cb0:	2b50      	cmp	r3, #80	; 0x50
 8004cb2:	d03c      	beq.n	8004d2e <HAL_TIM_ConfigClockSource+0xf6>
 8004cb4:	2b50      	cmp	r3, #80	; 0x50
 8004cb6:	d873      	bhi.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004cb8:	2b40      	cmp	r3, #64	; 0x40
 8004cba:	d058      	beq.n	8004d6e <HAL_TIM_ConfigClockSource+0x136>
 8004cbc:	2b40      	cmp	r3, #64	; 0x40
 8004cbe:	d86f      	bhi.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004cc0:	2b30      	cmp	r3, #48	; 0x30
 8004cc2:	d064      	beq.n	8004d8e <HAL_TIM_ConfigClockSource+0x156>
 8004cc4:	2b30      	cmp	r3, #48	; 0x30
 8004cc6:	d86b      	bhi.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004cc8:	2b20      	cmp	r3, #32
 8004cca:	d060      	beq.n	8004d8e <HAL_TIM_ConfigClockSource+0x156>
 8004ccc:	2b20      	cmp	r3, #32
 8004cce:	d867      	bhi.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d05c      	beq.n	8004d8e <HAL_TIM_ConfigClockSource+0x156>
 8004cd4:	2b10      	cmp	r3, #16
 8004cd6:	d05a      	beq.n	8004d8e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004cd8:	e062      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6818      	ldr	r0, [r3, #0]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	6899      	ldr	r1, [r3, #8]
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	f000 fb5b 	bl	80053a4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	609a      	str	r2, [r3, #8]
      break;
 8004d06:	e04e      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6818      	ldr	r0, [r3, #0]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	6899      	ldr	r1, [r3, #8]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685a      	ldr	r2, [r3, #4]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f000 fb44 	bl	80053a4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	689a      	ldr	r2, [r3, #8]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d2a:	609a      	str	r2, [r3, #8]
      break;
 8004d2c:	e03b      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	6859      	ldr	r1, [r3, #4]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	f000 fab8 	bl	80052b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2150      	movs	r1, #80	; 0x50
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 fb11 	bl	800536e <TIM_ITRx_SetConfig>
      break;
 8004d4c:	e02b      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6818      	ldr	r0, [r3, #0]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	6859      	ldr	r1, [r3, #4]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	f000 fad7 	bl	800530e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2160      	movs	r1, #96	; 0x60
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 fb01 	bl	800536e <TIM_ITRx_SetConfig>
      break;
 8004d6c:	e01b      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6818      	ldr	r0, [r3, #0]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	6859      	ldr	r1, [r3, #4]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	f000 fa98 	bl	80052b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2140      	movs	r1, #64	; 0x40
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 faf1 	bl	800536e <TIM_ITRx_SetConfig>
      break;
 8004d8c:	e00b      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4619      	mov	r1, r3
 8004d98:	4610      	mov	r0, r2
 8004d9a:	f000 fae8 	bl	800536e <TIM_ITRx_SetConfig>
        break;
 8004d9e:	e002      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004da0:	bf00      	nop
 8004da2:	e000      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004da4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a40      	ldr	r2, [pc, #256]	; (8004f24 <TIM_Base_SetConfig+0x114>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d013      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e2e:	d00f      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a3d      	ldr	r2, [pc, #244]	; (8004f28 <TIM_Base_SetConfig+0x118>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d00b      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a3c      	ldr	r2, [pc, #240]	; (8004f2c <TIM_Base_SetConfig+0x11c>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d007      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a3b      	ldr	r2, [pc, #236]	; (8004f30 <TIM_Base_SetConfig+0x120>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d003      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a3a      	ldr	r2, [pc, #232]	; (8004f34 <TIM_Base_SetConfig+0x124>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d108      	bne.n	8004e62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a2f      	ldr	r2, [pc, #188]	; (8004f24 <TIM_Base_SetConfig+0x114>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d02b      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e70:	d027      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a2c      	ldr	r2, [pc, #176]	; (8004f28 <TIM_Base_SetConfig+0x118>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d023      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a2b      	ldr	r2, [pc, #172]	; (8004f2c <TIM_Base_SetConfig+0x11c>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d01f      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a2a      	ldr	r2, [pc, #168]	; (8004f30 <TIM_Base_SetConfig+0x120>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d01b      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a29      	ldr	r2, [pc, #164]	; (8004f34 <TIM_Base_SetConfig+0x124>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d017      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a28      	ldr	r2, [pc, #160]	; (8004f38 <TIM_Base_SetConfig+0x128>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d013      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a27      	ldr	r2, [pc, #156]	; (8004f3c <TIM_Base_SetConfig+0x12c>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d00f      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a26      	ldr	r2, [pc, #152]	; (8004f40 <TIM_Base_SetConfig+0x130>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d00b      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a25      	ldr	r2, [pc, #148]	; (8004f44 <TIM_Base_SetConfig+0x134>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d007      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a24      	ldr	r2, [pc, #144]	; (8004f48 <TIM_Base_SetConfig+0x138>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d003      	beq.n	8004ec2 <TIM_Base_SetConfig+0xb2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a23      	ldr	r2, [pc, #140]	; (8004f4c <TIM_Base_SetConfig+0x13c>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d108      	bne.n	8004ed4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ec8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	689a      	ldr	r2, [r3, #8]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a0a      	ldr	r2, [pc, #40]	; (8004f24 <TIM_Base_SetConfig+0x114>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d003      	beq.n	8004f08 <TIM_Base_SetConfig+0xf8>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a0c      	ldr	r2, [pc, #48]	; (8004f34 <TIM_Base_SetConfig+0x124>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d103      	bne.n	8004f10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	691a      	ldr	r2, [r3, #16]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	615a      	str	r2, [r3, #20]
}
 8004f16:	bf00      	nop
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	40010000 	.word	0x40010000
 8004f28:	40000400 	.word	0x40000400
 8004f2c:	40000800 	.word	0x40000800
 8004f30:	40000c00 	.word	0x40000c00
 8004f34:	40010400 	.word	0x40010400
 8004f38:	40014000 	.word	0x40014000
 8004f3c:	40014400 	.word	0x40014400
 8004f40:	40014800 	.word	0x40014800
 8004f44:	40001800 	.word	0x40001800
 8004f48:	40001c00 	.word	0x40001c00
 8004f4c:	40002000 	.word	0x40002000

08004f50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	f023 0201 	bic.w	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 0303 	bic.w	r3, r3, #3
 8004f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f023 0302 	bic.w	r3, r3, #2
 8004f98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a20      	ldr	r2, [pc, #128]	; (8005028 <TIM_OC1_SetConfig+0xd8>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d003      	beq.n	8004fb4 <TIM_OC1_SetConfig+0x64>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a1f      	ldr	r2, [pc, #124]	; (800502c <TIM_OC1_SetConfig+0xdc>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d10c      	bne.n	8004fce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	f023 0308 	bic.w	r3, r3, #8
 8004fba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f023 0304 	bic.w	r3, r3, #4
 8004fcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a15      	ldr	r2, [pc, #84]	; (8005028 <TIM_OC1_SetConfig+0xd8>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d003      	beq.n	8004fde <TIM_OC1_SetConfig+0x8e>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a14      	ldr	r2, [pc, #80]	; (800502c <TIM_OC1_SetConfig+0xdc>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d111      	bne.n	8005002 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fe4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685a      	ldr	r2, [r3, #4]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	697a      	ldr	r2, [r7, #20]
 800501a:	621a      	str	r2, [r3, #32]
}
 800501c:	bf00      	nop
 800501e:	371c      	adds	r7, #28
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr
 8005028:	40010000 	.word	0x40010000
 800502c:	40010400 	.word	0x40010400

08005030 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a1b      	ldr	r3, [r3, #32]
 800503e:	f023 0210 	bic.w	r2, r3, #16
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a1b      	ldr	r3, [r3, #32]
 800504a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800505e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	021b      	lsls	r3, r3, #8
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	4313      	orrs	r3, r2
 8005072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f023 0320 	bic.w	r3, r3, #32
 800507a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a22      	ldr	r2, [pc, #136]	; (8005114 <TIM_OC2_SetConfig+0xe4>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d003      	beq.n	8005098 <TIM_OC2_SetConfig+0x68>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a21      	ldr	r2, [pc, #132]	; (8005118 <TIM_OC2_SetConfig+0xe8>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d10d      	bne.n	80050b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800509e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a17      	ldr	r2, [pc, #92]	; (8005114 <TIM_OC2_SetConfig+0xe4>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d003      	beq.n	80050c4 <TIM_OC2_SetConfig+0x94>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a16      	ldr	r2, [pc, #88]	; (8005118 <TIM_OC2_SetConfig+0xe8>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d113      	bne.n	80050ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685a      	ldr	r2, [r3, #4]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	621a      	str	r2, [r3, #32]
}
 8005106:	bf00      	nop
 8005108:	371c      	adds	r7, #28
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	40010000 	.word	0x40010000
 8005118:	40010400 	.word	0x40010400

0800511c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69db      	ldr	r3, [r3, #28]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f023 0303 	bic.w	r3, r3, #3
 8005152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	4313      	orrs	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	021b      	lsls	r3, r3, #8
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	4313      	orrs	r3, r2
 8005170:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a21      	ldr	r2, [pc, #132]	; (80051fc <TIM_OC3_SetConfig+0xe0>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d003      	beq.n	8005182 <TIM_OC3_SetConfig+0x66>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a20      	ldr	r2, [pc, #128]	; (8005200 <TIM_OC3_SetConfig+0xe4>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d10d      	bne.n	800519e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005188:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	021b      	lsls	r3, r3, #8
 8005190:	697a      	ldr	r2, [r7, #20]
 8005192:	4313      	orrs	r3, r2
 8005194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800519c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a16      	ldr	r2, [pc, #88]	; (80051fc <TIM_OC3_SetConfig+0xe0>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d003      	beq.n	80051ae <TIM_OC3_SetConfig+0x92>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a15      	ldr	r2, [pc, #84]	; (8005200 <TIM_OC3_SetConfig+0xe4>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d113      	bne.n	80051d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	011b      	lsls	r3, r3, #4
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	621a      	str	r2, [r3, #32]
}
 80051f0:	bf00      	nop
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	40010000 	.word	0x40010000
 8005200:	40010400 	.word	0x40010400

08005204 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005204:	b480      	push	{r7}
 8005206:	b087      	sub	sp, #28
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800523a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800524e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	031b      	lsls	r3, r3, #12
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a12      	ldr	r2, [pc, #72]	; (80052a8 <TIM_OC4_SetConfig+0xa4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d003      	beq.n	800526c <TIM_OC4_SetConfig+0x68>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a11      	ldr	r2, [pc, #68]	; (80052ac <TIM_OC4_SetConfig+0xa8>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d109      	bne.n	8005280 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005272:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	019b      	lsls	r3, r3, #6
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	4313      	orrs	r3, r2
 800527e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68fa      	ldr	r2, [r7, #12]
 800528a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685a      	ldr	r2, [r3, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	621a      	str	r2, [r3, #32]
}
 800529a:	bf00      	nop
 800529c:	371c      	adds	r7, #28
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	40010000 	.word	0x40010000
 80052ac:	40010400 	.word	0x40010400

080052b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b087      	sub	sp, #28
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	f023 0201 	bic.w	r2, r3, #1
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f023 030a 	bic.w	r3, r3, #10
 80052ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	621a      	str	r2, [r3, #32]
}
 8005302:	bf00      	nop
 8005304:	371c      	adds	r7, #28
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800530e:	b480      	push	{r7}
 8005310:	b087      	sub	sp, #28
 8005312:	af00      	add	r7, sp, #0
 8005314:	60f8      	str	r0, [r7, #12]
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	f023 0210 	bic.w	r2, r3, #16
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005338:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	031b      	lsls	r3, r3, #12
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	4313      	orrs	r3, r2
 8005342:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800534a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	4313      	orrs	r3, r2
 8005354:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	621a      	str	r2, [r3, #32]
}
 8005362:	bf00      	nop
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800536e:	b480      	push	{r7}
 8005370:	b085      	sub	sp, #20
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
 8005376:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005384:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005386:	683a      	ldr	r2, [r7, #0]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	4313      	orrs	r3, r2
 800538c:	f043 0307 	orr.w	r3, r3, #7
 8005390:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	609a      	str	r2, [r3, #8]
}
 8005398:	bf00      	nop
 800539a:	3714      	adds	r7, #20
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b087      	sub	sp, #28
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
 80053b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	021a      	lsls	r2, r3, #8
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	431a      	orrs	r2, r3
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	609a      	str	r2, [r3, #8]
}
 80053d8:	bf00      	nop
 80053da:	371c      	adds	r7, #28
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d101      	bne.n	80053fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053f8:	2302      	movs	r3, #2
 80053fa:	e05a      	b.n	80054b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005422:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	4313      	orrs	r3, r2
 800542c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a21      	ldr	r2, [pc, #132]	; (80054c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d022      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005448:	d01d      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a1d      	ldr	r2, [pc, #116]	; (80054c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d018      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a1b      	ldr	r2, [pc, #108]	; (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d013      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a1a      	ldr	r2, [pc, #104]	; (80054cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d00e      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a18      	ldr	r2, [pc, #96]	; (80054d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d009      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a17      	ldr	r2, [pc, #92]	; (80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d004      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a15      	ldr	r2, [pc, #84]	; (80054d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d10c      	bne.n	80054a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800548c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	68ba      	ldr	r2, [r7, #8]
 8005494:	4313      	orrs	r3, r2
 8005496:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40010000 	.word	0x40010000
 80054c4:	40000400 	.word	0x40000400
 80054c8:	40000800 	.word	0x40000800
 80054cc:	40000c00 	.word	0x40000c00
 80054d0:	40010400 	.word	0x40010400
 80054d4:	40014000 	.word	0x40014000
 80054d8:	40001800 	.word	0x40001800

080054dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e03f      	b.n	8005596 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d106      	bne.n	8005530 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fc fca0 	bl	8001e70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2224      	movs	r2, #36	; 0x24
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005546:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 fc1b 	bl	8005d84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	691a      	ldr	r2, [r3, #16]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800555c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	695a      	ldr	r2, [r3, #20]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800556c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68da      	ldr	r2, [r3, #12]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800557c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2220      	movs	r2, #32
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2220      	movs	r2, #32
 8005590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b08a      	sub	sp, #40	; 0x28
 80055a2:	af02      	add	r7, sp, #8
 80055a4:	60f8      	str	r0, [r7, #12]
 80055a6:	60b9      	str	r1, [r7, #8]
 80055a8:	603b      	str	r3, [r7, #0]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b20      	cmp	r3, #32
 80055bc:	d17c      	bne.n	80056b8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_UART_Transmit+0x2c>
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e075      	b.n	80056ba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_UART_Transmit+0x3e>
 80055d8:	2302      	movs	r3, #2
 80055da:	e06e      	b.n	80056ba <HAL_UART_Transmit+0x11c>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2221      	movs	r2, #33	; 0x21
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055f2:	f7fc fdf7 	bl	80021e4 <HAL_GetTick>
 80055f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	88fa      	ldrh	r2, [r7, #6]
 80055fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	88fa      	ldrh	r2, [r7, #6]
 8005602:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800560c:	d108      	bne.n	8005620 <HAL_UART_Transmit+0x82>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d104      	bne.n	8005620 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005616:	2300      	movs	r3, #0
 8005618:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	61bb      	str	r3, [r7, #24]
 800561e:	e003      	b.n	8005628 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005624:	2300      	movs	r3, #0
 8005626:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005630:	e02a      	b.n	8005688 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	2200      	movs	r2, #0
 800563a:	2180      	movs	r1, #128	; 0x80
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 fa17 	bl	8005a70 <UART_WaitOnFlagUntilTimeout>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d001      	beq.n	800564c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e036      	b.n	80056ba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10b      	bne.n	800566a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	881b      	ldrh	r3, [r3, #0]
 8005656:	461a      	mov	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005660:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	3302      	adds	r3, #2
 8005666:	61bb      	str	r3, [r7, #24]
 8005668:	e007      	b.n	800567a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	781a      	ldrb	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	3301      	adds	r3, #1
 8005678:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800567e:	b29b      	uxth	r3, r3
 8005680:	3b01      	subs	r3, #1
 8005682:	b29a      	uxth	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800568c:	b29b      	uxth	r3, r3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d1cf      	bne.n	8005632 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2200      	movs	r2, #0
 800569a:	2140      	movs	r1, #64	; 0x40
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f000 f9e7 	bl	8005a70 <UART_WaitOnFlagUntilTimeout>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d001      	beq.n	80056ac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e006      	b.n	80056ba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2220      	movs	r2, #32
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056b4:	2300      	movs	r3, #0
 80056b6:	e000      	b.n	80056ba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80056b8:	2302      	movs	r3, #2
  }
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3720      	adds	r7, #32
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
	...

080056c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b08a      	sub	sp, #40	; 0x28
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80056e4:	2300      	movs	r3, #0
 80056e6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80056ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ee:	f003 030f 	and.w	r3, r3, #15
 80056f2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10d      	bne.n	8005716 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fc:	f003 0320 	and.w	r3, r3, #32
 8005700:	2b00      	cmp	r3, #0
 8005702:	d008      	beq.n	8005716 <HAL_UART_IRQHandler+0x52>
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	f003 0320 	and.w	r3, r3, #32
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 faa1 	bl	8005c56 <UART_Receive_IT>
      return;
 8005714:	e17c      	b.n	8005a10 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80b1 	beq.w	8005880 <HAL_UART_IRQHandler+0x1bc>
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	d105      	bne.n	8005734 <HAL_UART_IRQHandler+0x70>
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800572e:	2b00      	cmp	r3, #0
 8005730:	f000 80a6 	beq.w	8005880 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <HAL_UART_IRQHandler+0x90>
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005744:	2b00      	cmp	r3, #0
 8005746:	d005      	beq.n	8005754 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574c:	f043 0201 	orr.w	r2, r3, #1
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	f003 0304 	and.w	r3, r3, #4
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <HAL_UART_IRQHandler+0xb0>
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	d005      	beq.n	8005774 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576c:	f043 0202 	orr.w	r2, r3, #2
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005776:	f003 0302 	and.w	r3, r3, #2
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00a      	beq.n	8005794 <HAL_UART_IRQHandler+0xd0>
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	d005      	beq.n	8005794 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578c:	f043 0204 	orr.w	r2, r3, #4
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	f003 0308 	and.w	r3, r3, #8
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00f      	beq.n	80057be <HAL_UART_IRQHandler+0xfa>
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	f003 0320 	and.w	r3, r3, #32
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d104      	bne.n	80057b2 <HAL_UART_IRQHandler+0xee>
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d005      	beq.n	80057be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b6:	f043 0208 	orr.w	r2, r3, #8
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	f000 811f 	beq.w	8005a06 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d007      	beq.n	80057e2 <HAL_UART_IRQHandler+0x11e>
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d002      	beq.n	80057e2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 fa3a 	bl	8005c56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	695b      	ldr	r3, [r3, #20]
 80057e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ec:	2b40      	cmp	r3, #64	; 0x40
 80057ee:	bf0c      	ite	eq
 80057f0:	2301      	moveq	r3, #1
 80057f2:	2300      	movne	r3, #0
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fc:	f003 0308 	and.w	r3, r3, #8
 8005800:	2b00      	cmp	r3, #0
 8005802:	d102      	bne.n	800580a <HAL_UART_IRQHandler+0x146>
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d031      	beq.n	800586e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f97a 	bl	8005b04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	695b      	ldr	r3, [r3, #20]
 8005816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800581a:	2b40      	cmp	r3, #64	; 0x40
 800581c:	d123      	bne.n	8005866 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695a      	ldr	r2, [r3, #20]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800582c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005832:	2b00      	cmp	r3, #0
 8005834:	d013      	beq.n	800585e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800583a:	4a77      	ldr	r2, [pc, #476]	; (8005a18 <HAL_UART_IRQHandler+0x354>)
 800583c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005842:	4618      	mov	r0, r3
 8005844:	f7fd fd38 	bl	80032b8 <HAL_DMA_Abort_IT>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d016      	beq.n	800587c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005858:	4610      	mov	r0, r2
 800585a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800585c:	e00e      	b.n	800587c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f8f0 	bl	8005a44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005864:	e00a      	b.n	800587c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f8ec 	bl	8005a44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800586c:	e006      	b.n	800587c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f8e8 	bl	8005a44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800587a:	e0c4      	b.n	8005a06 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800587c:	bf00      	nop
    return;
 800587e:	e0c2      	b.n	8005a06 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005884:	2b01      	cmp	r3, #1
 8005886:	f040 80a2 	bne.w	80059ce <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800588a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588c:	f003 0310 	and.w	r3, r3, #16
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 809c 	beq.w	80059ce <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005896:	6a3b      	ldr	r3, [r7, #32]
 8005898:	f003 0310 	and.w	r3, r3, #16
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 8096 	beq.w	80059ce <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058a2:	2300      	movs	r3, #0
 80058a4:	60fb      	str	r3, [r7, #12]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	60fb      	str	r3, [r7, #12]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	60fb      	str	r3, [r7, #12]
 80058b6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c2:	2b40      	cmp	r3, #64	; 0x40
 80058c4:	d14f      	bne.n	8005966 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80058d0:	8a3b      	ldrh	r3, [r7, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f000 8099 	beq.w	8005a0a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80058dc:	8a3a      	ldrh	r2, [r7, #16]
 80058de:	429a      	cmp	r2, r3
 80058e0:	f080 8093 	bcs.w	8005a0a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8a3a      	ldrh	r2, [r7, #16]
 80058e8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ee:	69db      	ldr	r3, [r3, #28]
 80058f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058f4:	d02b      	beq.n	800594e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005904:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	695a      	ldr	r2, [r3, #20]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f022 0201 	bic.w	r2, r2, #1
 8005914:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695a      	ldr	r2, [r3, #20]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005924:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2220      	movs	r2, #32
 800592a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	68da      	ldr	r2, [r3, #12]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 0210 	bic.w	r2, r2, #16
 8005942:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005948:	4618      	mov	r0, r3
 800594a:	f7fd fc45 	bl	80031d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005956:	b29b      	uxth	r3, r3
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	b29b      	uxth	r3, r3
 800595c:	4619      	mov	r1, r3
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f87a 	bl	8005a58 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005964:	e051      	b.n	8005a0a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800596e:	b29b      	uxth	r3, r3
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005978:	b29b      	uxth	r3, r3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d047      	beq.n	8005a0e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800597e:	8a7b      	ldrh	r3, [r7, #18]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d044      	beq.n	8005a0e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68da      	ldr	r2, [r3, #12]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005992:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	695a      	ldr	r2, [r3, #20]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f022 0201 	bic.w	r2, r2, #1
 80059a2:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2220      	movs	r2, #32
 80059a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68da      	ldr	r2, [r3, #12]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f022 0210 	bic.w	r2, r2, #16
 80059c0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059c2:	8a7b      	ldrh	r3, [r7, #18]
 80059c4:	4619      	mov	r1, r3
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f846 	bl	8005a58 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80059cc:	e01f      	b.n	8005a0e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d008      	beq.n	80059ea <HAL_UART_IRQHandler+0x326>
 80059d8:	6a3b      	ldr	r3, [r7, #32]
 80059da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f8cf 	bl	8005b86 <UART_Transmit_IT>
    return;
 80059e8:	e012      	b.n	8005a10 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00d      	beq.n	8005a10 <HAL_UART_IRQHandler+0x34c>
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d008      	beq.n	8005a10 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f911 	bl	8005c26 <UART_EndTransmit_IT>
    return;
 8005a04:	e004      	b.n	8005a10 <HAL_UART_IRQHandler+0x34c>
    return;
 8005a06:	bf00      	nop
 8005a08:	e002      	b.n	8005a10 <HAL_UART_IRQHandler+0x34c>
      return;
 8005a0a:	bf00      	nop
 8005a0c:	e000      	b.n	8005a10 <HAL_UART_IRQHandler+0x34c>
      return;
 8005a0e:	bf00      	nop
  }
}
 8005a10:	3728      	adds	r7, #40	; 0x28
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	08005b5f 	.word	0x08005b5f

08005a1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	460b      	mov	r3, r1
 8005a62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	603b      	str	r3, [r7, #0]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a80:	e02c      	b.n	8005adc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a88:	d028      	beq.n	8005adc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d007      	beq.n	8005aa0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a90:	f7fc fba8 	bl	80021e4 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d21d      	bcs.n	8005adc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68da      	ldr	r2, [r3, #12]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005aae:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695a      	ldr	r2, [r3, #20]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0201 	bic.w	r2, r2, #1
 8005abe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2220      	movs	r2, #32
 8005acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e00f      	b.n	8005afc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	bf0c      	ite	eq
 8005aec:	2301      	moveq	r3, #1
 8005aee:	2300      	movne	r3, #0
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	461a      	mov	r2, r3
 8005af4:	79fb      	ldrb	r3, [r7, #7]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d0c3      	beq.n	8005a82 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68da      	ldr	r2, [r3, #12]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	695a      	ldr	r2, [r3, #20]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0201 	bic.w	r2, r2, #1
 8005b2a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d107      	bne.n	8005b44 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68da      	ldr	r2, [r3, #12]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f022 0210 	bic.w	r2, r2, #16
 8005b42:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b52:	bf00      	nop
 8005b54:	370c      	adds	r7, #12
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b084      	sub	sp, #16
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f7ff ff63 	bl	8005a44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b7e:	bf00      	nop
 8005b80:	3710      	adds	r7, #16
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b085      	sub	sp, #20
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b21      	cmp	r3, #33	; 0x21
 8005b98:	d13e      	bne.n	8005c18 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ba2:	d114      	bne.n	8005bce <UART_Transmit_IT+0x48>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d110      	bne.n	8005bce <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	881b      	ldrh	r3, [r3, #0]
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bc0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a1b      	ldr	r3, [r3, #32]
 8005bc6:	1c9a      	adds	r2, r3, #2
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	621a      	str	r2, [r3, #32]
 8005bcc:	e008      	b.n	8005be0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a1b      	ldr	r3, [r3, #32]
 8005bd2:	1c59      	adds	r1, r3, #1
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6211      	str	r1, [r2, #32]
 8005bd8:	781a      	ldrb	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	3b01      	subs	r3, #1
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	4619      	mov	r1, r3
 8005bee:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10f      	bne.n	8005c14 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c02:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68da      	ldr	r2, [r3, #12]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c12:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c14:	2300      	movs	r3, #0
 8005c16:	e000      	b.n	8005c1a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c18:	2302      	movs	r3, #2
  }
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b082      	sub	sp, #8
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68da      	ldr	r2, [r3, #12]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c3c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2220      	movs	r2, #32
 8005c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f7ff fee8 	bl	8005a1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b084      	sub	sp, #16
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b22      	cmp	r3, #34	; 0x22
 8005c68:	f040 8087 	bne.w	8005d7a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c74:	d117      	bne.n	8005ca6 <UART_Receive_IT+0x50>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d113      	bne.n	8005ca6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c86:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9e:	1c9a      	adds	r2, r3, #2
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	629a      	str	r2, [r3, #40]	; 0x28
 8005ca4:	e026      	b.n	8005cf4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005caa:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cb8:	d007      	beq.n	8005cca <UART_Receive_IT+0x74>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10a      	bne.n	8005cd8 <UART_Receive_IT+0x82>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d106      	bne.n	8005cd8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	701a      	strb	r2, [r3, #0]
 8005cd6:	e008      	b.n	8005cea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cee:	1c5a      	adds	r2, r3, #1
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	4619      	mov	r1, r3
 8005d02:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d136      	bne.n	8005d76 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 0220 	bic.w	r2, r2, #32
 8005d16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68da      	ldr	r2, [r3, #12]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	695a      	ldr	r2, [r3, #20]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 0201 	bic.w	r2, r2, #1
 8005d36:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2220      	movs	r2, #32
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d10e      	bne.n	8005d66 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 0210 	bic.w	r2, r2, #16
 8005d56:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7ff fe7a 	bl	8005a58 <HAL_UARTEx_RxEventCallback>
 8005d64:	e002      	b.n	8005d6c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7ff fe62 	bl	8005a30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005d72:	2300      	movs	r3, #0
 8005d74:	e002      	b.n	8005d7c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	e000      	b.n	8005d7c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005d7a:	2302      	movs	r3, #2
  }
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3710      	adds	r7, #16
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d88:	b09f      	sub	sp, #124	; 0x7c
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005d98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d9a:	68d9      	ldr	r1, [r3, #12]
 8005d9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	ea40 0301 	orr.w	r3, r0, r1
 8005da4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005da6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	431a      	orrs	r2, r3
 8005db0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	431a      	orrs	r2, r3
 8005db6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005dbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005dc8:	f021 010c 	bic.w	r1, r1, #12
 8005dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005dd2:	430b      	orrs	r3, r1
 8005dd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de2:	6999      	ldr	r1, [r3, #24]
 8005de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	ea40 0301 	orr.w	r3, r0, r1
 8005dec:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005dee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	4bc5      	ldr	r3, [pc, #788]	; (8006108 <UART_SetConfig+0x384>)
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d004      	beq.n	8005e02 <UART_SetConfig+0x7e>
 8005df8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	4bc3      	ldr	r3, [pc, #780]	; (800610c <UART_SetConfig+0x388>)
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d103      	bne.n	8005e0a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e02:	f7fd ffd3 	bl	8003dac <HAL_RCC_GetPCLK2Freq>
 8005e06:	6778      	str	r0, [r7, #116]	; 0x74
 8005e08:	e002      	b.n	8005e10 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e0a:	f7fd ffbb 	bl	8003d84 <HAL_RCC_GetPCLK1Freq>
 8005e0e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e18:	f040 80b6 	bne.w	8005f88 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e1e:	461c      	mov	r4, r3
 8005e20:	f04f 0500 	mov.w	r5, #0
 8005e24:	4622      	mov	r2, r4
 8005e26:	462b      	mov	r3, r5
 8005e28:	1891      	adds	r1, r2, r2
 8005e2a:	6439      	str	r1, [r7, #64]	; 0x40
 8005e2c:	415b      	adcs	r3, r3
 8005e2e:	647b      	str	r3, [r7, #68]	; 0x44
 8005e30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005e34:	1912      	adds	r2, r2, r4
 8005e36:	eb45 0303 	adc.w	r3, r5, r3
 8005e3a:	f04f 0000 	mov.w	r0, #0
 8005e3e:	f04f 0100 	mov.w	r1, #0
 8005e42:	00d9      	lsls	r1, r3, #3
 8005e44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e48:	00d0      	lsls	r0, r2, #3
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	1911      	adds	r1, r2, r4
 8005e50:	6639      	str	r1, [r7, #96]	; 0x60
 8005e52:	416b      	adcs	r3, r5
 8005e54:	667b      	str	r3, [r7, #100]	; 0x64
 8005e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	f04f 0300 	mov.w	r3, #0
 8005e60:	1891      	adds	r1, r2, r2
 8005e62:	63b9      	str	r1, [r7, #56]	; 0x38
 8005e64:	415b      	adcs	r3, r3
 8005e66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005e6c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005e70:	f7fa fde4 	bl	8000a3c <__aeabi_uldivmod>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	4ba5      	ldr	r3, [pc, #660]	; (8006110 <UART_SetConfig+0x38c>)
 8005e7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	011e      	lsls	r6, r3, #4
 8005e82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e84:	461c      	mov	r4, r3
 8005e86:	f04f 0500 	mov.w	r5, #0
 8005e8a:	4622      	mov	r2, r4
 8005e8c:	462b      	mov	r3, r5
 8005e8e:	1891      	adds	r1, r2, r2
 8005e90:	6339      	str	r1, [r7, #48]	; 0x30
 8005e92:	415b      	adcs	r3, r3
 8005e94:	637b      	str	r3, [r7, #52]	; 0x34
 8005e96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005e9a:	1912      	adds	r2, r2, r4
 8005e9c:	eb45 0303 	adc.w	r3, r5, r3
 8005ea0:	f04f 0000 	mov.w	r0, #0
 8005ea4:	f04f 0100 	mov.w	r1, #0
 8005ea8:	00d9      	lsls	r1, r3, #3
 8005eaa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005eae:	00d0      	lsls	r0, r2, #3
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	1911      	adds	r1, r2, r4
 8005eb6:	65b9      	str	r1, [r7, #88]	; 0x58
 8005eb8:	416b      	adcs	r3, r5
 8005eba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	f04f 0300 	mov.w	r3, #0
 8005ec6:	1891      	adds	r1, r2, r2
 8005ec8:	62b9      	str	r1, [r7, #40]	; 0x28
 8005eca:	415b      	adcs	r3, r3
 8005ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ece:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ed2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005ed6:	f7fa fdb1 	bl	8000a3c <__aeabi_uldivmod>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	4b8c      	ldr	r3, [pc, #560]	; (8006110 <UART_SetConfig+0x38c>)
 8005ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ee4:	095b      	lsrs	r3, r3, #5
 8005ee6:	2164      	movs	r1, #100	; 0x64
 8005ee8:	fb01 f303 	mul.w	r3, r1, r3
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	00db      	lsls	r3, r3, #3
 8005ef0:	3332      	adds	r3, #50	; 0x32
 8005ef2:	4a87      	ldr	r2, [pc, #540]	; (8006110 <UART_SetConfig+0x38c>)
 8005ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef8:	095b      	lsrs	r3, r3, #5
 8005efa:	005b      	lsls	r3, r3, #1
 8005efc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005f00:	441e      	add	r6, r3
 8005f02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f04:	4618      	mov	r0, r3
 8005f06:	f04f 0100 	mov.w	r1, #0
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	1894      	adds	r4, r2, r2
 8005f10:	623c      	str	r4, [r7, #32]
 8005f12:	415b      	adcs	r3, r3
 8005f14:	627b      	str	r3, [r7, #36]	; 0x24
 8005f16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f1a:	1812      	adds	r2, r2, r0
 8005f1c:	eb41 0303 	adc.w	r3, r1, r3
 8005f20:	f04f 0400 	mov.w	r4, #0
 8005f24:	f04f 0500 	mov.w	r5, #0
 8005f28:	00dd      	lsls	r5, r3, #3
 8005f2a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f2e:	00d4      	lsls	r4, r2, #3
 8005f30:	4622      	mov	r2, r4
 8005f32:	462b      	mov	r3, r5
 8005f34:	1814      	adds	r4, r2, r0
 8005f36:	653c      	str	r4, [r7, #80]	; 0x50
 8005f38:	414b      	adcs	r3, r1
 8005f3a:	657b      	str	r3, [r7, #84]	; 0x54
 8005f3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	461a      	mov	r2, r3
 8005f42:	f04f 0300 	mov.w	r3, #0
 8005f46:	1891      	adds	r1, r2, r2
 8005f48:	61b9      	str	r1, [r7, #24]
 8005f4a:	415b      	adcs	r3, r3
 8005f4c:	61fb      	str	r3, [r7, #28]
 8005f4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f52:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005f56:	f7fa fd71 	bl	8000a3c <__aeabi_uldivmod>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4b6c      	ldr	r3, [pc, #432]	; (8006110 <UART_SetConfig+0x38c>)
 8005f60:	fba3 1302 	umull	r1, r3, r3, r2
 8005f64:	095b      	lsrs	r3, r3, #5
 8005f66:	2164      	movs	r1, #100	; 0x64
 8005f68:	fb01 f303 	mul.w	r3, r1, r3
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	00db      	lsls	r3, r3, #3
 8005f70:	3332      	adds	r3, #50	; 0x32
 8005f72:	4a67      	ldr	r2, [pc, #412]	; (8006110 <UART_SetConfig+0x38c>)
 8005f74:	fba2 2303 	umull	r2, r3, r2, r3
 8005f78:	095b      	lsrs	r3, r3, #5
 8005f7a:	f003 0207 	and.w	r2, r3, #7
 8005f7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4432      	add	r2, r6
 8005f84:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f86:	e0b9      	b.n	80060fc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f8a:	461c      	mov	r4, r3
 8005f8c:	f04f 0500 	mov.w	r5, #0
 8005f90:	4622      	mov	r2, r4
 8005f92:	462b      	mov	r3, r5
 8005f94:	1891      	adds	r1, r2, r2
 8005f96:	6139      	str	r1, [r7, #16]
 8005f98:	415b      	adcs	r3, r3
 8005f9a:	617b      	str	r3, [r7, #20]
 8005f9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005fa0:	1912      	adds	r2, r2, r4
 8005fa2:	eb45 0303 	adc.w	r3, r5, r3
 8005fa6:	f04f 0000 	mov.w	r0, #0
 8005faa:	f04f 0100 	mov.w	r1, #0
 8005fae:	00d9      	lsls	r1, r3, #3
 8005fb0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fb4:	00d0      	lsls	r0, r2, #3
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	460b      	mov	r3, r1
 8005fba:	eb12 0804 	adds.w	r8, r2, r4
 8005fbe:	eb43 0905 	adc.w	r9, r3, r5
 8005fc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f04f 0100 	mov.w	r1, #0
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	008b      	lsls	r3, r1, #2
 8005fd6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005fda:	0082      	lsls	r2, r0, #2
 8005fdc:	4640      	mov	r0, r8
 8005fde:	4649      	mov	r1, r9
 8005fe0:	f7fa fd2c 	bl	8000a3c <__aeabi_uldivmod>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	4b49      	ldr	r3, [pc, #292]	; (8006110 <UART_SetConfig+0x38c>)
 8005fea:	fba3 2302 	umull	r2, r3, r3, r2
 8005fee:	095b      	lsrs	r3, r3, #5
 8005ff0:	011e      	lsls	r6, r3, #4
 8005ff2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f04f 0100 	mov.w	r1, #0
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	1894      	adds	r4, r2, r2
 8006000:	60bc      	str	r4, [r7, #8]
 8006002:	415b      	adcs	r3, r3
 8006004:	60fb      	str	r3, [r7, #12]
 8006006:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800600a:	1812      	adds	r2, r2, r0
 800600c:	eb41 0303 	adc.w	r3, r1, r3
 8006010:	f04f 0400 	mov.w	r4, #0
 8006014:	f04f 0500 	mov.w	r5, #0
 8006018:	00dd      	lsls	r5, r3, #3
 800601a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800601e:	00d4      	lsls	r4, r2, #3
 8006020:	4622      	mov	r2, r4
 8006022:	462b      	mov	r3, r5
 8006024:	1814      	adds	r4, r2, r0
 8006026:	64bc      	str	r4, [r7, #72]	; 0x48
 8006028:	414b      	adcs	r3, r1
 800602a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800602c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	4618      	mov	r0, r3
 8006032:	f04f 0100 	mov.w	r1, #0
 8006036:	f04f 0200 	mov.w	r2, #0
 800603a:	f04f 0300 	mov.w	r3, #0
 800603e:	008b      	lsls	r3, r1, #2
 8006040:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006044:	0082      	lsls	r2, r0, #2
 8006046:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800604a:	f7fa fcf7 	bl	8000a3c <__aeabi_uldivmod>
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	4b2f      	ldr	r3, [pc, #188]	; (8006110 <UART_SetConfig+0x38c>)
 8006054:	fba3 1302 	umull	r1, r3, r3, r2
 8006058:	095b      	lsrs	r3, r3, #5
 800605a:	2164      	movs	r1, #100	; 0x64
 800605c:	fb01 f303 	mul.w	r3, r1, r3
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	011b      	lsls	r3, r3, #4
 8006064:	3332      	adds	r3, #50	; 0x32
 8006066:	4a2a      	ldr	r2, [pc, #168]	; (8006110 <UART_SetConfig+0x38c>)
 8006068:	fba2 2303 	umull	r2, r3, r2, r3
 800606c:	095b      	lsrs	r3, r3, #5
 800606e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006072:	441e      	add	r6, r3
 8006074:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006076:	4618      	mov	r0, r3
 8006078:	f04f 0100 	mov.w	r1, #0
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	1894      	adds	r4, r2, r2
 8006082:	603c      	str	r4, [r7, #0]
 8006084:	415b      	adcs	r3, r3
 8006086:	607b      	str	r3, [r7, #4]
 8006088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800608c:	1812      	adds	r2, r2, r0
 800608e:	eb41 0303 	adc.w	r3, r1, r3
 8006092:	f04f 0400 	mov.w	r4, #0
 8006096:	f04f 0500 	mov.w	r5, #0
 800609a:	00dd      	lsls	r5, r3, #3
 800609c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80060a0:	00d4      	lsls	r4, r2, #3
 80060a2:	4622      	mov	r2, r4
 80060a4:	462b      	mov	r3, r5
 80060a6:	eb12 0a00 	adds.w	sl, r2, r0
 80060aa:	eb43 0b01 	adc.w	fp, r3, r1
 80060ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	4618      	mov	r0, r3
 80060b4:	f04f 0100 	mov.w	r1, #0
 80060b8:	f04f 0200 	mov.w	r2, #0
 80060bc:	f04f 0300 	mov.w	r3, #0
 80060c0:	008b      	lsls	r3, r1, #2
 80060c2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80060c6:	0082      	lsls	r2, r0, #2
 80060c8:	4650      	mov	r0, sl
 80060ca:	4659      	mov	r1, fp
 80060cc:	f7fa fcb6 	bl	8000a3c <__aeabi_uldivmod>
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	4b0e      	ldr	r3, [pc, #56]	; (8006110 <UART_SetConfig+0x38c>)
 80060d6:	fba3 1302 	umull	r1, r3, r3, r2
 80060da:	095b      	lsrs	r3, r3, #5
 80060dc:	2164      	movs	r1, #100	; 0x64
 80060de:	fb01 f303 	mul.w	r3, r1, r3
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	011b      	lsls	r3, r3, #4
 80060e6:	3332      	adds	r3, #50	; 0x32
 80060e8:	4a09      	ldr	r2, [pc, #36]	; (8006110 <UART_SetConfig+0x38c>)
 80060ea:	fba2 2303 	umull	r2, r3, r2, r3
 80060ee:	095b      	lsrs	r3, r3, #5
 80060f0:	f003 020f 	and.w	r2, r3, #15
 80060f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4432      	add	r2, r6
 80060fa:	609a      	str	r2, [r3, #8]
}
 80060fc:	bf00      	nop
 80060fe:	377c      	adds	r7, #124	; 0x7c
 8006100:	46bd      	mov	sp, r7
 8006102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006106:	bf00      	nop
 8006108:	40011000 	.word	0x40011000
 800610c:	40011400 	.word	0x40011400
 8006110:	51eb851f 	.word	0x51eb851f

08006114 <maf>:
//  Parameters  :   float *nextSampleD		-
//					float *nextSampleQ		-
//  Returns     :   indirect : float *mafD	-
//							   float *mafQ	-
void maf(float *nextSampleD, float *nextSampleQ, float *mafD, float *mafQ)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
 8006120:	603b      	str	r3, [r7, #0]
	static int pos;
	static float sampleArrD[MAF_LEN], sampleArrQ[MAF_LEN], sumD, sumQ;

	sumD = sumD - sampleArrD[pos] + *nextSampleD;
 8006122:	4b2f      	ldr	r3, [pc, #188]	; (80061e0 <maf+0xcc>)
 8006124:	ed93 7a00 	vldr	s14, [r3]
 8006128:	4b2e      	ldr	r3, [pc, #184]	; (80061e4 <maf+0xd0>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a2e      	ldr	r2, [pc, #184]	; (80061e8 <maf+0xd4>)
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	4413      	add	r3, r2
 8006132:	edd3 7a00 	vldr	s15, [r3]
 8006136:	ee37 7a67 	vsub.f32	s14, s14, s15
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	edd3 7a00 	vldr	s15, [r3]
 8006140:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006144:	4b26      	ldr	r3, [pc, #152]	; (80061e0 <maf+0xcc>)
 8006146:	edc3 7a00 	vstr	s15, [r3]
	sumQ = sumQ - sampleArrQ[pos] + *nextSampleQ;
 800614a:	4b28      	ldr	r3, [pc, #160]	; (80061ec <maf+0xd8>)
 800614c:	ed93 7a00 	vldr	s14, [r3]
 8006150:	4b24      	ldr	r3, [pc, #144]	; (80061e4 <maf+0xd0>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a26      	ldr	r2, [pc, #152]	; (80061f0 <maf+0xdc>)
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4413      	add	r3, r2
 800615a:	edd3 7a00 	vldr	s15, [r3]
 800615e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	edd3 7a00 	vldr	s15, [r3]
 8006168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800616c:	4b1f      	ldr	r3, [pc, #124]	; (80061ec <maf+0xd8>)
 800616e:	edc3 7a00 	vstr	s15, [r3]

	sampleArrD[pos] = *nextSampleD;
 8006172:	4b1c      	ldr	r3, [pc, #112]	; (80061e4 <maf+0xd0>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	6812      	ldr	r2, [r2, #0]
 800617a:	491b      	ldr	r1, [pc, #108]	; (80061e8 <maf+0xd4>)
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	440b      	add	r3, r1
 8006180:	601a      	str	r2, [r3, #0]
	sampleArrQ[pos] = *nextSampleQ;
 8006182:	4b18      	ldr	r3, [pc, #96]	; (80061e4 <maf+0xd0>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68ba      	ldr	r2, [r7, #8]
 8006188:	6812      	ldr	r2, [r2, #0]
 800618a:	4919      	ldr	r1, [pc, #100]	; (80061f0 <maf+0xdc>)
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	440b      	add	r3, r1
 8006190:	601a      	str	r2, [r3, #0]

	pos++;
 8006192:	4b14      	ldr	r3, [pc, #80]	; (80061e4 <maf+0xd0>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3301      	adds	r3, #1
 8006198:	4a12      	ldr	r2, [pc, #72]	; (80061e4 <maf+0xd0>)
 800619a:	6013      	str	r3, [r2, #0]
	if (pos >= MAF_LEN) {
 800619c:	4b11      	ldr	r3, [pc, #68]	; (80061e4 <maf+0xd0>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2bc7      	cmp	r3, #199	; 0xc7
 80061a2:	dd02      	ble.n	80061aa <maf+0x96>
		pos = 0;
 80061a4:	4b0f      	ldr	r3, [pc, #60]	; (80061e4 <maf+0xd0>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	601a      	str	r2, [r3, #0]
	}

	*mafD = sumD/(float)MAF_LEN;
 80061aa:	4b0d      	ldr	r3, [pc, #52]	; (80061e0 <maf+0xcc>)
 80061ac:	ed93 7a00 	vldr	s14, [r3]
 80061b0:	eddf 6a10 	vldr	s13, [pc, #64]	; 80061f4 <maf+0xe0>
 80061b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	edc3 7a00 	vstr	s15, [r3]
	*mafQ = sumQ/(float)MAF_LEN;
 80061be:	4b0b      	ldr	r3, [pc, #44]	; (80061ec <maf+0xd8>)
 80061c0:	ed93 7a00 	vldr	s14, [r3]
 80061c4:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80061f4 <maf+0xe0>
 80061c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	edc3 7a00 	vstr	s15, [r3]
}
 80061d2:	bf00      	nop
 80061d4:	3714      	adds	r7, #20
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	200001a8 	.word	0x200001a8
 80061e4:	200001ac 	.word	0x200001ac
 80061e8:	200001b0 	.word	0x200001b0
 80061ec:	200004d0 	.word	0x200004d0
 80061f0:	200004d4 	.word	0x200004d4
 80061f4:	43480000 	.word	0x43480000

080061f8 <abc_to_alphabeta>:
//					float b					- Phase B
//					float c					- Phace C
//  Returns     :   indirect : float *alpha	- Alpha
//							   float *beta	- Beta
void abc_to_alphabeta(float a, float b, float c, float *alpha, float *beta)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b08b      	sub	sp, #44	; 0x2c
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	ed87 0a05 	vstr	s0, [r7, #20]
 8006202:	edc7 0a04 	vstr	s1, [r7, #16]
 8006206:	ed87 1a03 	vstr	s2, [r7, #12]
 800620a:	60b8      	str	r0, [r7, #8]
 800620c:	6079      	str	r1, [r7, #4]
	// constants
	const float two_thirds = 2.0f/3.0f;
 800620e:	4b1d      	ldr	r3, [pc, #116]	; (8006284 <abc_to_alphabeta+0x8c>)
 8006210:	627b      	str	r3, [r7, #36]	; 0x24
	const float one_third = 1.0f/3.0f;
 8006212:	4b1d      	ldr	r3, [pc, #116]	; (8006288 <abc_to_alphabeta+0x90>)
 8006214:	623b      	str	r3, [r7, #32]
	const float sqrt3_div_2 = sqrt(3.0f)/2.0f;
 8006216:	4b1d      	ldr	r3, [pc, #116]	; (800628c <abc_to_alphabeta+0x94>)
 8006218:	61fb      	str	r3, [r7, #28]

	// calculation
    *alpha =  two_thirds*a - one_third*b - one_third*c;
 800621a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800621e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006222:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006226:	edd7 6a08 	vldr	s13, [r7, #32]
 800622a:	edd7 7a04 	vldr	s15, [r7, #16]
 800622e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006232:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006236:	edd7 6a08 	vldr	s13, [r7, #32]
 800623a:	edd7 7a03 	vldr	s15, [r7, #12]
 800623e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006242:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	edc3 7a00 	vstr	s15, [r3]
    *beta = two_thirds * (sqrt3_div_2*b - sqrt3_div_2*c);
 800624c:	ed97 7a07 	vldr	s14, [r7, #28]
 8006250:	edd7 7a04 	vldr	s15, [r7, #16]
 8006254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006258:	edd7 6a07 	vldr	s13, [r7, #28]
 800625c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006260:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006264:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006268:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800626c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	edc3 7a00 	vstr	s15, [r3]
}
 8006276:	bf00      	nop
 8006278:	372c      	adds	r7, #44	; 0x2c
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	3f2aaaab 	.word	0x3f2aaaab
 8006288:	3eaaaaab 	.word	0x3eaaaaab
 800628c:	3f5db3d7 	.word	0x3f5db3d7

08006290 <alphabeta_to_dq>:
//					float beta			- Beta
//					float angle			- The angle of the dq-transformation
//  Returns     :   indirect : float *d	- The 'direct' part of the dq transformation
//							 : float *q	- The 'quadrature' part of the dq transformation
void alphabeta_to_dq(float alpha, float beta, float angle, float *d, float *q)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	ed2d 8b02 	vpush	{d8}
 8006296:	b086      	sub	sp, #24
 8006298:	af00      	add	r7, sp, #0
 800629a:	ed87 0a05 	vstr	s0, [r7, #20]
 800629e:	edc7 0a04 	vstr	s1, [r7, #16]
 80062a2:	ed87 1a03 	vstr	s2, [r7, #12]
 80062a6:	60b8      	str	r0, [r7, #8]
 80062a8:	6079      	str	r1, [r7, #4]
	*d = cosf(angle)*alpha + sinf(angle)*beta;
 80062aa:	ed97 0a03 	vldr	s0, [r7, #12]
 80062ae:	f000 ff2f 	bl	8007110 <cosf>
 80062b2:	eeb0 7a40 	vmov.f32	s14, s0
 80062b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80062ba:	ee27 8a27 	vmul.f32	s16, s14, s15
 80062be:	ed97 0a03 	vldr	s0, [r7, #12]
 80062c2:	f000 ff65 	bl	8007190 <sinf>
 80062c6:	eeb0 7a40 	vmov.f32	s14, s0
 80062ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80062ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062d2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	edc3 7a00 	vstr	s15, [r3]
	*q = -sinf(angle)*alpha + cosf(angle)*beta;
 80062dc:	ed97 0a03 	vldr	s0, [r7, #12]
 80062e0:	f000 ff56 	bl	8007190 <sinf>
 80062e4:	eef0 7a40 	vmov.f32	s15, s0
 80062e8:	eeb1 7a67 	vneg.f32	s14, s15
 80062ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80062f0:	ee27 8a27 	vmul.f32	s16, s14, s15
 80062f4:	ed97 0a03 	vldr	s0, [r7, #12]
 80062f8:	f000 ff0a 	bl	8007110 <cosf>
 80062fc:	eeb0 7a40 	vmov.f32	s14, s0
 8006300:	edd7 7a04 	vldr	s15, [r7, #16]
 8006304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006308:	ee78 7a27 	vadd.f32	s15, s16, s15
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	edc3 7a00 	vstr	s15, [r3]
}
 8006312:	bf00      	nop
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	ecbd 8b02 	vpop	{d8}
 800631c:	bd80      	pop	{r7, pc}

0800631e <dq_to_alphabeta>:
//					float q					- The 'quadrature' part of the dq transformation
//					float angle				- The dq transformation angle
//  Returns     :   indirect : float *alpha	- Alpha
//							   float *beta	- Beta
void dq_to_alphabeta(float d, float q, float angle, float *alpha, float *beta)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	ed2d 8b02 	vpush	{d8}
 8006324:	b086      	sub	sp, #24
 8006326:	af00      	add	r7, sp, #0
 8006328:	ed87 0a05 	vstr	s0, [r7, #20]
 800632c:	edc7 0a04 	vstr	s1, [r7, #16]
 8006330:	ed87 1a03 	vstr	s2, [r7, #12]
 8006334:	60b8      	str	r0, [r7, #8]
 8006336:	6079      	str	r1, [r7, #4]
	*alpha = cosf(angle)*d - sinf(angle)*q;
 8006338:	ed97 0a03 	vldr	s0, [r7, #12]
 800633c:	f000 fee8 	bl	8007110 <cosf>
 8006340:	eeb0 7a40 	vmov.f32	s14, s0
 8006344:	edd7 7a05 	vldr	s15, [r7, #20]
 8006348:	ee27 8a27 	vmul.f32	s16, s14, s15
 800634c:	ed97 0a03 	vldr	s0, [r7, #12]
 8006350:	f000 ff1e 	bl	8007190 <sinf>
 8006354:	eeb0 7a40 	vmov.f32	s14, s0
 8006358:	edd7 7a04 	vldr	s15, [r7, #16]
 800635c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006360:	ee78 7a67 	vsub.f32	s15, s16, s15
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	edc3 7a00 	vstr	s15, [r3]
	*beta = sinf(angle)*d + cosf(angle)*q;
 800636a:	ed97 0a03 	vldr	s0, [r7, #12]
 800636e:	f000 ff0f 	bl	8007190 <sinf>
 8006372:	eeb0 7a40 	vmov.f32	s14, s0
 8006376:	edd7 7a05 	vldr	s15, [r7, #20]
 800637a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800637e:	ed97 0a03 	vldr	s0, [r7, #12]
 8006382:	f000 fec5 	bl	8007110 <cosf>
 8006386:	eeb0 7a40 	vmov.f32	s14, s0
 800638a:	edd7 7a04 	vldr	s15, [r7, #16]
 800638e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006392:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	edc3 7a00 	vstr	s15, [r3]
}
 800639c:	bf00      	nop
 800639e:	3718      	adds	r7, #24
 80063a0:	46bd      	mov	sp, r7
 80063a2:	ecbd 8b02 	vpop	{d8}
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <cos_sin_grid>:
//  Parameters  :   float alpha					- The alpha from the abc->alpha beta transformation
//					float beta					- The beta from the abc->alpha beta transformation
//  Returns     :   indirect : float *cos_grid	- The cosine to the grid angle
//							   float *sin_grid	- The sine to the grid angle
void cos_sin_grid(float alpha, float beta, float *cos_grid, float *sin_grid)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80063b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
	static float sqrtCalc;

	// 1e-9 is to avoid sqrt and division by zero.
	sqrtCalc = powf((alpha*alpha + beta*beta + 1e-9), -0.5f);
 80063ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80063be:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80063c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80063c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80063ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063ce:	ee17 0a90 	vmov	r0, s15
 80063d2:	f7fa fa03 	bl	80007dc <__aeabi_f2d>
 80063d6:	a319      	add	r3, pc, #100	; (adr r3, 800643c <cos_sin_grid+0x94>)
 80063d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063dc:	f7fa f8a0 	bl	8000520 <__adddf3>
 80063e0:	4602      	mov	r2, r0
 80063e2:	460b      	mov	r3, r1
 80063e4:	4610      	mov	r0, r2
 80063e6:	4619      	mov	r1, r3
 80063e8:	f7fa fad8 	bl	800099c <__aeabi_d2f>
 80063ec:	4603      	mov	r3, r0
 80063ee:	eefe 0a00 	vmov.f32	s1, #224	; 0xbf000000 -0.5
 80063f2:	ee00 3a10 	vmov	s0, r3
 80063f6:	f000 ff0d 	bl	8007214 <powf>
 80063fa:	eef0 7a40 	vmov.f32	s15, s0
 80063fe:	4b0e      	ldr	r3, [pc, #56]	; (8006438 <cos_sin_grid+0x90>)
 8006400:	edc3 7a00 	vstr	s15, [r3]
	*cos_grid = alpha * sqrtCalc;
 8006404:	4b0c      	ldr	r3, [pc, #48]	; (8006438 <cos_sin_grid+0x90>)
 8006406:	ed93 7a00 	vldr	s14, [r3]
 800640a:	edd7 7a03 	vldr	s15, [r7, #12]
 800640e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	edc3 7a00 	vstr	s15, [r3]
	*sin_grid = beta * sqrtCalc;
 8006418:	4b07      	ldr	r3, [pc, #28]	; (8006438 <cos_sin_grid+0x90>)
 800641a:	ed93 7a00 	vldr	s14, [r3]
 800641e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	edc3 7a00 	vstr	s15, [r3]
}
 800642c:	bf00      	nop
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	f3af 8000 	nop.w
 8006438:	200007f4 	.word	0x200007f4
 800643c:	e826d695 	.word	0xe826d695
 8006440:	3e112e0b 	.word	0x3e112e0b
 8006444:	00000000 	.word	0x00000000

08006448 <pi_regulator>:
//					float kPhi					- The k_phi off-nominal frequency angle kompensation constant
//					float Ts					- The sample time, defined by sampling frequency
//  Returns     :   indirect : *anglePll		- The Pll angle in phase with the grid angle
//							   *anglePllComp	- The Pll angle, compensated with kPhi at off-nominal frequencies
void pi_regulator(float phaseError, float feedForward, float ki, float kp, float kPhi, float Ts, float *anglePll, float *anglePllComp)
{
 8006448:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800644c:	b088      	sub	sp, #32
 800644e:	af00      	add	r7, sp, #0
 8006450:	ed87 0a07 	vstr	s0, [r7, #28]
 8006454:	edc7 0a06 	vstr	s1, [r7, #24]
 8006458:	ed87 1a05 	vstr	s2, [r7, #20]
 800645c:	edc7 1a04 	vstr	s3, [r7, #16]
 8006460:	ed87 2a03 	vstr	s4, [r7, #12]
 8006464:	edc7 2a02 	vstr	s5, [r7, #8]
 8006468:	6078      	str	r0, [r7, #4]
 800646a:	6039      	str	r1, [r7, #0]
    static float phaseError_old, integral_old, angle_old, omega_old, integral, omega;;

    integral = ki*(phaseError*0.5 + phaseError_old*0.5)*Ts + integral_old;
 800646c:	6978      	ldr	r0, [r7, #20]
 800646e:	f7fa f9b5 	bl	80007dc <__aeabi_f2d>
 8006472:	4604      	mov	r4, r0
 8006474:	460d      	mov	r5, r1
 8006476:	69f8      	ldr	r0, [r7, #28]
 8006478:	f7fa f9b0 	bl	80007dc <__aeabi_f2d>
 800647c:	f04f 0200 	mov.w	r2, #0
 8006480:	4b75      	ldr	r3, [pc, #468]	; (8006658 <pi_regulator+0x210>)
 8006482:	f7f9 ff1d 	bl	80002c0 <__aeabi_dmul>
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
 800648a:	4690      	mov	r8, r2
 800648c:	4699      	mov	r9, r3
 800648e:	4b73      	ldr	r3, [pc, #460]	; (800665c <pi_regulator+0x214>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4618      	mov	r0, r3
 8006494:	f7fa f9a2 	bl	80007dc <__aeabi_f2d>
 8006498:	f04f 0200 	mov.w	r2, #0
 800649c:	4b6e      	ldr	r3, [pc, #440]	; (8006658 <pi_regulator+0x210>)
 800649e:	f7f9 ff0f 	bl	80002c0 <__aeabi_dmul>
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	4640      	mov	r0, r8
 80064a8:	4649      	mov	r1, r9
 80064aa:	f7fa f839 	bl	8000520 <__adddf3>
 80064ae:	4602      	mov	r2, r0
 80064b0:	460b      	mov	r3, r1
 80064b2:	4620      	mov	r0, r4
 80064b4:	4629      	mov	r1, r5
 80064b6:	f7f9 ff03 	bl	80002c0 <__aeabi_dmul>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	4614      	mov	r4, r2
 80064c0:	461d      	mov	r5, r3
 80064c2:	68b8      	ldr	r0, [r7, #8]
 80064c4:	f7fa f98a 	bl	80007dc <__aeabi_f2d>
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	4620      	mov	r0, r4
 80064ce:	4629      	mov	r1, r5
 80064d0:	f7f9 fef6 	bl	80002c0 <__aeabi_dmul>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	4614      	mov	r4, r2
 80064da:	461d      	mov	r5, r3
 80064dc:	4b60      	ldr	r3, [pc, #384]	; (8006660 <pi_regulator+0x218>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7fa f97b 	bl	80007dc <__aeabi_f2d>
 80064e6:	4602      	mov	r2, r0
 80064e8:	460b      	mov	r3, r1
 80064ea:	4620      	mov	r0, r4
 80064ec:	4629      	mov	r1, r5
 80064ee:	f7fa f817 	bl	8000520 <__adddf3>
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	4610      	mov	r0, r2
 80064f8:	4619      	mov	r1, r3
 80064fa:	f7fa fa4f 	bl	800099c <__aeabi_d2f>
 80064fe:	4603      	mov	r3, r0
 8006500:	4a58      	ldr	r2, [pc, #352]	; (8006664 <pi_regulator+0x21c>)
 8006502:	6013      	str	r3, [r2, #0]
    omega = phaseError*kp + integral + feedForward; 
 8006504:	ed97 7a07 	vldr	s14, [r7, #28]
 8006508:	edd7 7a04 	vldr	s15, [r7, #16]
 800650c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006510:	4b54      	ldr	r3, [pc, #336]	; (8006664 <pi_regulator+0x21c>)
 8006512:	edd3 7a00 	vldr	s15, [r3]
 8006516:	ee37 7a27 	vadd.f32	s14, s14, s15
 800651a:	edd7 7a06 	vldr	s15, [r7, #24]
 800651e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006522:	4b51      	ldr	r3, [pc, #324]	; (8006668 <pi_regulator+0x220>)
 8006524:	edc3 7a00 	vstr	s15, [r3]

    *anglePll = (omega*0.5 + omega_old*0.5)*Ts + angle_old;
 8006528:	4b4f      	ldr	r3, [pc, #316]	; (8006668 <pi_regulator+0x220>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4618      	mov	r0, r3
 800652e:	f7fa f955 	bl	80007dc <__aeabi_f2d>
 8006532:	f04f 0200 	mov.w	r2, #0
 8006536:	4b48      	ldr	r3, [pc, #288]	; (8006658 <pi_regulator+0x210>)
 8006538:	f7f9 fec2 	bl	80002c0 <__aeabi_dmul>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4614      	mov	r4, r2
 8006542:	461d      	mov	r5, r3
 8006544:	4b49      	ldr	r3, [pc, #292]	; (800666c <pi_regulator+0x224>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4618      	mov	r0, r3
 800654a:	f7fa f947 	bl	80007dc <__aeabi_f2d>
 800654e:	f04f 0200 	mov.w	r2, #0
 8006552:	4b41      	ldr	r3, [pc, #260]	; (8006658 <pi_regulator+0x210>)
 8006554:	f7f9 feb4 	bl	80002c0 <__aeabi_dmul>
 8006558:	4602      	mov	r2, r0
 800655a:	460b      	mov	r3, r1
 800655c:	4620      	mov	r0, r4
 800655e:	4629      	mov	r1, r5
 8006560:	f7f9 ffde 	bl	8000520 <__adddf3>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	4614      	mov	r4, r2
 800656a:	461d      	mov	r5, r3
 800656c:	68b8      	ldr	r0, [r7, #8]
 800656e:	f7fa f935 	bl	80007dc <__aeabi_f2d>
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	4620      	mov	r0, r4
 8006578:	4629      	mov	r1, r5
 800657a:	f7f9 fea1 	bl	80002c0 <__aeabi_dmul>
 800657e:	4602      	mov	r2, r0
 8006580:	460b      	mov	r3, r1
 8006582:	4614      	mov	r4, r2
 8006584:	461d      	mov	r5, r3
 8006586:	4b3a      	ldr	r3, [pc, #232]	; (8006670 <pi_regulator+0x228>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4618      	mov	r0, r3
 800658c:	f7fa f926 	bl	80007dc <__aeabi_f2d>
 8006590:	4602      	mov	r2, r0
 8006592:	460b      	mov	r3, r1
 8006594:	4620      	mov	r0, r4
 8006596:	4629      	mov	r1, r5
 8006598:	f7f9 ffc2 	bl	8000520 <__adddf3>
 800659c:	4602      	mov	r2, r0
 800659e:	460b      	mov	r3, r1
 80065a0:	4610      	mov	r0, r2
 80065a2:	4619      	mov	r1, r3
 80065a4:	f7fa f9fa 	bl	800099c <__aeabi_d2f>
 80065a8:	4602      	mov	r2, r0
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	601a      	str	r2, [r3, #0]

    if (*anglePll > TWO_PI) {
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7fa f912 	bl	80007dc <__aeabi_f2d>
 80065b8:	a325      	add	r3, pc, #148	; (adr r3, 8006650 <pi_regulator+0x208>)
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	f7fa f9e3 	bl	8000988 <__aeabi_dcmpgt>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d012      	beq.n	80065ee <pi_regulator+0x1a6>
    		*anglePll = *anglePll - TWO_PI;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fa f905 	bl	80007dc <__aeabi_f2d>
 80065d2:	a31f      	add	r3, pc, #124	; (adr r3, 8006650 <pi_regulator+0x208>)
 80065d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d8:	f7f9 ffa0 	bl	800051c <__aeabi_dsub>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	4610      	mov	r0, r2
 80065e2:	4619      	mov	r1, r3
 80065e4:	f7fa f9da 	bl	800099c <__aeabi_d2f>
 80065e8:	4602      	mov	r2, r0
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	601a      	str	r2, [r3, #0]
    }

    *anglePllComp = *anglePll - (omega - feedForward - phaseError*kp)*kPhi;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	ed93 7a00 	vldr	s14, [r3]
 80065f4:	4b1c      	ldr	r3, [pc, #112]	; (8006668 <pi_regulator+0x220>)
 80065f6:	edd3 6a00 	vldr	s13, [r3]
 80065fa:	edd7 7a06 	vldr	s15, [r7, #24]
 80065fe:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006602:	ed97 6a07 	vldr	s12, [r7, #28]
 8006606:	edd7 7a04 	vldr	s15, [r7, #16]
 800660a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800660e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006612:	edd7 7a03 	vldr	s15, [r7, #12]
 8006616:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800661a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	edc3 7a00 	vstr	s15, [r3]

    phaseError_old = phaseError;
 8006624:	4a0d      	ldr	r2, [pc, #52]	; (800665c <pi_regulator+0x214>)
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	6013      	str	r3, [r2, #0]
    integral_old = integral;
 800662a:	4b0e      	ldr	r3, [pc, #56]	; (8006664 <pi_regulator+0x21c>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a0c      	ldr	r2, [pc, #48]	; (8006660 <pi_regulator+0x218>)
 8006630:	6013      	str	r3, [r2, #0]
    angle_old = *anglePll;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a0e      	ldr	r2, [pc, #56]	; (8006670 <pi_regulator+0x228>)
 8006638:	6013      	str	r3, [r2, #0]
    omega_old = omega;
 800663a:	4b0b      	ldr	r3, [pc, #44]	; (8006668 <pi_regulator+0x220>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a0b      	ldr	r2, [pc, #44]	; (800666c <pi_regulator+0x224>)
 8006640:	6013      	str	r3, [r2, #0]
}
 8006642:	bf00      	nop
 8006644:	3720      	adds	r7, #32
 8006646:	46bd      	mov	sp, r7
 8006648:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800664c:	f3af 8000 	nop.w
 8006650:	54442c46 	.word	0x54442c46
 8006654:	401921fb 	.word	0x401921fb
 8006658:	3fe00000 	.word	0x3fe00000
 800665c:	200007f8 	.word	0x200007f8
 8006660:	200007fc 	.word	0x200007fc
 8006664:	20000800 	.word	0x20000800
 8006668:	20000804 	.word	0x20000804
 800666c:	20000808 	.word	0x20000808
 8006670:	2000080c 	.word	0x2000080c

08006674 <phase_detector>:
//  Parameters  :   float cosGrid		- cosine to the grid angle
//					float sinGrid		- sine to the grid angle
//					float anglePllComp	- Compensated pll angle
//  Returns     :   float phaseError	- The difference between grid and pll angle
float phase_detector(float cosGrid, float sinGrid, float anglePllComp)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	ed2d 8b02 	vpush	{d8}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	ed87 0a03 	vstr	s0, [r7, #12]
 8006682:	edc7 0a02 	vstr	s1, [r7, #8]
 8006686:	ed87 1a01 	vstr	s2, [r7, #4]
    return sinGrid*cosf(anglePllComp) - cosGrid*sinf(anglePllComp);
 800668a:	ed97 0a01 	vldr	s0, [r7, #4]
 800668e:	f000 fd3f 	bl	8007110 <cosf>
 8006692:	eeb0 7a40 	vmov.f32	s14, s0
 8006696:	edd7 7a02 	vldr	s15, [r7, #8]
 800669a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800669e:	ed97 0a01 	vldr	s0, [r7, #4]
 80066a2:	f000 fd75 	bl	8007190 <sinf>
 80066a6:	eeb0 7a40 	vmov.f32	s14, s0
 80066aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80066ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066b2:	ee78 7a67 	vsub.f32	s15, s16, s15
}
 80066b6:	eeb0 0a67 	vmov.f32	s0, s15
 80066ba:	3710      	adds	r7, #16
 80066bc:	46bd      	mov	sp, r7
 80066be:	ecbd 8b02 	vpop	{d8}
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <circular_buffer>:
//                  uint8_t event: A flag which, when triggered, sets the ring buffer to fill the last 1-bufSplit% of the buffer
//                  float bufSplit: The percentage of the buffer which is kept in the ring buffer after event trigger.
//  Returns     :   direct : bufferDoneFlag:
//					indirect : *readStart: Where to start reading the ring buffer
uint8_t circular_buffer(uint16_t bufferSize, int16_t circularBuffer[][RING_BUF_SIZE], int16_t *dataInput, uint8_t event, uint8_t reset, float bufSplit, uint16_t *readStart)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b087      	sub	sp, #28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60b9      	str	r1, [r7, #8]
 80066cc:	607a      	str	r2, [r7, #4]
 80066ce:	461a      	mov	r2, r3
 80066d0:	ed87 0a00 	vstr	s0, [r7]
 80066d4:	4603      	mov	r3, r0
 80066d6:	81fb      	strh	r3, [r7, #14]
 80066d8:	4613      	mov	r3, r2
 80066da:	737b      	strb	r3, [r7, #13]
    static uint8_t	bufferDoneFlag		=	0;	// True when the buffer is full after an event
    static uint8_t	eventLatch			=	0;	// Latches upon event flag going high and resets when buffer is full


    // Latch event, so it doesn't have to be held HIGH
    if (event) {
 80066dc:	7b7b      	ldrb	r3, [r7, #13]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d002      	beq.n	80066e8 <circular_buffer+0x24>
    	eventLatch = 1;
 80066e2:	4b54      	ldr	r3, [pc, #336]	; (8006834 <circular_buffer+0x170>)
 80066e4:	2201      	movs	r2, #1
 80066e6:	701a      	strb	r2, [r3, #0]
    }

    if (bufferLength == bufferSize) {
 80066e8:	4b53      	ldr	r3, [pc, #332]	; (8006838 <circular_buffer+0x174>)
 80066ea:	881b      	ldrh	r3, [r3, #0]
 80066ec:	89fa      	ldrh	r2, [r7, #14]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d103      	bne.n	80066fa <circular_buffer+0x36>
        *readStart = writeIndex;
 80066f2:	4b52      	ldr	r3, [pc, #328]	; (800683c <circular_buffer+0x178>)
 80066f4:	881a      	ldrh	r2, [r3, #0]
 80066f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f8:	801a      	strh	r2, [r3, #0]
    }

    if (reset) {
 80066fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d002      	beq.n	8006708 <circular_buffer+0x44>
    	bufferDoneFlag = 0;
 8006702:	4b4f      	ldr	r3, [pc, #316]	; (8006840 <circular_buffer+0x17c>)
 8006704:	2200      	movs	r2, #0
 8006706:	701a      	strb	r2, [r3, #0]
    }

    if (eventLatch) {
 8006708:	4b4a      	ldr	r3, [pc, #296]	; (8006834 <circular_buffer+0x170>)
 800670a:	781b      	ldrb	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d056      	beq.n	80067be <circular_buffer+0xfa>
        if (!eventEntry) {
 8006710:	4b4c      	ldr	r3, [pc, #304]	; (8006844 <circular_buffer+0x180>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d115      	bne.n	8006744 <circular_buffer+0x80>
            // Event has triggered

        	bufferFullEntry = 0;
 8006718:	4b4b      	ldr	r3, [pc, #300]	; (8006848 <circular_buffer+0x184>)
 800671a:	2200      	movs	r2, #0
 800671c:	701a      	strb	r2, [r3, #0]
            bufferSplitLength = bufSplit * bufferSize;
 800671e:	89fb      	ldrh	r3, [r7, #14]
 8006720:	ee07 3a90 	vmov	s15, r3
 8006724:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006728:	edd7 7a00 	vldr	s15, [r7]
 800672c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006730:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006734:	ee17 3a90 	vmov	r3, s15
 8006738:	b29a      	uxth	r2, r3
 800673a:	4b44      	ldr	r3, [pc, #272]	; (800684c <circular_buffer+0x188>)
 800673c:	801a      	strh	r2, [r3, #0]
            eventEntry = 1;
 800673e:	4b41      	ldr	r3, [pc, #260]	; (8006844 <circular_buffer+0x180>)
 8006740:	2201      	movs	r2, #1
 8006742:	701a      	strb	r2, [r3, #0]
        }

        if (bufferSplitLength == bufferSize) {
 8006744:	4b41      	ldr	r3, [pc, #260]	; (800684c <circular_buffer+0x188>)
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	89fa      	ldrh	r2, [r7, #14]
 800674a:	429a      	cmp	r2, r3
 800674c:	d10d      	bne.n	800676a <circular_buffer+0xa6>
            if (!bufferFullEntry) {
 800674e:	4b3e      	ldr	r3, [pc, #248]	; (8006848 <circular_buffer+0x184>)
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d105      	bne.n	8006762 <circular_buffer+0x9e>
            	bufferDoneFlag = 1;
 8006756:	4b3a      	ldr	r3, [pc, #232]	; (8006840 <circular_buffer+0x17c>)
 8006758:	2201      	movs	r2, #1
 800675a:	701a      	strb	r2, [r3, #0]
                // Do something?
                bufferFullEntry = 1;
 800675c:	4b3a      	ldr	r3, [pc, #232]	; (8006848 <circular_buffer+0x184>)
 800675e:	2201      	movs	r2, #1
 8006760:	701a      	strb	r2, [r3, #0]
            }
            // STOP
            eventLatch = 0;
 8006762:	4b34      	ldr	r3, [pc, #208]	; (8006834 <circular_buffer+0x170>)
 8006764:	2200      	movs	r2, #0
 8006766:	701a      	strb	r2, [r3, #0]
 8006768:	e04c      	b.n	8006804 <circular_buffer+0x140>
        }
        else {
        	for (int i = 0; i < RING_BUF_SIZE; ++i) {
 800676a:	2300      	movs	r3, #0
 800676c:	617b      	str	r3, [r7, #20]
 800676e:	e010      	b.n	8006792 <circular_buffer+0xce>
        	    circularBuffer[writeIndex][i] = dataInput[i];
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	005b      	lsls	r3, r3, #1
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	441a      	add	r2, r3
 8006778:	4b30      	ldr	r3, [pc, #192]	; (800683c <circular_buffer+0x178>)
 800677a:	881b      	ldrh	r3, [r3, #0]
 800677c:	005b      	lsls	r3, r3, #1
 800677e:	68b9      	ldr	r1, [r7, #8]
 8006780:	440b      	add	r3, r1
 8006782:	f9b2 1000 	ldrsh.w	r1, [r2]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        	for (int i = 0; i < RING_BUF_SIZE; ++i) {
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	3301      	adds	r3, #1
 8006790:	617b      	str	r3, [r7, #20]
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	2b00      	cmp	r3, #0
 8006796:	ddeb      	ble.n	8006770 <circular_buffer+0xac>
        	}
            bufferSplitLength++;
 8006798:	4b2c      	ldr	r3, [pc, #176]	; (800684c <circular_buffer+0x188>)
 800679a:	881b      	ldrh	r3, [r3, #0]
 800679c:	3301      	adds	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	4b2a      	ldr	r3, [pc, #168]	; (800684c <circular_buffer+0x188>)
 80067a2:	801a      	strh	r2, [r3, #0]
            writeIndex++;
 80067a4:	4b25      	ldr	r3, [pc, #148]	; (800683c <circular_buffer+0x178>)
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	3301      	adds	r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	4b23      	ldr	r3, [pc, #140]	; (800683c <circular_buffer+0x178>)
 80067ae:	801a      	strh	r2, [r3, #0]
            bufferLength++;
 80067b0:	4b21      	ldr	r3, [pc, #132]	; (8006838 <circular_buffer+0x174>)
 80067b2:	881b      	ldrh	r3, [r3, #0]
 80067b4:	3301      	adds	r3, #1
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	4b1f      	ldr	r3, [pc, #124]	; (8006838 <circular_buffer+0x174>)
 80067ba:	801a      	strh	r2, [r3, #0]
 80067bc:	e022      	b.n	8006804 <circular_buffer+0x140>
        }
    }
    else {
    	for (int i = 0; i < RING_BUF_SIZE; ++i) {
 80067be:	2300      	movs	r3, #0
 80067c0:	613b      	str	r3, [r7, #16]
 80067c2:	e010      	b.n	80067e6 <circular_buffer+0x122>
    		circularBuffer[writeIndex][i] = dataInput[i];
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	005b      	lsls	r3, r3, #1
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	441a      	add	r2, r3
 80067cc:	4b1b      	ldr	r3, [pc, #108]	; (800683c <circular_buffer+0x178>)
 80067ce:	881b      	ldrh	r3, [r3, #0]
 80067d0:	005b      	lsls	r3, r3, #1
 80067d2:	68b9      	ldr	r1, [r7, #8]
 80067d4:	440b      	add	r3, r1
 80067d6:	f9b2 1000 	ldrsh.w	r1, [r2]
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    	for (int i = 0; i < RING_BUF_SIZE; ++i) {
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	3301      	adds	r3, #1
 80067e4:	613b      	str	r3, [r7, #16]
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	ddeb      	ble.n	80067c4 <circular_buffer+0x100>
		}

        writeIndex++;
 80067ec:	4b13      	ldr	r3, [pc, #76]	; (800683c <circular_buffer+0x178>)
 80067ee:	881b      	ldrh	r3, [r3, #0]
 80067f0:	3301      	adds	r3, #1
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	4b11      	ldr	r3, [pc, #68]	; (800683c <circular_buffer+0x178>)
 80067f6:	801a      	strh	r2, [r3, #0]
        bufferLength++;
 80067f8:	4b0f      	ldr	r3, [pc, #60]	; (8006838 <circular_buffer+0x174>)
 80067fa:	881b      	ldrh	r3, [r3, #0]
 80067fc:	3301      	adds	r3, #1
 80067fe:	b29a      	uxth	r2, r3
 8006800:	4b0d      	ldr	r3, [pc, #52]	; (8006838 <circular_buffer+0x174>)
 8006802:	801a      	strh	r2, [r3, #0]
    }


    // Reset bufferlength
    if (bufferLength > bufferSize) {
 8006804:	4b0c      	ldr	r3, [pc, #48]	; (8006838 <circular_buffer+0x174>)
 8006806:	881b      	ldrh	r3, [r3, #0]
 8006808:	89fa      	ldrh	r2, [r7, #14]
 800680a:	429a      	cmp	r2, r3
 800680c:	d202      	bcs.n	8006814 <circular_buffer+0x150>
        bufferLength = bufferSize;
 800680e:	4a0a      	ldr	r2, [pc, #40]	; (8006838 <circular_buffer+0x174>)
 8006810:	89fb      	ldrh	r3, [r7, #14]
 8006812:	8013      	strh	r3, [r2, #0]
    }
    // Reset writeindex
    if (writeIndex == bufferSize) {
 8006814:	4b09      	ldr	r3, [pc, #36]	; (800683c <circular_buffer+0x178>)
 8006816:	881b      	ldrh	r3, [r3, #0]
 8006818:	89fa      	ldrh	r2, [r7, #14]
 800681a:	429a      	cmp	r2, r3
 800681c:	d102      	bne.n	8006824 <circular_buffer+0x160>
        writeIndex = 0;
 800681e:	4b07      	ldr	r3, [pc, #28]	; (800683c <circular_buffer+0x178>)
 8006820:	2200      	movs	r2, #0
 8006822:	801a      	strh	r2, [r3, #0]
    }

    return bufferDoneFlag;
 8006824:	4b06      	ldr	r3, [pc, #24]	; (8006840 <circular_buffer+0x17c>)
 8006826:	781b      	ldrb	r3, [r3, #0]
}
 8006828:	4618      	mov	r0, r3
 800682a:	371c      	adds	r7, #28
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr
 8006834:	20000810 	.word	0x20000810
 8006838:	20000812 	.word	0x20000812
 800683c:	20000814 	.word	0x20000814
 8006840:	20000816 	.word	0x20000816
 8006844:	20000817 	.word	0x20000817
 8006848:	20000818 	.word	0x20000818
 800684c:	2000081a 	.word	0x2000081a

08006850 <__errno>:
 8006850:	4b01      	ldr	r3, [pc, #4]	; (8006858 <__errno+0x8>)
 8006852:	6818      	ldr	r0, [r3, #0]
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop
 8006858:	20000018 	.word	0x20000018

0800685c <__libc_init_array>:
 800685c:	b570      	push	{r4, r5, r6, lr}
 800685e:	4d0d      	ldr	r5, [pc, #52]	; (8006894 <__libc_init_array+0x38>)
 8006860:	4c0d      	ldr	r4, [pc, #52]	; (8006898 <__libc_init_array+0x3c>)
 8006862:	1b64      	subs	r4, r4, r5
 8006864:	10a4      	asrs	r4, r4, #2
 8006866:	2600      	movs	r6, #0
 8006868:	42a6      	cmp	r6, r4
 800686a:	d109      	bne.n	8006880 <__libc_init_array+0x24>
 800686c:	4d0b      	ldr	r5, [pc, #44]	; (800689c <__libc_init_array+0x40>)
 800686e:	4c0c      	ldr	r4, [pc, #48]	; (80068a0 <__libc_init_array+0x44>)
 8006870:	f001 fdc4 	bl	80083fc <_init>
 8006874:	1b64      	subs	r4, r4, r5
 8006876:	10a4      	asrs	r4, r4, #2
 8006878:	2600      	movs	r6, #0
 800687a:	42a6      	cmp	r6, r4
 800687c:	d105      	bne.n	800688a <__libc_init_array+0x2e>
 800687e:	bd70      	pop	{r4, r5, r6, pc}
 8006880:	f855 3b04 	ldr.w	r3, [r5], #4
 8006884:	4798      	blx	r3
 8006886:	3601      	adds	r6, #1
 8006888:	e7ee      	b.n	8006868 <__libc_init_array+0xc>
 800688a:	f855 3b04 	ldr.w	r3, [r5], #4
 800688e:	4798      	blx	r3
 8006890:	3601      	adds	r6, #1
 8006892:	e7f2      	b.n	800687a <__libc_init_array+0x1e>
 8006894:	0800887c 	.word	0x0800887c
 8006898:	0800887c 	.word	0x0800887c
 800689c:	0800887c 	.word	0x0800887c
 80068a0:	08008880 	.word	0x08008880

080068a4 <memset>:
 80068a4:	4402      	add	r2, r0
 80068a6:	4603      	mov	r3, r0
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d100      	bne.n	80068ae <memset+0xa>
 80068ac:	4770      	bx	lr
 80068ae:	f803 1b01 	strb.w	r1, [r3], #1
 80068b2:	e7f9      	b.n	80068a8 <memset+0x4>

080068b4 <siprintf>:
 80068b4:	b40e      	push	{r1, r2, r3}
 80068b6:	b500      	push	{lr}
 80068b8:	b09c      	sub	sp, #112	; 0x70
 80068ba:	ab1d      	add	r3, sp, #116	; 0x74
 80068bc:	9002      	str	r0, [sp, #8]
 80068be:	9006      	str	r0, [sp, #24]
 80068c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068c4:	4809      	ldr	r0, [pc, #36]	; (80068ec <siprintf+0x38>)
 80068c6:	9107      	str	r1, [sp, #28]
 80068c8:	9104      	str	r1, [sp, #16]
 80068ca:	4909      	ldr	r1, [pc, #36]	; (80068f0 <siprintf+0x3c>)
 80068cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80068d0:	9105      	str	r1, [sp, #20]
 80068d2:	6800      	ldr	r0, [r0, #0]
 80068d4:	9301      	str	r3, [sp, #4]
 80068d6:	a902      	add	r1, sp, #8
 80068d8:	f000 f868 	bl	80069ac <_svfiprintf_r>
 80068dc:	9b02      	ldr	r3, [sp, #8]
 80068de:	2200      	movs	r2, #0
 80068e0:	701a      	strb	r2, [r3, #0]
 80068e2:	b01c      	add	sp, #112	; 0x70
 80068e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80068e8:	b003      	add	sp, #12
 80068ea:	4770      	bx	lr
 80068ec:	20000018 	.word	0x20000018
 80068f0:	ffff0208 	.word	0xffff0208

080068f4 <__ssputs_r>:
 80068f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068f8:	688e      	ldr	r6, [r1, #8]
 80068fa:	429e      	cmp	r6, r3
 80068fc:	4682      	mov	sl, r0
 80068fe:	460c      	mov	r4, r1
 8006900:	4690      	mov	r8, r2
 8006902:	461f      	mov	r7, r3
 8006904:	d838      	bhi.n	8006978 <__ssputs_r+0x84>
 8006906:	898a      	ldrh	r2, [r1, #12]
 8006908:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800690c:	d032      	beq.n	8006974 <__ssputs_r+0x80>
 800690e:	6825      	ldr	r5, [r4, #0]
 8006910:	6909      	ldr	r1, [r1, #16]
 8006912:	eba5 0901 	sub.w	r9, r5, r1
 8006916:	6965      	ldr	r5, [r4, #20]
 8006918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800691c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006920:	3301      	adds	r3, #1
 8006922:	444b      	add	r3, r9
 8006924:	106d      	asrs	r5, r5, #1
 8006926:	429d      	cmp	r5, r3
 8006928:	bf38      	it	cc
 800692a:	461d      	movcc	r5, r3
 800692c:	0553      	lsls	r3, r2, #21
 800692e:	d531      	bpl.n	8006994 <__ssputs_r+0xa0>
 8006930:	4629      	mov	r1, r5
 8006932:	f000 fb47 	bl	8006fc4 <_malloc_r>
 8006936:	4606      	mov	r6, r0
 8006938:	b950      	cbnz	r0, 8006950 <__ssputs_r+0x5c>
 800693a:	230c      	movs	r3, #12
 800693c:	f8ca 3000 	str.w	r3, [sl]
 8006940:	89a3      	ldrh	r3, [r4, #12]
 8006942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006946:	81a3      	strh	r3, [r4, #12]
 8006948:	f04f 30ff 	mov.w	r0, #4294967295
 800694c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006950:	6921      	ldr	r1, [r4, #16]
 8006952:	464a      	mov	r2, r9
 8006954:	f000 fabe 	bl	8006ed4 <memcpy>
 8006958:	89a3      	ldrh	r3, [r4, #12]
 800695a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800695e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006962:	81a3      	strh	r3, [r4, #12]
 8006964:	6126      	str	r6, [r4, #16]
 8006966:	6165      	str	r5, [r4, #20]
 8006968:	444e      	add	r6, r9
 800696a:	eba5 0509 	sub.w	r5, r5, r9
 800696e:	6026      	str	r6, [r4, #0]
 8006970:	60a5      	str	r5, [r4, #8]
 8006972:	463e      	mov	r6, r7
 8006974:	42be      	cmp	r6, r7
 8006976:	d900      	bls.n	800697a <__ssputs_r+0x86>
 8006978:	463e      	mov	r6, r7
 800697a:	4632      	mov	r2, r6
 800697c:	6820      	ldr	r0, [r4, #0]
 800697e:	4641      	mov	r1, r8
 8006980:	f000 fab6 	bl	8006ef0 <memmove>
 8006984:	68a3      	ldr	r3, [r4, #8]
 8006986:	6822      	ldr	r2, [r4, #0]
 8006988:	1b9b      	subs	r3, r3, r6
 800698a:	4432      	add	r2, r6
 800698c:	60a3      	str	r3, [r4, #8]
 800698e:	6022      	str	r2, [r4, #0]
 8006990:	2000      	movs	r0, #0
 8006992:	e7db      	b.n	800694c <__ssputs_r+0x58>
 8006994:	462a      	mov	r2, r5
 8006996:	f000 fb6f 	bl	8007078 <_realloc_r>
 800699a:	4606      	mov	r6, r0
 800699c:	2800      	cmp	r0, #0
 800699e:	d1e1      	bne.n	8006964 <__ssputs_r+0x70>
 80069a0:	6921      	ldr	r1, [r4, #16]
 80069a2:	4650      	mov	r0, sl
 80069a4:	f000 fabe 	bl	8006f24 <_free_r>
 80069a8:	e7c7      	b.n	800693a <__ssputs_r+0x46>
	...

080069ac <_svfiprintf_r>:
 80069ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b0:	4698      	mov	r8, r3
 80069b2:	898b      	ldrh	r3, [r1, #12]
 80069b4:	061b      	lsls	r3, r3, #24
 80069b6:	b09d      	sub	sp, #116	; 0x74
 80069b8:	4607      	mov	r7, r0
 80069ba:	460d      	mov	r5, r1
 80069bc:	4614      	mov	r4, r2
 80069be:	d50e      	bpl.n	80069de <_svfiprintf_r+0x32>
 80069c0:	690b      	ldr	r3, [r1, #16]
 80069c2:	b963      	cbnz	r3, 80069de <_svfiprintf_r+0x32>
 80069c4:	2140      	movs	r1, #64	; 0x40
 80069c6:	f000 fafd 	bl	8006fc4 <_malloc_r>
 80069ca:	6028      	str	r0, [r5, #0]
 80069cc:	6128      	str	r0, [r5, #16]
 80069ce:	b920      	cbnz	r0, 80069da <_svfiprintf_r+0x2e>
 80069d0:	230c      	movs	r3, #12
 80069d2:	603b      	str	r3, [r7, #0]
 80069d4:	f04f 30ff 	mov.w	r0, #4294967295
 80069d8:	e0d1      	b.n	8006b7e <_svfiprintf_r+0x1d2>
 80069da:	2340      	movs	r3, #64	; 0x40
 80069dc:	616b      	str	r3, [r5, #20]
 80069de:	2300      	movs	r3, #0
 80069e0:	9309      	str	r3, [sp, #36]	; 0x24
 80069e2:	2320      	movs	r3, #32
 80069e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80069ec:	2330      	movs	r3, #48	; 0x30
 80069ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006b98 <_svfiprintf_r+0x1ec>
 80069f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069f6:	f04f 0901 	mov.w	r9, #1
 80069fa:	4623      	mov	r3, r4
 80069fc:	469a      	mov	sl, r3
 80069fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a02:	b10a      	cbz	r2, 8006a08 <_svfiprintf_r+0x5c>
 8006a04:	2a25      	cmp	r2, #37	; 0x25
 8006a06:	d1f9      	bne.n	80069fc <_svfiprintf_r+0x50>
 8006a08:	ebba 0b04 	subs.w	fp, sl, r4
 8006a0c:	d00b      	beq.n	8006a26 <_svfiprintf_r+0x7a>
 8006a0e:	465b      	mov	r3, fp
 8006a10:	4622      	mov	r2, r4
 8006a12:	4629      	mov	r1, r5
 8006a14:	4638      	mov	r0, r7
 8006a16:	f7ff ff6d 	bl	80068f4 <__ssputs_r>
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	f000 80aa 	beq.w	8006b74 <_svfiprintf_r+0x1c8>
 8006a20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a22:	445a      	add	r2, fp
 8006a24:	9209      	str	r2, [sp, #36]	; 0x24
 8006a26:	f89a 3000 	ldrb.w	r3, [sl]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 80a2 	beq.w	8006b74 <_svfiprintf_r+0x1c8>
 8006a30:	2300      	movs	r3, #0
 8006a32:	f04f 32ff 	mov.w	r2, #4294967295
 8006a36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a3a:	f10a 0a01 	add.w	sl, sl, #1
 8006a3e:	9304      	str	r3, [sp, #16]
 8006a40:	9307      	str	r3, [sp, #28]
 8006a42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a46:	931a      	str	r3, [sp, #104]	; 0x68
 8006a48:	4654      	mov	r4, sl
 8006a4a:	2205      	movs	r2, #5
 8006a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a50:	4851      	ldr	r0, [pc, #324]	; (8006b98 <_svfiprintf_r+0x1ec>)
 8006a52:	f7f9 fbe5 	bl	8000220 <memchr>
 8006a56:	9a04      	ldr	r2, [sp, #16]
 8006a58:	b9d8      	cbnz	r0, 8006a92 <_svfiprintf_r+0xe6>
 8006a5a:	06d0      	lsls	r0, r2, #27
 8006a5c:	bf44      	itt	mi
 8006a5e:	2320      	movmi	r3, #32
 8006a60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a64:	0711      	lsls	r1, r2, #28
 8006a66:	bf44      	itt	mi
 8006a68:	232b      	movmi	r3, #43	; 0x2b
 8006a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a6e:	f89a 3000 	ldrb.w	r3, [sl]
 8006a72:	2b2a      	cmp	r3, #42	; 0x2a
 8006a74:	d015      	beq.n	8006aa2 <_svfiprintf_r+0xf6>
 8006a76:	9a07      	ldr	r2, [sp, #28]
 8006a78:	4654      	mov	r4, sl
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	f04f 0c0a 	mov.w	ip, #10
 8006a80:	4621      	mov	r1, r4
 8006a82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a86:	3b30      	subs	r3, #48	; 0x30
 8006a88:	2b09      	cmp	r3, #9
 8006a8a:	d94e      	bls.n	8006b2a <_svfiprintf_r+0x17e>
 8006a8c:	b1b0      	cbz	r0, 8006abc <_svfiprintf_r+0x110>
 8006a8e:	9207      	str	r2, [sp, #28]
 8006a90:	e014      	b.n	8006abc <_svfiprintf_r+0x110>
 8006a92:	eba0 0308 	sub.w	r3, r0, r8
 8006a96:	fa09 f303 	lsl.w	r3, r9, r3
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	9304      	str	r3, [sp, #16]
 8006a9e:	46a2      	mov	sl, r4
 8006aa0:	e7d2      	b.n	8006a48 <_svfiprintf_r+0x9c>
 8006aa2:	9b03      	ldr	r3, [sp, #12]
 8006aa4:	1d19      	adds	r1, r3, #4
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	9103      	str	r1, [sp, #12]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	bfbb      	ittet	lt
 8006aae:	425b      	neglt	r3, r3
 8006ab0:	f042 0202 	orrlt.w	r2, r2, #2
 8006ab4:	9307      	strge	r3, [sp, #28]
 8006ab6:	9307      	strlt	r3, [sp, #28]
 8006ab8:	bfb8      	it	lt
 8006aba:	9204      	strlt	r2, [sp, #16]
 8006abc:	7823      	ldrb	r3, [r4, #0]
 8006abe:	2b2e      	cmp	r3, #46	; 0x2e
 8006ac0:	d10c      	bne.n	8006adc <_svfiprintf_r+0x130>
 8006ac2:	7863      	ldrb	r3, [r4, #1]
 8006ac4:	2b2a      	cmp	r3, #42	; 0x2a
 8006ac6:	d135      	bne.n	8006b34 <_svfiprintf_r+0x188>
 8006ac8:	9b03      	ldr	r3, [sp, #12]
 8006aca:	1d1a      	adds	r2, r3, #4
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	9203      	str	r2, [sp, #12]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	bfb8      	it	lt
 8006ad4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ad8:	3402      	adds	r4, #2
 8006ada:	9305      	str	r3, [sp, #20]
 8006adc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006ba8 <_svfiprintf_r+0x1fc>
 8006ae0:	7821      	ldrb	r1, [r4, #0]
 8006ae2:	2203      	movs	r2, #3
 8006ae4:	4650      	mov	r0, sl
 8006ae6:	f7f9 fb9b 	bl	8000220 <memchr>
 8006aea:	b140      	cbz	r0, 8006afe <_svfiprintf_r+0x152>
 8006aec:	2340      	movs	r3, #64	; 0x40
 8006aee:	eba0 000a 	sub.w	r0, r0, sl
 8006af2:	fa03 f000 	lsl.w	r0, r3, r0
 8006af6:	9b04      	ldr	r3, [sp, #16]
 8006af8:	4303      	orrs	r3, r0
 8006afa:	3401      	adds	r4, #1
 8006afc:	9304      	str	r3, [sp, #16]
 8006afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b02:	4826      	ldr	r0, [pc, #152]	; (8006b9c <_svfiprintf_r+0x1f0>)
 8006b04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b08:	2206      	movs	r2, #6
 8006b0a:	f7f9 fb89 	bl	8000220 <memchr>
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	d038      	beq.n	8006b84 <_svfiprintf_r+0x1d8>
 8006b12:	4b23      	ldr	r3, [pc, #140]	; (8006ba0 <_svfiprintf_r+0x1f4>)
 8006b14:	bb1b      	cbnz	r3, 8006b5e <_svfiprintf_r+0x1b2>
 8006b16:	9b03      	ldr	r3, [sp, #12]
 8006b18:	3307      	adds	r3, #7
 8006b1a:	f023 0307 	bic.w	r3, r3, #7
 8006b1e:	3308      	adds	r3, #8
 8006b20:	9303      	str	r3, [sp, #12]
 8006b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b24:	4433      	add	r3, r6
 8006b26:	9309      	str	r3, [sp, #36]	; 0x24
 8006b28:	e767      	b.n	80069fa <_svfiprintf_r+0x4e>
 8006b2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b2e:	460c      	mov	r4, r1
 8006b30:	2001      	movs	r0, #1
 8006b32:	e7a5      	b.n	8006a80 <_svfiprintf_r+0xd4>
 8006b34:	2300      	movs	r3, #0
 8006b36:	3401      	adds	r4, #1
 8006b38:	9305      	str	r3, [sp, #20]
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	f04f 0c0a 	mov.w	ip, #10
 8006b40:	4620      	mov	r0, r4
 8006b42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b46:	3a30      	subs	r2, #48	; 0x30
 8006b48:	2a09      	cmp	r2, #9
 8006b4a:	d903      	bls.n	8006b54 <_svfiprintf_r+0x1a8>
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d0c5      	beq.n	8006adc <_svfiprintf_r+0x130>
 8006b50:	9105      	str	r1, [sp, #20]
 8006b52:	e7c3      	b.n	8006adc <_svfiprintf_r+0x130>
 8006b54:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b58:	4604      	mov	r4, r0
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e7f0      	b.n	8006b40 <_svfiprintf_r+0x194>
 8006b5e:	ab03      	add	r3, sp, #12
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	462a      	mov	r2, r5
 8006b64:	4b0f      	ldr	r3, [pc, #60]	; (8006ba4 <_svfiprintf_r+0x1f8>)
 8006b66:	a904      	add	r1, sp, #16
 8006b68:	4638      	mov	r0, r7
 8006b6a:	f3af 8000 	nop.w
 8006b6e:	1c42      	adds	r2, r0, #1
 8006b70:	4606      	mov	r6, r0
 8006b72:	d1d6      	bne.n	8006b22 <_svfiprintf_r+0x176>
 8006b74:	89ab      	ldrh	r3, [r5, #12]
 8006b76:	065b      	lsls	r3, r3, #25
 8006b78:	f53f af2c 	bmi.w	80069d4 <_svfiprintf_r+0x28>
 8006b7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b7e:	b01d      	add	sp, #116	; 0x74
 8006b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b84:	ab03      	add	r3, sp, #12
 8006b86:	9300      	str	r3, [sp, #0]
 8006b88:	462a      	mov	r2, r5
 8006b8a:	4b06      	ldr	r3, [pc, #24]	; (8006ba4 <_svfiprintf_r+0x1f8>)
 8006b8c:	a904      	add	r1, sp, #16
 8006b8e:	4638      	mov	r0, r7
 8006b90:	f000 f87a 	bl	8006c88 <_printf_i>
 8006b94:	e7eb      	b.n	8006b6e <_svfiprintf_r+0x1c2>
 8006b96:	bf00      	nop
 8006b98:	08008450 	.word	0x08008450
 8006b9c:	0800845a 	.word	0x0800845a
 8006ba0:	00000000 	.word	0x00000000
 8006ba4:	080068f5 	.word	0x080068f5
 8006ba8:	08008456 	.word	0x08008456

08006bac <_printf_common>:
 8006bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb0:	4616      	mov	r6, r2
 8006bb2:	4699      	mov	r9, r3
 8006bb4:	688a      	ldr	r2, [r1, #8]
 8006bb6:	690b      	ldr	r3, [r1, #16]
 8006bb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	bfb8      	it	lt
 8006bc0:	4613      	movlt	r3, r2
 8006bc2:	6033      	str	r3, [r6, #0]
 8006bc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006bc8:	4607      	mov	r7, r0
 8006bca:	460c      	mov	r4, r1
 8006bcc:	b10a      	cbz	r2, 8006bd2 <_printf_common+0x26>
 8006bce:	3301      	adds	r3, #1
 8006bd0:	6033      	str	r3, [r6, #0]
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	0699      	lsls	r1, r3, #26
 8006bd6:	bf42      	ittt	mi
 8006bd8:	6833      	ldrmi	r3, [r6, #0]
 8006bda:	3302      	addmi	r3, #2
 8006bdc:	6033      	strmi	r3, [r6, #0]
 8006bde:	6825      	ldr	r5, [r4, #0]
 8006be0:	f015 0506 	ands.w	r5, r5, #6
 8006be4:	d106      	bne.n	8006bf4 <_printf_common+0x48>
 8006be6:	f104 0a19 	add.w	sl, r4, #25
 8006bea:	68e3      	ldr	r3, [r4, #12]
 8006bec:	6832      	ldr	r2, [r6, #0]
 8006bee:	1a9b      	subs	r3, r3, r2
 8006bf0:	42ab      	cmp	r3, r5
 8006bf2:	dc26      	bgt.n	8006c42 <_printf_common+0x96>
 8006bf4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006bf8:	1e13      	subs	r3, r2, #0
 8006bfa:	6822      	ldr	r2, [r4, #0]
 8006bfc:	bf18      	it	ne
 8006bfe:	2301      	movne	r3, #1
 8006c00:	0692      	lsls	r2, r2, #26
 8006c02:	d42b      	bmi.n	8006c5c <_printf_common+0xb0>
 8006c04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c08:	4649      	mov	r1, r9
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	47c0      	blx	r8
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d01e      	beq.n	8006c50 <_printf_common+0xa4>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	68e5      	ldr	r5, [r4, #12]
 8006c16:	6832      	ldr	r2, [r6, #0]
 8006c18:	f003 0306 	and.w	r3, r3, #6
 8006c1c:	2b04      	cmp	r3, #4
 8006c1e:	bf08      	it	eq
 8006c20:	1aad      	subeq	r5, r5, r2
 8006c22:	68a3      	ldr	r3, [r4, #8]
 8006c24:	6922      	ldr	r2, [r4, #16]
 8006c26:	bf0c      	ite	eq
 8006c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c2c:	2500      	movne	r5, #0
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	bfc4      	itt	gt
 8006c32:	1a9b      	subgt	r3, r3, r2
 8006c34:	18ed      	addgt	r5, r5, r3
 8006c36:	2600      	movs	r6, #0
 8006c38:	341a      	adds	r4, #26
 8006c3a:	42b5      	cmp	r5, r6
 8006c3c:	d11a      	bne.n	8006c74 <_printf_common+0xc8>
 8006c3e:	2000      	movs	r0, #0
 8006c40:	e008      	b.n	8006c54 <_printf_common+0xa8>
 8006c42:	2301      	movs	r3, #1
 8006c44:	4652      	mov	r2, sl
 8006c46:	4649      	mov	r1, r9
 8006c48:	4638      	mov	r0, r7
 8006c4a:	47c0      	blx	r8
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	d103      	bne.n	8006c58 <_printf_common+0xac>
 8006c50:	f04f 30ff 	mov.w	r0, #4294967295
 8006c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c58:	3501      	adds	r5, #1
 8006c5a:	e7c6      	b.n	8006bea <_printf_common+0x3e>
 8006c5c:	18e1      	adds	r1, r4, r3
 8006c5e:	1c5a      	adds	r2, r3, #1
 8006c60:	2030      	movs	r0, #48	; 0x30
 8006c62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c66:	4422      	add	r2, r4
 8006c68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c70:	3302      	adds	r3, #2
 8006c72:	e7c7      	b.n	8006c04 <_printf_common+0x58>
 8006c74:	2301      	movs	r3, #1
 8006c76:	4622      	mov	r2, r4
 8006c78:	4649      	mov	r1, r9
 8006c7a:	4638      	mov	r0, r7
 8006c7c:	47c0      	blx	r8
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d0e6      	beq.n	8006c50 <_printf_common+0xa4>
 8006c82:	3601      	adds	r6, #1
 8006c84:	e7d9      	b.n	8006c3a <_printf_common+0x8e>
	...

08006c88 <_printf_i>:
 8006c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c8c:	460c      	mov	r4, r1
 8006c8e:	4691      	mov	r9, r2
 8006c90:	7e27      	ldrb	r7, [r4, #24]
 8006c92:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006c94:	2f78      	cmp	r7, #120	; 0x78
 8006c96:	4680      	mov	r8, r0
 8006c98:	469a      	mov	sl, r3
 8006c9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c9e:	d807      	bhi.n	8006cb0 <_printf_i+0x28>
 8006ca0:	2f62      	cmp	r7, #98	; 0x62
 8006ca2:	d80a      	bhi.n	8006cba <_printf_i+0x32>
 8006ca4:	2f00      	cmp	r7, #0
 8006ca6:	f000 80d8 	beq.w	8006e5a <_printf_i+0x1d2>
 8006caa:	2f58      	cmp	r7, #88	; 0x58
 8006cac:	f000 80a3 	beq.w	8006df6 <_printf_i+0x16e>
 8006cb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006cb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006cb8:	e03a      	b.n	8006d30 <_printf_i+0xa8>
 8006cba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006cbe:	2b15      	cmp	r3, #21
 8006cc0:	d8f6      	bhi.n	8006cb0 <_printf_i+0x28>
 8006cc2:	a001      	add	r0, pc, #4	; (adr r0, 8006cc8 <_printf_i+0x40>)
 8006cc4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006cc8:	08006d21 	.word	0x08006d21
 8006ccc:	08006d35 	.word	0x08006d35
 8006cd0:	08006cb1 	.word	0x08006cb1
 8006cd4:	08006cb1 	.word	0x08006cb1
 8006cd8:	08006cb1 	.word	0x08006cb1
 8006cdc:	08006cb1 	.word	0x08006cb1
 8006ce0:	08006d35 	.word	0x08006d35
 8006ce4:	08006cb1 	.word	0x08006cb1
 8006ce8:	08006cb1 	.word	0x08006cb1
 8006cec:	08006cb1 	.word	0x08006cb1
 8006cf0:	08006cb1 	.word	0x08006cb1
 8006cf4:	08006e41 	.word	0x08006e41
 8006cf8:	08006d65 	.word	0x08006d65
 8006cfc:	08006e23 	.word	0x08006e23
 8006d00:	08006cb1 	.word	0x08006cb1
 8006d04:	08006cb1 	.word	0x08006cb1
 8006d08:	08006e63 	.word	0x08006e63
 8006d0c:	08006cb1 	.word	0x08006cb1
 8006d10:	08006d65 	.word	0x08006d65
 8006d14:	08006cb1 	.word	0x08006cb1
 8006d18:	08006cb1 	.word	0x08006cb1
 8006d1c:	08006e2b 	.word	0x08006e2b
 8006d20:	680b      	ldr	r3, [r1, #0]
 8006d22:	1d1a      	adds	r2, r3, #4
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	600a      	str	r2, [r1, #0]
 8006d28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d30:	2301      	movs	r3, #1
 8006d32:	e0a3      	b.n	8006e7c <_printf_i+0x1f4>
 8006d34:	6825      	ldr	r5, [r4, #0]
 8006d36:	6808      	ldr	r0, [r1, #0]
 8006d38:	062e      	lsls	r6, r5, #24
 8006d3a:	f100 0304 	add.w	r3, r0, #4
 8006d3e:	d50a      	bpl.n	8006d56 <_printf_i+0xce>
 8006d40:	6805      	ldr	r5, [r0, #0]
 8006d42:	600b      	str	r3, [r1, #0]
 8006d44:	2d00      	cmp	r5, #0
 8006d46:	da03      	bge.n	8006d50 <_printf_i+0xc8>
 8006d48:	232d      	movs	r3, #45	; 0x2d
 8006d4a:	426d      	negs	r5, r5
 8006d4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d50:	485e      	ldr	r0, [pc, #376]	; (8006ecc <_printf_i+0x244>)
 8006d52:	230a      	movs	r3, #10
 8006d54:	e019      	b.n	8006d8a <_printf_i+0x102>
 8006d56:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006d5a:	6805      	ldr	r5, [r0, #0]
 8006d5c:	600b      	str	r3, [r1, #0]
 8006d5e:	bf18      	it	ne
 8006d60:	b22d      	sxthne	r5, r5
 8006d62:	e7ef      	b.n	8006d44 <_printf_i+0xbc>
 8006d64:	680b      	ldr	r3, [r1, #0]
 8006d66:	6825      	ldr	r5, [r4, #0]
 8006d68:	1d18      	adds	r0, r3, #4
 8006d6a:	6008      	str	r0, [r1, #0]
 8006d6c:	0628      	lsls	r0, r5, #24
 8006d6e:	d501      	bpl.n	8006d74 <_printf_i+0xec>
 8006d70:	681d      	ldr	r5, [r3, #0]
 8006d72:	e002      	b.n	8006d7a <_printf_i+0xf2>
 8006d74:	0669      	lsls	r1, r5, #25
 8006d76:	d5fb      	bpl.n	8006d70 <_printf_i+0xe8>
 8006d78:	881d      	ldrh	r5, [r3, #0]
 8006d7a:	4854      	ldr	r0, [pc, #336]	; (8006ecc <_printf_i+0x244>)
 8006d7c:	2f6f      	cmp	r7, #111	; 0x6f
 8006d7e:	bf0c      	ite	eq
 8006d80:	2308      	moveq	r3, #8
 8006d82:	230a      	movne	r3, #10
 8006d84:	2100      	movs	r1, #0
 8006d86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d8a:	6866      	ldr	r6, [r4, #4]
 8006d8c:	60a6      	str	r6, [r4, #8]
 8006d8e:	2e00      	cmp	r6, #0
 8006d90:	bfa2      	ittt	ge
 8006d92:	6821      	ldrge	r1, [r4, #0]
 8006d94:	f021 0104 	bicge.w	r1, r1, #4
 8006d98:	6021      	strge	r1, [r4, #0]
 8006d9a:	b90d      	cbnz	r5, 8006da0 <_printf_i+0x118>
 8006d9c:	2e00      	cmp	r6, #0
 8006d9e:	d04d      	beq.n	8006e3c <_printf_i+0x1b4>
 8006da0:	4616      	mov	r6, r2
 8006da2:	fbb5 f1f3 	udiv	r1, r5, r3
 8006da6:	fb03 5711 	mls	r7, r3, r1, r5
 8006daa:	5dc7      	ldrb	r7, [r0, r7]
 8006dac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006db0:	462f      	mov	r7, r5
 8006db2:	42bb      	cmp	r3, r7
 8006db4:	460d      	mov	r5, r1
 8006db6:	d9f4      	bls.n	8006da2 <_printf_i+0x11a>
 8006db8:	2b08      	cmp	r3, #8
 8006dba:	d10b      	bne.n	8006dd4 <_printf_i+0x14c>
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	07df      	lsls	r7, r3, #31
 8006dc0:	d508      	bpl.n	8006dd4 <_printf_i+0x14c>
 8006dc2:	6923      	ldr	r3, [r4, #16]
 8006dc4:	6861      	ldr	r1, [r4, #4]
 8006dc6:	4299      	cmp	r1, r3
 8006dc8:	bfde      	ittt	le
 8006dca:	2330      	movle	r3, #48	; 0x30
 8006dcc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006dd0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006dd4:	1b92      	subs	r2, r2, r6
 8006dd6:	6122      	str	r2, [r4, #16]
 8006dd8:	f8cd a000 	str.w	sl, [sp]
 8006ddc:	464b      	mov	r3, r9
 8006dde:	aa03      	add	r2, sp, #12
 8006de0:	4621      	mov	r1, r4
 8006de2:	4640      	mov	r0, r8
 8006de4:	f7ff fee2 	bl	8006bac <_printf_common>
 8006de8:	3001      	adds	r0, #1
 8006dea:	d14c      	bne.n	8006e86 <_printf_i+0x1fe>
 8006dec:	f04f 30ff 	mov.w	r0, #4294967295
 8006df0:	b004      	add	sp, #16
 8006df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df6:	4835      	ldr	r0, [pc, #212]	; (8006ecc <_printf_i+0x244>)
 8006df8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	680e      	ldr	r6, [r1, #0]
 8006e00:	061f      	lsls	r7, r3, #24
 8006e02:	f856 5b04 	ldr.w	r5, [r6], #4
 8006e06:	600e      	str	r6, [r1, #0]
 8006e08:	d514      	bpl.n	8006e34 <_printf_i+0x1ac>
 8006e0a:	07d9      	lsls	r1, r3, #31
 8006e0c:	bf44      	itt	mi
 8006e0e:	f043 0320 	orrmi.w	r3, r3, #32
 8006e12:	6023      	strmi	r3, [r4, #0]
 8006e14:	b91d      	cbnz	r5, 8006e1e <_printf_i+0x196>
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	f023 0320 	bic.w	r3, r3, #32
 8006e1c:	6023      	str	r3, [r4, #0]
 8006e1e:	2310      	movs	r3, #16
 8006e20:	e7b0      	b.n	8006d84 <_printf_i+0xfc>
 8006e22:	6823      	ldr	r3, [r4, #0]
 8006e24:	f043 0320 	orr.w	r3, r3, #32
 8006e28:	6023      	str	r3, [r4, #0]
 8006e2a:	2378      	movs	r3, #120	; 0x78
 8006e2c:	4828      	ldr	r0, [pc, #160]	; (8006ed0 <_printf_i+0x248>)
 8006e2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e32:	e7e3      	b.n	8006dfc <_printf_i+0x174>
 8006e34:	065e      	lsls	r6, r3, #25
 8006e36:	bf48      	it	mi
 8006e38:	b2ad      	uxthmi	r5, r5
 8006e3a:	e7e6      	b.n	8006e0a <_printf_i+0x182>
 8006e3c:	4616      	mov	r6, r2
 8006e3e:	e7bb      	b.n	8006db8 <_printf_i+0x130>
 8006e40:	680b      	ldr	r3, [r1, #0]
 8006e42:	6826      	ldr	r6, [r4, #0]
 8006e44:	6960      	ldr	r0, [r4, #20]
 8006e46:	1d1d      	adds	r5, r3, #4
 8006e48:	600d      	str	r5, [r1, #0]
 8006e4a:	0635      	lsls	r5, r6, #24
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	d501      	bpl.n	8006e54 <_printf_i+0x1cc>
 8006e50:	6018      	str	r0, [r3, #0]
 8006e52:	e002      	b.n	8006e5a <_printf_i+0x1d2>
 8006e54:	0671      	lsls	r1, r6, #25
 8006e56:	d5fb      	bpl.n	8006e50 <_printf_i+0x1c8>
 8006e58:	8018      	strh	r0, [r3, #0]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	6123      	str	r3, [r4, #16]
 8006e5e:	4616      	mov	r6, r2
 8006e60:	e7ba      	b.n	8006dd8 <_printf_i+0x150>
 8006e62:	680b      	ldr	r3, [r1, #0]
 8006e64:	1d1a      	adds	r2, r3, #4
 8006e66:	600a      	str	r2, [r1, #0]
 8006e68:	681e      	ldr	r6, [r3, #0]
 8006e6a:	6862      	ldr	r2, [r4, #4]
 8006e6c:	2100      	movs	r1, #0
 8006e6e:	4630      	mov	r0, r6
 8006e70:	f7f9 f9d6 	bl	8000220 <memchr>
 8006e74:	b108      	cbz	r0, 8006e7a <_printf_i+0x1f2>
 8006e76:	1b80      	subs	r0, r0, r6
 8006e78:	6060      	str	r0, [r4, #4]
 8006e7a:	6863      	ldr	r3, [r4, #4]
 8006e7c:	6123      	str	r3, [r4, #16]
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e84:	e7a8      	b.n	8006dd8 <_printf_i+0x150>
 8006e86:	6923      	ldr	r3, [r4, #16]
 8006e88:	4632      	mov	r2, r6
 8006e8a:	4649      	mov	r1, r9
 8006e8c:	4640      	mov	r0, r8
 8006e8e:	47d0      	blx	sl
 8006e90:	3001      	adds	r0, #1
 8006e92:	d0ab      	beq.n	8006dec <_printf_i+0x164>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	079b      	lsls	r3, r3, #30
 8006e98:	d413      	bmi.n	8006ec2 <_printf_i+0x23a>
 8006e9a:	68e0      	ldr	r0, [r4, #12]
 8006e9c:	9b03      	ldr	r3, [sp, #12]
 8006e9e:	4298      	cmp	r0, r3
 8006ea0:	bfb8      	it	lt
 8006ea2:	4618      	movlt	r0, r3
 8006ea4:	e7a4      	b.n	8006df0 <_printf_i+0x168>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	4632      	mov	r2, r6
 8006eaa:	4649      	mov	r1, r9
 8006eac:	4640      	mov	r0, r8
 8006eae:	47d0      	blx	sl
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d09b      	beq.n	8006dec <_printf_i+0x164>
 8006eb4:	3501      	adds	r5, #1
 8006eb6:	68e3      	ldr	r3, [r4, #12]
 8006eb8:	9903      	ldr	r1, [sp, #12]
 8006eba:	1a5b      	subs	r3, r3, r1
 8006ebc:	42ab      	cmp	r3, r5
 8006ebe:	dcf2      	bgt.n	8006ea6 <_printf_i+0x21e>
 8006ec0:	e7eb      	b.n	8006e9a <_printf_i+0x212>
 8006ec2:	2500      	movs	r5, #0
 8006ec4:	f104 0619 	add.w	r6, r4, #25
 8006ec8:	e7f5      	b.n	8006eb6 <_printf_i+0x22e>
 8006eca:	bf00      	nop
 8006ecc:	08008461 	.word	0x08008461
 8006ed0:	08008472 	.word	0x08008472

08006ed4 <memcpy>:
 8006ed4:	440a      	add	r2, r1
 8006ed6:	4291      	cmp	r1, r2
 8006ed8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006edc:	d100      	bne.n	8006ee0 <memcpy+0xc>
 8006ede:	4770      	bx	lr
 8006ee0:	b510      	push	{r4, lr}
 8006ee2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ee6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006eea:	4291      	cmp	r1, r2
 8006eec:	d1f9      	bne.n	8006ee2 <memcpy+0xe>
 8006eee:	bd10      	pop	{r4, pc}

08006ef0 <memmove>:
 8006ef0:	4288      	cmp	r0, r1
 8006ef2:	b510      	push	{r4, lr}
 8006ef4:	eb01 0402 	add.w	r4, r1, r2
 8006ef8:	d902      	bls.n	8006f00 <memmove+0x10>
 8006efa:	4284      	cmp	r4, r0
 8006efc:	4623      	mov	r3, r4
 8006efe:	d807      	bhi.n	8006f10 <memmove+0x20>
 8006f00:	1e43      	subs	r3, r0, #1
 8006f02:	42a1      	cmp	r1, r4
 8006f04:	d008      	beq.n	8006f18 <memmove+0x28>
 8006f06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f0e:	e7f8      	b.n	8006f02 <memmove+0x12>
 8006f10:	4402      	add	r2, r0
 8006f12:	4601      	mov	r1, r0
 8006f14:	428a      	cmp	r2, r1
 8006f16:	d100      	bne.n	8006f1a <memmove+0x2a>
 8006f18:	bd10      	pop	{r4, pc}
 8006f1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f22:	e7f7      	b.n	8006f14 <memmove+0x24>

08006f24 <_free_r>:
 8006f24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f26:	2900      	cmp	r1, #0
 8006f28:	d048      	beq.n	8006fbc <_free_r+0x98>
 8006f2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f2e:	9001      	str	r0, [sp, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f1a1 0404 	sub.w	r4, r1, #4
 8006f36:	bfb8      	it	lt
 8006f38:	18e4      	addlt	r4, r4, r3
 8006f3a:	f000 f8d3 	bl	80070e4 <__malloc_lock>
 8006f3e:	4a20      	ldr	r2, [pc, #128]	; (8006fc0 <_free_r+0x9c>)
 8006f40:	9801      	ldr	r0, [sp, #4]
 8006f42:	6813      	ldr	r3, [r2, #0]
 8006f44:	4615      	mov	r5, r2
 8006f46:	b933      	cbnz	r3, 8006f56 <_free_r+0x32>
 8006f48:	6063      	str	r3, [r4, #4]
 8006f4a:	6014      	str	r4, [r2, #0]
 8006f4c:	b003      	add	sp, #12
 8006f4e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f52:	f000 b8cd 	b.w	80070f0 <__malloc_unlock>
 8006f56:	42a3      	cmp	r3, r4
 8006f58:	d90b      	bls.n	8006f72 <_free_r+0x4e>
 8006f5a:	6821      	ldr	r1, [r4, #0]
 8006f5c:	1862      	adds	r2, r4, r1
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	bf04      	itt	eq
 8006f62:	681a      	ldreq	r2, [r3, #0]
 8006f64:	685b      	ldreq	r3, [r3, #4]
 8006f66:	6063      	str	r3, [r4, #4]
 8006f68:	bf04      	itt	eq
 8006f6a:	1852      	addeq	r2, r2, r1
 8006f6c:	6022      	streq	r2, [r4, #0]
 8006f6e:	602c      	str	r4, [r5, #0]
 8006f70:	e7ec      	b.n	8006f4c <_free_r+0x28>
 8006f72:	461a      	mov	r2, r3
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	b10b      	cbz	r3, 8006f7c <_free_r+0x58>
 8006f78:	42a3      	cmp	r3, r4
 8006f7a:	d9fa      	bls.n	8006f72 <_free_r+0x4e>
 8006f7c:	6811      	ldr	r1, [r2, #0]
 8006f7e:	1855      	adds	r5, r2, r1
 8006f80:	42a5      	cmp	r5, r4
 8006f82:	d10b      	bne.n	8006f9c <_free_r+0x78>
 8006f84:	6824      	ldr	r4, [r4, #0]
 8006f86:	4421      	add	r1, r4
 8006f88:	1854      	adds	r4, r2, r1
 8006f8a:	42a3      	cmp	r3, r4
 8006f8c:	6011      	str	r1, [r2, #0]
 8006f8e:	d1dd      	bne.n	8006f4c <_free_r+0x28>
 8006f90:	681c      	ldr	r4, [r3, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	6053      	str	r3, [r2, #4]
 8006f96:	4421      	add	r1, r4
 8006f98:	6011      	str	r1, [r2, #0]
 8006f9a:	e7d7      	b.n	8006f4c <_free_r+0x28>
 8006f9c:	d902      	bls.n	8006fa4 <_free_r+0x80>
 8006f9e:	230c      	movs	r3, #12
 8006fa0:	6003      	str	r3, [r0, #0]
 8006fa2:	e7d3      	b.n	8006f4c <_free_r+0x28>
 8006fa4:	6825      	ldr	r5, [r4, #0]
 8006fa6:	1961      	adds	r1, r4, r5
 8006fa8:	428b      	cmp	r3, r1
 8006faa:	bf04      	itt	eq
 8006fac:	6819      	ldreq	r1, [r3, #0]
 8006fae:	685b      	ldreq	r3, [r3, #4]
 8006fb0:	6063      	str	r3, [r4, #4]
 8006fb2:	bf04      	itt	eq
 8006fb4:	1949      	addeq	r1, r1, r5
 8006fb6:	6021      	streq	r1, [r4, #0]
 8006fb8:	6054      	str	r4, [r2, #4]
 8006fba:	e7c7      	b.n	8006f4c <_free_r+0x28>
 8006fbc:	b003      	add	sp, #12
 8006fbe:	bd30      	pop	{r4, r5, pc}
 8006fc0:	2000081c 	.word	0x2000081c

08006fc4 <_malloc_r>:
 8006fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fc6:	1ccd      	adds	r5, r1, #3
 8006fc8:	f025 0503 	bic.w	r5, r5, #3
 8006fcc:	3508      	adds	r5, #8
 8006fce:	2d0c      	cmp	r5, #12
 8006fd0:	bf38      	it	cc
 8006fd2:	250c      	movcc	r5, #12
 8006fd4:	2d00      	cmp	r5, #0
 8006fd6:	4606      	mov	r6, r0
 8006fd8:	db01      	blt.n	8006fde <_malloc_r+0x1a>
 8006fda:	42a9      	cmp	r1, r5
 8006fdc:	d903      	bls.n	8006fe6 <_malloc_r+0x22>
 8006fde:	230c      	movs	r3, #12
 8006fe0:	6033      	str	r3, [r6, #0]
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fe6:	f000 f87d 	bl	80070e4 <__malloc_lock>
 8006fea:	4921      	ldr	r1, [pc, #132]	; (8007070 <_malloc_r+0xac>)
 8006fec:	680a      	ldr	r2, [r1, #0]
 8006fee:	4614      	mov	r4, r2
 8006ff0:	b99c      	cbnz	r4, 800701a <_malloc_r+0x56>
 8006ff2:	4f20      	ldr	r7, [pc, #128]	; (8007074 <_malloc_r+0xb0>)
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	b923      	cbnz	r3, 8007002 <_malloc_r+0x3e>
 8006ff8:	4621      	mov	r1, r4
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	f000 f862 	bl	80070c4 <_sbrk_r>
 8007000:	6038      	str	r0, [r7, #0]
 8007002:	4629      	mov	r1, r5
 8007004:	4630      	mov	r0, r6
 8007006:	f000 f85d 	bl	80070c4 <_sbrk_r>
 800700a:	1c43      	adds	r3, r0, #1
 800700c:	d123      	bne.n	8007056 <_malloc_r+0x92>
 800700e:	230c      	movs	r3, #12
 8007010:	6033      	str	r3, [r6, #0]
 8007012:	4630      	mov	r0, r6
 8007014:	f000 f86c 	bl	80070f0 <__malloc_unlock>
 8007018:	e7e3      	b.n	8006fe2 <_malloc_r+0x1e>
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	1b5b      	subs	r3, r3, r5
 800701e:	d417      	bmi.n	8007050 <_malloc_r+0x8c>
 8007020:	2b0b      	cmp	r3, #11
 8007022:	d903      	bls.n	800702c <_malloc_r+0x68>
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	441c      	add	r4, r3
 8007028:	6025      	str	r5, [r4, #0]
 800702a:	e004      	b.n	8007036 <_malloc_r+0x72>
 800702c:	6863      	ldr	r3, [r4, #4]
 800702e:	42a2      	cmp	r2, r4
 8007030:	bf0c      	ite	eq
 8007032:	600b      	streq	r3, [r1, #0]
 8007034:	6053      	strne	r3, [r2, #4]
 8007036:	4630      	mov	r0, r6
 8007038:	f000 f85a 	bl	80070f0 <__malloc_unlock>
 800703c:	f104 000b 	add.w	r0, r4, #11
 8007040:	1d23      	adds	r3, r4, #4
 8007042:	f020 0007 	bic.w	r0, r0, #7
 8007046:	1ac2      	subs	r2, r0, r3
 8007048:	d0cc      	beq.n	8006fe4 <_malloc_r+0x20>
 800704a:	1a1b      	subs	r3, r3, r0
 800704c:	50a3      	str	r3, [r4, r2]
 800704e:	e7c9      	b.n	8006fe4 <_malloc_r+0x20>
 8007050:	4622      	mov	r2, r4
 8007052:	6864      	ldr	r4, [r4, #4]
 8007054:	e7cc      	b.n	8006ff0 <_malloc_r+0x2c>
 8007056:	1cc4      	adds	r4, r0, #3
 8007058:	f024 0403 	bic.w	r4, r4, #3
 800705c:	42a0      	cmp	r0, r4
 800705e:	d0e3      	beq.n	8007028 <_malloc_r+0x64>
 8007060:	1a21      	subs	r1, r4, r0
 8007062:	4630      	mov	r0, r6
 8007064:	f000 f82e 	bl	80070c4 <_sbrk_r>
 8007068:	3001      	adds	r0, #1
 800706a:	d1dd      	bne.n	8007028 <_malloc_r+0x64>
 800706c:	e7cf      	b.n	800700e <_malloc_r+0x4a>
 800706e:	bf00      	nop
 8007070:	2000081c 	.word	0x2000081c
 8007074:	20000820 	.word	0x20000820

08007078 <_realloc_r>:
 8007078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800707a:	4607      	mov	r7, r0
 800707c:	4614      	mov	r4, r2
 800707e:	460e      	mov	r6, r1
 8007080:	b921      	cbnz	r1, 800708c <_realloc_r+0x14>
 8007082:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007086:	4611      	mov	r1, r2
 8007088:	f7ff bf9c 	b.w	8006fc4 <_malloc_r>
 800708c:	b922      	cbnz	r2, 8007098 <_realloc_r+0x20>
 800708e:	f7ff ff49 	bl	8006f24 <_free_r>
 8007092:	4625      	mov	r5, r4
 8007094:	4628      	mov	r0, r5
 8007096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007098:	f000 f830 	bl	80070fc <_malloc_usable_size_r>
 800709c:	42a0      	cmp	r0, r4
 800709e:	d20f      	bcs.n	80070c0 <_realloc_r+0x48>
 80070a0:	4621      	mov	r1, r4
 80070a2:	4638      	mov	r0, r7
 80070a4:	f7ff ff8e 	bl	8006fc4 <_malloc_r>
 80070a8:	4605      	mov	r5, r0
 80070aa:	2800      	cmp	r0, #0
 80070ac:	d0f2      	beq.n	8007094 <_realloc_r+0x1c>
 80070ae:	4631      	mov	r1, r6
 80070b0:	4622      	mov	r2, r4
 80070b2:	f7ff ff0f 	bl	8006ed4 <memcpy>
 80070b6:	4631      	mov	r1, r6
 80070b8:	4638      	mov	r0, r7
 80070ba:	f7ff ff33 	bl	8006f24 <_free_r>
 80070be:	e7e9      	b.n	8007094 <_realloc_r+0x1c>
 80070c0:	4635      	mov	r5, r6
 80070c2:	e7e7      	b.n	8007094 <_realloc_r+0x1c>

080070c4 <_sbrk_r>:
 80070c4:	b538      	push	{r3, r4, r5, lr}
 80070c6:	4d06      	ldr	r5, [pc, #24]	; (80070e0 <_sbrk_r+0x1c>)
 80070c8:	2300      	movs	r3, #0
 80070ca:	4604      	mov	r4, r0
 80070cc:	4608      	mov	r0, r1
 80070ce:	602b      	str	r3, [r5, #0]
 80070d0:	f7fa ffb0 	bl	8002034 <_sbrk>
 80070d4:	1c43      	adds	r3, r0, #1
 80070d6:	d102      	bne.n	80070de <_sbrk_r+0x1a>
 80070d8:	682b      	ldr	r3, [r5, #0]
 80070da:	b103      	cbz	r3, 80070de <_sbrk_r+0x1a>
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	bd38      	pop	{r3, r4, r5, pc}
 80070e0:	20011c6c 	.word	0x20011c6c

080070e4 <__malloc_lock>:
 80070e4:	4801      	ldr	r0, [pc, #4]	; (80070ec <__malloc_lock+0x8>)
 80070e6:	f000 b811 	b.w	800710c <__retarget_lock_acquire_recursive>
 80070ea:	bf00      	nop
 80070ec:	20011c74 	.word	0x20011c74

080070f0 <__malloc_unlock>:
 80070f0:	4801      	ldr	r0, [pc, #4]	; (80070f8 <__malloc_unlock+0x8>)
 80070f2:	f000 b80c 	b.w	800710e <__retarget_lock_release_recursive>
 80070f6:	bf00      	nop
 80070f8:	20011c74 	.word	0x20011c74

080070fc <_malloc_usable_size_r>:
 80070fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007100:	1f18      	subs	r0, r3, #4
 8007102:	2b00      	cmp	r3, #0
 8007104:	bfbc      	itt	lt
 8007106:	580b      	ldrlt	r3, [r1, r0]
 8007108:	18c0      	addlt	r0, r0, r3
 800710a:	4770      	bx	lr

0800710c <__retarget_lock_acquire_recursive>:
 800710c:	4770      	bx	lr

0800710e <__retarget_lock_release_recursive>:
 800710e:	4770      	bx	lr

08007110 <cosf>:
 8007110:	ee10 3a10 	vmov	r3, s0
 8007114:	b507      	push	{r0, r1, r2, lr}
 8007116:	4a1c      	ldr	r2, [pc, #112]	; (8007188 <cosf+0x78>)
 8007118:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800711c:	4293      	cmp	r3, r2
 800711e:	dc04      	bgt.n	800712a <cosf+0x1a>
 8007120:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800718c <cosf+0x7c>
 8007124:	f000 fd0e 	bl	8007b44 <__kernel_cosf>
 8007128:	e004      	b.n	8007134 <cosf+0x24>
 800712a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800712e:	db04      	blt.n	800713a <cosf+0x2a>
 8007130:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007134:	b003      	add	sp, #12
 8007136:	f85d fb04 	ldr.w	pc, [sp], #4
 800713a:	4668      	mov	r0, sp
 800713c:	f000 fbc2 	bl	80078c4 <__ieee754_rem_pio2f>
 8007140:	f000 0003 	and.w	r0, r0, #3
 8007144:	2801      	cmp	r0, #1
 8007146:	d007      	beq.n	8007158 <cosf+0x48>
 8007148:	2802      	cmp	r0, #2
 800714a:	d00e      	beq.n	800716a <cosf+0x5a>
 800714c:	b9a0      	cbnz	r0, 8007178 <cosf+0x68>
 800714e:	eddd 0a01 	vldr	s1, [sp, #4]
 8007152:	ed9d 0a00 	vldr	s0, [sp]
 8007156:	e7e5      	b.n	8007124 <cosf+0x14>
 8007158:	eddd 0a01 	vldr	s1, [sp, #4]
 800715c:	ed9d 0a00 	vldr	s0, [sp]
 8007160:	f000 ffda 	bl	8008118 <__kernel_sinf>
 8007164:	eeb1 0a40 	vneg.f32	s0, s0
 8007168:	e7e4      	b.n	8007134 <cosf+0x24>
 800716a:	eddd 0a01 	vldr	s1, [sp, #4]
 800716e:	ed9d 0a00 	vldr	s0, [sp]
 8007172:	f000 fce7 	bl	8007b44 <__kernel_cosf>
 8007176:	e7f5      	b.n	8007164 <cosf+0x54>
 8007178:	eddd 0a01 	vldr	s1, [sp, #4]
 800717c:	ed9d 0a00 	vldr	s0, [sp]
 8007180:	2001      	movs	r0, #1
 8007182:	f000 ffc9 	bl	8008118 <__kernel_sinf>
 8007186:	e7d5      	b.n	8007134 <cosf+0x24>
 8007188:	3f490fd8 	.word	0x3f490fd8
 800718c:	00000000 	.word	0x00000000

08007190 <sinf>:
 8007190:	ee10 3a10 	vmov	r3, s0
 8007194:	b507      	push	{r0, r1, r2, lr}
 8007196:	4a1d      	ldr	r2, [pc, #116]	; (800720c <sinf+0x7c>)
 8007198:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800719c:	4293      	cmp	r3, r2
 800719e:	dc05      	bgt.n	80071ac <sinf+0x1c>
 80071a0:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8007210 <sinf+0x80>
 80071a4:	2000      	movs	r0, #0
 80071a6:	f000 ffb7 	bl	8008118 <__kernel_sinf>
 80071aa:	e004      	b.n	80071b6 <sinf+0x26>
 80071ac:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80071b0:	db04      	blt.n	80071bc <sinf+0x2c>
 80071b2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80071b6:	b003      	add	sp, #12
 80071b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80071bc:	4668      	mov	r0, sp
 80071be:	f000 fb81 	bl	80078c4 <__ieee754_rem_pio2f>
 80071c2:	f000 0003 	and.w	r0, r0, #3
 80071c6:	2801      	cmp	r0, #1
 80071c8:	d008      	beq.n	80071dc <sinf+0x4c>
 80071ca:	2802      	cmp	r0, #2
 80071cc:	d00d      	beq.n	80071ea <sinf+0x5a>
 80071ce:	b9b0      	cbnz	r0, 80071fe <sinf+0x6e>
 80071d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80071d4:	ed9d 0a00 	vldr	s0, [sp]
 80071d8:	2001      	movs	r0, #1
 80071da:	e7e4      	b.n	80071a6 <sinf+0x16>
 80071dc:	eddd 0a01 	vldr	s1, [sp, #4]
 80071e0:	ed9d 0a00 	vldr	s0, [sp]
 80071e4:	f000 fcae 	bl	8007b44 <__kernel_cosf>
 80071e8:	e7e5      	b.n	80071b6 <sinf+0x26>
 80071ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80071ee:	ed9d 0a00 	vldr	s0, [sp]
 80071f2:	2001      	movs	r0, #1
 80071f4:	f000 ff90 	bl	8008118 <__kernel_sinf>
 80071f8:	eeb1 0a40 	vneg.f32	s0, s0
 80071fc:	e7db      	b.n	80071b6 <sinf+0x26>
 80071fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8007202:	ed9d 0a00 	vldr	s0, [sp]
 8007206:	f000 fc9d 	bl	8007b44 <__kernel_cosf>
 800720a:	e7f5      	b.n	80071f8 <sinf+0x68>
 800720c:	3f490fd8 	.word	0x3f490fd8
 8007210:	00000000 	.word	0x00000000

08007214 <powf>:
 8007214:	b508      	push	{r3, lr}
 8007216:	ed2d 8b04 	vpush	{d8-d9}
 800721a:	eeb0 9a40 	vmov.f32	s18, s0
 800721e:	eef0 8a60 	vmov.f32	s17, s1
 8007222:	f000 f88f 	bl	8007344 <__ieee754_powf>
 8007226:	4b43      	ldr	r3, [pc, #268]	; (8007334 <powf+0x120>)
 8007228:	f993 3000 	ldrsb.w	r3, [r3]
 800722c:	3301      	adds	r3, #1
 800722e:	eeb0 8a40 	vmov.f32	s16, s0
 8007232:	d012      	beq.n	800725a <powf+0x46>
 8007234:	eef4 8a68 	vcmp.f32	s17, s17
 8007238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800723c:	d60d      	bvs.n	800725a <powf+0x46>
 800723e:	eeb4 9a49 	vcmp.f32	s18, s18
 8007242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007246:	d70d      	bvc.n	8007264 <powf+0x50>
 8007248:	eef5 8a40 	vcmp.f32	s17, #0.0
 800724c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007250:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007254:	bf08      	it	eq
 8007256:	eeb0 8a67 	vmoveq.f32	s16, s15
 800725a:	eeb0 0a48 	vmov.f32	s0, s16
 800725e:	ecbd 8b04 	vpop	{d8-d9}
 8007262:	bd08      	pop	{r3, pc}
 8007264:	eddf 9a34 	vldr	s19, [pc, #208]	; 8007338 <powf+0x124>
 8007268:	eeb4 9a69 	vcmp.f32	s18, s19
 800726c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007270:	d116      	bne.n	80072a0 <powf+0x8c>
 8007272:	eef4 8a69 	vcmp.f32	s17, s19
 8007276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800727a:	d057      	beq.n	800732c <powf+0x118>
 800727c:	eeb0 0a68 	vmov.f32	s0, s17
 8007280:	f000 ff99 	bl	80081b6 <finitef>
 8007284:	2800      	cmp	r0, #0
 8007286:	d0e8      	beq.n	800725a <powf+0x46>
 8007288:	eef4 8ae9 	vcmpe.f32	s17, s19
 800728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007290:	d5e3      	bpl.n	800725a <powf+0x46>
 8007292:	f7ff fadd 	bl	8006850 <__errno>
 8007296:	2321      	movs	r3, #33	; 0x21
 8007298:	6003      	str	r3, [r0, #0]
 800729a:	ed9f 8a28 	vldr	s16, [pc, #160]	; 800733c <powf+0x128>
 800729e:	e7dc      	b.n	800725a <powf+0x46>
 80072a0:	f000 ff89 	bl	80081b6 <finitef>
 80072a4:	bb50      	cbnz	r0, 80072fc <powf+0xe8>
 80072a6:	eeb0 0a49 	vmov.f32	s0, s18
 80072aa:	f000 ff84 	bl	80081b6 <finitef>
 80072ae:	b328      	cbz	r0, 80072fc <powf+0xe8>
 80072b0:	eeb0 0a68 	vmov.f32	s0, s17
 80072b4:	f000 ff7f 	bl	80081b6 <finitef>
 80072b8:	b300      	cbz	r0, 80072fc <powf+0xe8>
 80072ba:	eeb4 8a48 	vcmp.f32	s16, s16
 80072be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072c2:	d706      	bvc.n	80072d2 <powf+0xbe>
 80072c4:	f7ff fac4 	bl	8006850 <__errno>
 80072c8:	2321      	movs	r3, #33	; 0x21
 80072ca:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 80072ce:	6003      	str	r3, [r0, #0]
 80072d0:	e7c3      	b.n	800725a <powf+0x46>
 80072d2:	f7ff fabd 	bl	8006850 <__errno>
 80072d6:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80072da:	2322      	movs	r3, #34	; 0x22
 80072dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072e0:	6003      	str	r3, [r0, #0]
 80072e2:	d508      	bpl.n	80072f6 <powf+0xe2>
 80072e4:	eeb0 0a68 	vmov.f32	s0, s17
 80072e8:	f000 ffba 	bl	8008260 <rintf>
 80072ec:	eeb4 0a68 	vcmp.f32	s0, s17
 80072f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072f4:	d1d1      	bne.n	800729a <powf+0x86>
 80072f6:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8007340 <powf+0x12c>
 80072fa:	e7ae      	b.n	800725a <powf+0x46>
 80072fc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007304:	d1a9      	bne.n	800725a <powf+0x46>
 8007306:	eeb0 0a49 	vmov.f32	s0, s18
 800730a:	f000 ff54 	bl	80081b6 <finitef>
 800730e:	2800      	cmp	r0, #0
 8007310:	d0a3      	beq.n	800725a <powf+0x46>
 8007312:	eeb0 0a68 	vmov.f32	s0, s17
 8007316:	f000 ff4e 	bl	80081b6 <finitef>
 800731a:	2800      	cmp	r0, #0
 800731c:	d09d      	beq.n	800725a <powf+0x46>
 800731e:	f7ff fa97 	bl	8006850 <__errno>
 8007322:	2322      	movs	r3, #34	; 0x22
 8007324:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8007338 <powf+0x124>
 8007328:	6003      	str	r3, [r0, #0]
 800732a:	e796      	b.n	800725a <powf+0x46>
 800732c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8007330:	e793      	b.n	800725a <powf+0x46>
 8007332:	bf00      	nop
 8007334:	2000007c 	.word	0x2000007c
 8007338:	00000000 	.word	0x00000000
 800733c:	ff800000 	.word	0xff800000
 8007340:	7f800000 	.word	0x7f800000

08007344 <__ieee754_powf>:
 8007344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007348:	ee10 5a90 	vmov	r5, s1
 800734c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8007350:	ed2d 8b02 	vpush	{d8}
 8007354:	eeb0 8a40 	vmov.f32	s16, s0
 8007358:	eef0 8a60 	vmov.f32	s17, s1
 800735c:	f000 8291 	beq.w	8007882 <__ieee754_powf+0x53e>
 8007360:	ee10 8a10 	vmov	r8, s0
 8007364:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8007368:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800736c:	dc06      	bgt.n	800737c <__ieee754_powf+0x38>
 800736e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8007372:	dd0a      	ble.n	800738a <__ieee754_powf+0x46>
 8007374:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8007378:	f000 8283 	beq.w	8007882 <__ieee754_powf+0x53e>
 800737c:	ecbd 8b02 	vpop	{d8}
 8007380:	48d8      	ldr	r0, [pc, #864]	; (80076e4 <__ieee754_powf+0x3a0>)
 8007382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007386:	f000 bf65 	b.w	8008254 <nanf>
 800738a:	f1b8 0f00 	cmp.w	r8, #0
 800738e:	da1f      	bge.n	80073d0 <__ieee754_powf+0x8c>
 8007390:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8007394:	da2e      	bge.n	80073f4 <__ieee754_powf+0xb0>
 8007396:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800739a:	f2c0 827b 	blt.w	8007894 <__ieee754_powf+0x550>
 800739e:	15fb      	asrs	r3, r7, #23
 80073a0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80073a4:	fa47 f603 	asr.w	r6, r7, r3
 80073a8:	fa06 f303 	lsl.w	r3, r6, r3
 80073ac:	42bb      	cmp	r3, r7
 80073ae:	f040 8271 	bne.w	8007894 <__ieee754_powf+0x550>
 80073b2:	f006 0601 	and.w	r6, r6, #1
 80073b6:	f1c6 0602 	rsb	r6, r6, #2
 80073ba:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80073be:	d120      	bne.n	8007402 <__ieee754_powf+0xbe>
 80073c0:	2d00      	cmp	r5, #0
 80073c2:	f280 8264 	bge.w	800788e <__ieee754_powf+0x54a>
 80073c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80073ca:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80073ce:	e00d      	b.n	80073ec <__ieee754_powf+0xa8>
 80073d0:	2600      	movs	r6, #0
 80073d2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80073d6:	d1f0      	bne.n	80073ba <__ieee754_powf+0x76>
 80073d8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80073dc:	f000 8251 	beq.w	8007882 <__ieee754_powf+0x53e>
 80073e0:	dd0a      	ble.n	80073f8 <__ieee754_powf+0xb4>
 80073e2:	2d00      	cmp	r5, #0
 80073e4:	f280 8250 	bge.w	8007888 <__ieee754_powf+0x544>
 80073e8:	ed9f 0abf 	vldr	s0, [pc, #764]	; 80076e8 <__ieee754_powf+0x3a4>
 80073ec:	ecbd 8b02 	vpop	{d8}
 80073f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073f4:	2602      	movs	r6, #2
 80073f6:	e7ec      	b.n	80073d2 <__ieee754_powf+0x8e>
 80073f8:	2d00      	cmp	r5, #0
 80073fa:	daf5      	bge.n	80073e8 <__ieee754_powf+0xa4>
 80073fc:	eeb1 0a68 	vneg.f32	s0, s17
 8007400:	e7f4      	b.n	80073ec <__ieee754_powf+0xa8>
 8007402:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8007406:	d102      	bne.n	800740e <__ieee754_powf+0xca>
 8007408:	ee28 0a08 	vmul.f32	s0, s16, s16
 800740c:	e7ee      	b.n	80073ec <__ieee754_powf+0xa8>
 800740e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8007412:	eeb0 0a48 	vmov.f32	s0, s16
 8007416:	d108      	bne.n	800742a <__ieee754_powf+0xe6>
 8007418:	f1b8 0f00 	cmp.w	r8, #0
 800741c:	db05      	blt.n	800742a <__ieee754_powf+0xe6>
 800741e:	ecbd 8b02 	vpop	{d8}
 8007422:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007426:	f000 bb89 	b.w	8007b3c <__ieee754_sqrtf>
 800742a:	f000 febd 	bl	80081a8 <fabsf>
 800742e:	b124      	cbz	r4, 800743a <__ieee754_powf+0xf6>
 8007430:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8007434:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007438:	d117      	bne.n	800746a <__ieee754_powf+0x126>
 800743a:	2d00      	cmp	r5, #0
 800743c:	bfbc      	itt	lt
 800743e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8007442:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007446:	f1b8 0f00 	cmp.w	r8, #0
 800744a:	dacf      	bge.n	80073ec <__ieee754_powf+0xa8>
 800744c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8007450:	ea54 0306 	orrs.w	r3, r4, r6
 8007454:	d104      	bne.n	8007460 <__ieee754_powf+0x11c>
 8007456:	ee70 7a40 	vsub.f32	s15, s0, s0
 800745a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800745e:	e7c5      	b.n	80073ec <__ieee754_powf+0xa8>
 8007460:	2e01      	cmp	r6, #1
 8007462:	d1c3      	bne.n	80073ec <__ieee754_powf+0xa8>
 8007464:	eeb1 0a40 	vneg.f32	s0, s0
 8007468:	e7c0      	b.n	80073ec <__ieee754_powf+0xa8>
 800746a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800746e:	3801      	subs	r0, #1
 8007470:	ea56 0300 	orrs.w	r3, r6, r0
 8007474:	d104      	bne.n	8007480 <__ieee754_powf+0x13c>
 8007476:	ee38 8a48 	vsub.f32	s16, s16, s16
 800747a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800747e:	e7b5      	b.n	80073ec <__ieee754_powf+0xa8>
 8007480:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8007484:	dd6b      	ble.n	800755e <__ieee754_powf+0x21a>
 8007486:	4b99      	ldr	r3, [pc, #612]	; (80076ec <__ieee754_powf+0x3a8>)
 8007488:	429c      	cmp	r4, r3
 800748a:	dc06      	bgt.n	800749a <__ieee754_powf+0x156>
 800748c:	2d00      	cmp	r5, #0
 800748e:	daab      	bge.n	80073e8 <__ieee754_powf+0xa4>
 8007490:	ed9f 0a97 	vldr	s0, [pc, #604]	; 80076f0 <__ieee754_powf+0x3ac>
 8007494:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007498:	e7a8      	b.n	80073ec <__ieee754_powf+0xa8>
 800749a:	4b96      	ldr	r3, [pc, #600]	; (80076f4 <__ieee754_powf+0x3b0>)
 800749c:	429c      	cmp	r4, r3
 800749e:	dd02      	ble.n	80074a6 <__ieee754_powf+0x162>
 80074a0:	2d00      	cmp	r5, #0
 80074a2:	dcf5      	bgt.n	8007490 <__ieee754_powf+0x14c>
 80074a4:	e7a0      	b.n	80073e8 <__ieee754_powf+0xa4>
 80074a6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80074aa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80074ae:	eddf 6a92 	vldr	s13, [pc, #584]	; 80076f8 <__ieee754_powf+0x3b4>
 80074b2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80074b6:	eee0 6a67 	vfms.f32	s13, s0, s15
 80074ba:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80074be:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80074c2:	ee20 7a00 	vmul.f32	s14, s0, s0
 80074c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ca:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80076fc <__ieee754_powf+0x3b8>
 80074ce:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80074d2:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8007700 <__ieee754_powf+0x3bc>
 80074d6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80074da:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8007704 <__ieee754_powf+0x3c0>
 80074de:	eef0 6a67 	vmov.f32	s13, s15
 80074e2:	eee0 6a07 	vfma.f32	s13, s0, s14
 80074e6:	ee16 3a90 	vmov	r3, s13
 80074ea:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80074ee:	f023 030f 	bic.w	r3, r3, #15
 80074f2:	ee00 3a90 	vmov	s1, r3
 80074f6:	eee0 0a47 	vfms.f32	s1, s0, s14
 80074fa:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80074fe:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8007502:	f025 050f 	bic.w	r5, r5, #15
 8007506:	ee07 5a10 	vmov	s14, r5
 800750a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800750e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8007512:	ee07 3a90 	vmov	s15, r3
 8007516:	eee7 0a27 	vfma.f32	s1, s14, s15
 800751a:	3e01      	subs	r6, #1
 800751c:	ea56 0200 	orrs.w	r2, r6, r0
 8007520:	ee07 5a10 	vmov	s14, r5
 8007524:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007528:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800752c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8007530:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8007534:	ee17 4a10 	vmov	r4, s14
 8007538:	bf08      	it	eq
 800753a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800753e:	2c00      	cmp	r4, #0
 8007540:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007544:	f340 8184 	ble.w	8007850 <__ieee754_powf+0x50c>
 8007548:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800754c:	f340 80fc 	ble.w	8007748 <__ieee754_powf+0x404>
 8007550:	eddf 7a67 	vldr	s15, [pc, #412]	; 80076f0 <__ieee754_powf+0x3ac>
 8007554:	ee28 0a27 	vmul.f32	s0, s16, s15
 8007558:	ee20 0a27 	vmul.f32	s0, s0, s15
 800755c:	e746      	b.n	80073ec <__ieee754_powf+0xa8>
 800755e:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8007562:	bf01      	itttt	eq
 8007564:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8007708 <__ieee754_powf+0x3c4>
 8007568:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800756c:	f06f 0217 	mvneq.w	r2, #23
 8007570:	ee17 4a90 	vmoveq	r4, s15
 8007574:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8007578:	bf18      	it	ne
 800757a:	2200      	movne	r2, #0
 800757c:	3b7f      	subs	r3, #127	; 0x7f
 800757e:	4413      	add	r3, r2
 8007580:	4a62      	ldr	r2, [pc, #392]	; (800770c <__ieee754_powf+0x3c8>)
 8007582:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8007586:	4294      	cmp	r4, r2
 8007588:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800758c:	dd06      	ble.n	800759c <__ieee754_powf+0x258>
 800758e:	4a60      	ldr	r2, [pc, #384]	; (8007710 <__ieee754_powf+0x3cc>)
 8007590:	4294      	cmp	r4, r2
 8007592:	f340 80a4 	ble.w	80076de <__ieee754_powf+0x39a>
 8007596:	3301      	adds	r3, #1
 8007598:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800759c:	2400      	movs	r4, #0
 800759e:	4a5d      	ldr	r2, [pc, #372]	; (8007714 <__ieee754_powf+0x3d0>)
 80075a0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80075a4:	ee07 1a90 	vmov	s15, r1
 80075a8:	ed92 7a00 	vldr	s14, [r2]
 80075ac:	4a5a      	ldr	r2, [pc, #360]	; (8007718 <__ieee754_powf+0x3d4>)
 80075ae:	ee37 6a27 	vadd.f32	s12, s14, s15
 80075b2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80075b6:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80075ba:	1049      	asrs	r1, r1, #1
 80075bc:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80075c0:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80075c4:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80075c8:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80075cc:	ee06 1a10 	vmov	s12, r1
 80075d0:	ee65 4a26 	vmul.f32	s9, s10, s13
 80075d4:	ee36 7a47 	vsub.f32	s14, s12, s14
 80075d8:	ee14 7a90 	vmov	r7, s9
 80075dc:	4017      	ands	r7, r2
 80075de:	ee05 7a90 	vmov	s11, r7
 80075e2:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80075e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80075ea:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800771c <__ieee754_powf+0x3d8>
 80075ee:	eea5 5ae7 	vfms.f32	s10, s11, s15
 80075f2:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80075f6:	ee25 6a26 	vmul.f32	s12, s10, s13
 80075fa:	eddf 6a49 	vldr	s13, [pc, #292]	; 8007720 <__ieee754_powf+0x3dc>
 80075fe:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007602:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007724 <__ieee754_powf+0x3e0>
 8007606:	eee7 6a27 	vfma.f32	s13, s14, s15
 800760a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80076f8 <__ieee754_powf+0x3b4>
 800760e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007612:	eddf 6a45 	vldr	s13, [pc, #276]	; 8007728 <__ieee754_powf+0x3e4>
 8007616:	eee7 6a27 	vfma.f32	s13, s14, s15
 800761a:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800772c <__ieee754_powf+0x3e8>
 800761e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007622:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8007626:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800762a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800762e:	eee5 6a07 	vfma.f32	s13, s10, s14
 8007632:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8007636:	eef0 7a45 	vmov.f32	s15, s10
 800763a:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800763e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007642:	ee17 1a90 	vmov	r1, s15
 8007646:	4011      	ands	r1, r2
 8007648:	ee07 1a90 	vmov	s15, r1
 800764c:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8007650:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8007654:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007658:	ee27 7a24 	vmul.f32	s14, s14, s9
 800765c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007660:	eeb0 6a47 	vmov.f32	s12, s14
 8007664:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8007668:	ee16 1a10 	vmov	r1, s12
 800766c:	4011      	ands	r1, r2
 800766e:	ee06 1a90 	vmov	s13, r1
 8007672:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8007676:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8007730 <__ieee754_powf+0x3ec>
 800767a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007734 <__ieee754_powf+0x3f0>
 800767e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007682:	ee06 1a10 	vmov	s12, r1
 8007686:	ee27 7a27 	vmul.f32	s14, s14, s15
 800768a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007738 <__ieee754_powf+0x3f4>
 800768e:	492b      	ldr	r1, [pc, #172]	; (800773c <__ieee754_powf+0x3f8>)
 8007690:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007694:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007698:	edd1 7a00 	vldr	s15, [r1]
 800769c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80076a0:	ee07 3a90 	vmov	s15, r3
 80076a4:	4b26      	ldr	r3, [pc, #152]	; (8007740 <__ieee754_powf+0x3fc>)
 80076a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80076aa:	eef0 7a47 	vmov.f32	s15, s14
 80076ae:	eee6 7a25 	vfma.f32	s15, s12, s11
 80076b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80076b6:	edd4 0a00 	vldr	s1, [r4]
 80076ba:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80076be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076c2:	ee17 3a90 	vmov	r3, s15
 80076c6:	4013      	ands	r3, r2
 80076c8:	ee07 3a90 	vmov	s15, r3
 80076cc:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80076d0:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80076d4:	eee6 6a65 	vfms.f32	s13, s12, s11
 80076d8:	ee77 7a66 	vsub.f32	s15, s14, s13
 80076dc:	e70f      	b.n	80074fe <__ieee754_powf+0x1ba>
 80076de:	2401      	movs	r4, #1
 80076e0:	e75d      	b.n	800759e <__ieee754_powf+0x25a>
 80076e2:	bf00      	nop
 80076e4:	08008455 	.word	0x08008455
 80076e8:	00000000 	.word	0x00000000
 80076ec:	3f7ffff7 	.word	0x3f7ffff7
 80076f0:	7149f2ca 	.word	0x7149f2ca
 80076f4:	3f800007 	.word	0x3f800007
 80076f8:	3eaaaaab 	.word	0x3eaaaaab
 80076fc:	3fb8aa3b 	.word	0x3fb8aa3b
 8007700:	36eca570 	.word	0x36eca570
 8007704:	3fb8aa00 	.word	0x3fb8aa00
 8007708:	4b800000 	.word	0x4b800000
 800770c:	001cc471 	.word	0x001cc471
 8007710:	005db3d6 	.word	0x005db3d6
 8007714:	08008484 	.word	0x08008484
 8007718:	fffff000 	.word	0xfffff000
 800771c:	3e6c3255 	.word	0x3e6c3255
 8007720:	3e53f142 	.word	0x3e53f142
 8007724:	3e8ba305 	.word	0x3e8ba305
 8007728:	3edb6db7 	.word	0x3edb6db7
 800772c:	3f19999a 	.word	0x3f19999a
 8007730:	3f76384f 	.word	0x3f76384f
 8007734:	3f763800 	.word	0x3f763800
 8007738:	369dc3a0 	.word	0x369dc3a0
 800773c:	08008494 	.word	0x08008494
 8007740:	0800848c 	.word	0x0800848c
 8007744:	3338aa3c 	.word	0x3338aa3c
 8007748:	f040 8092 	bne.w	8007870 <__ieee754_powf+0x52c>
 800774c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8007744 <__ieee754_powf+0x400>
 8007750:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007754:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8007758:	eef4 6ac7 	vcmpe.f32	s13, s14
 800775c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007760:	f73f aef6 	bgt.w	8007550 <__ieee754_powf+0x20c>
 8007764:	15db      	asrs	r3, r3, #23
 8007766:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800776a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800776e:	4103      	asrs	r3, r0
 8007770:	4423      	add	r3, r4
 8007772:	4949      	ldr	r1, [pc, #292]	; (8007898 <__ieee754_powf+0x554>)
 8007774:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007778:	3a7f      	subs	r2, #127	; 0x7f
 800777a:	4111      	asrs	r1, r2
 800777c:	ea23 0101 	bic.w	r1, r3, r1
 8007780:	ee07 1a10 	vmov	s14, r1
 8007784:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8007788:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800778c:	f1c2 0217 	rsb	r2, r2, #23
 8007790:	4110      	asrs	r0, r2
 8007792:	2c00      	cmp	r4, #0
 8007794:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007798:	bfb8      	it	lt
 800779a:	4240      	neglt	r0, r0
 800779c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80077a0:	eddf 6a3e 	vldr	s13, [pc, #248]	; 800789c <__ieee754_powf+0x558>
 80077a4:	ee17 3a10 	vmov	r3, s14
 80077a8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80077ac:	f023 030f 	bic.w	r3, r3, #15
 80077b0:	ee07 3a10 	vmov	s14, r3
 80077b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80077b8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80077bc:	eddf 7a38 	vldr	s15, [pc, #224]	; 80078a0 <__ieee754_powf+0x55c>
 80077c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077c4:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80077c8:	eddf 6a36 	vldr	s13, [pc, #216]	; 80078a4 <__ieee754_powf+0x560>
 80077cc:	eeb0 0a67 	vmov.f32	s0, s15
 80077d0:	eea7 0a26 	vfma.f32	s0, s14, s13
 80077d4:	eeb0 6a40 	vmov.f32	s12, s0
 80077d8:	eea7 6a66 	vfms.f32	s12, s14, s13
 80077dc:	ee20 7a00 	vmul.f32	s14, s0, s0
 80077e0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80077e4:	eddf 6a30 	vldr	s13, [pc, #192]	; 80078a8 <__ieee754_powf+0x564>
 80077e8:	ed9f 6a30 	vldr	s12, [pc, #192]	; 80078ac <__ieee754_powf+0x568>
 80077ec:	eea7 6a26 	vfma.f32	s12, s14, s13
 80077f0:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80078b0 <__ieee754_powf+0x56c>
 80077f4:	eee6 6a07 	vfma.f32	s13, s12, s14
 80077f8:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 80078b4 <__ieee754_powf+0x570>
 80077fc:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007800:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80078b8 <__ieee754_powf+0x574>
 8007804:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007808:	eeb0 6a40 	vmov.f32	s12, s0
 800780c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8007810:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007814:	eeb0 7a46 	vmov.f32	s14, s12
 8007818:	ee77 6a66 	vsub.f32	s13, s14, s13
 800781c:	ee20 6a06 	vmul.f32	s12, s0, s12
 8007820:	eee0 7a27 	vfma.f32	s15, s0, s15
 8007824:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007828:	ee77 7a67 	vsub.f32	s15, s14, s15
 800782c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007830:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007834:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007838:	ee10 3a10 	vmov	r3, s0
 800783c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007840:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007844:	da1a      	bge.n	800787c <__ieee754_powf+0x538>
 8007846:	f000 fd67 	bl	8008318 <scalbnf>
 800784a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800784e:	e5cd      	b.n	80073ec <__ieee754_powf+0xa8>
 8007850:	4a1a      	ldr	r2, [pc, #104]	; (80078bc <__ieee754_powf+0x578>)
 8007852:	4293      	cmp	r3, r2
 8007854:	dd02      	ble.n	800785c <__ieee754_powf+0x518>
 8007856:	eddf 7a1a 	vldr	s15, [pc, #104]	; 80078c0 <__ieee754_powf+0x57c>
 800785a:	e67b      	b.n	8007554 <__ieee754_powf+0x210>
 800785c:	d108      	bne.n	8007870 <__ieee754_powf+0x52c>
 800785e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007862:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8007866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800786a:	f6ff af7b 	blt.w	8007764 <__ieee754_powf+0x420>
 800786e:	e7f2      	b.n	8007856 <__ieee754_powf+0x512>
 8007870:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8007874:	f73f af76 	bgt.w	8007764 <__ieee754_powf+0x420>
 8007878:	2000      	movs	r0, #0
 800787a:	e78f      	b.n	800779c <__ieee754_powf+0x458>
 800787c:	ee00 3a10 	vmov	s0, r3
 8007880:	e7e3      	b.n	800784a <__ieee754_powf+0x506>
 8007882:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007886:	e5b1      	b.n	80073ec <__ieee754_powf+0xa8>
 8007888:	eeb0 0a68 	vmov.f32	s0, s17
 800788c:	e5ae      	b.n	80073ec <__ieee754_powf+0xa8>
 800788e:	eeb0 0a48 	vmov.f32	s0, s16
 8007892:	e5ab      	b.n	80073ec <__ieee754_powf+0xa8>
 8007894:	2600      	movs	r6, #0
 8007896:	e590      	b.n	80073ba <__ieee754_powf+0x76>
 8007898:	007fffff 	.word	0x007fffff
 800789c:	3f317218 	.word	0x3f317218
 80078a0:	35bfbe8c 	.word	0x35bfbe8c
 80078a4:	3f317200 	.word	0x3f317200
 80078a8:	3331bb4c 	.word	0x3331bb4c
 80078ac:	b5ddea0e 	.word	0xb5ddea0e
 80078b0:	388ab355 	.word	0x388ab355
 80078b4:	bb360b61 	.word	0xbb360b61
 80078b8:	3e2aaaab 	.word	0x3e2aaaab
 80078bc:	43160000 	.word	0x43160000
 80078c0:	0da24260 	.word	0x0da24260

080078c4 <__ieee754_rem_pio2f>:
 80078c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078c6:	ee10 6a10 	vmov	r6, s0
 80078ca:	4b8e      	ldr	r3, [pc, #568]	; (8007b04 <__ieee754_rem_pio2f+0x240>)
 80078cc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80078d0:	429d      	cmp	r5, r3
 80078d2:	b087      	sub	sp, #28
 80078d4:	eef0 7a40 	vmov.f32	s15, s0
 80078d8:	4604      	mov	r4, r0
 80078da:	dc05      	bgt.n	80078e8 <__ieee754_rem_pio2f+0x24>
 80078dc:	2300      	movs	r3, #0
 80078de:	ed80 0a00 	vstr	s0, [r0]
 80078e2:	6043      	str	r3, [r0, #4]
 80078e4:	2000      	movs	r0, #0
 80078e6:	e01a      	b.n	800791e <__ieee754_rem_pio2f+0x5a>
 80078e8:	4b87      	ldr	r3, [pc, #540]	; (8007b08 <__ieee754_rem_pio2f+0x244>)
 80078ea:	429d      	cmp	r5, r3
 80078ec:	dc46      	bgt.n	800797c <__ieee754_rem_pio2f+0xb8>
 80078ee:	2e00      	cmp	r6, #0
 80078f0:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8007b0c <__ieee754_rem_pio2f+0x248>
 80078f4:	4b86      	ldr	r3, [pc, #536]	; (8007b10 <__ieee754_rem_pio2f+0x24c>)
 80078f6:	f025 050f 	bic.w	r5, r5, #15
 80078fa:	dd1f      	ble.n	800793c <__ieee754_rem_pio2f+0x78>
 80078fc:	429d      	cmp	r5, r3
 80078fe:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007902:	d00e      	beq.n	8007922 <__ieee754_rem_pio2f+0x5e>
 8007904:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8007b14 <__ieee754_rem_pio2f+0x250>
 8007908:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800790c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007910:	ed80 0a00 	vstr	s0, [r0]
 8007914:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007918:	2001      	movs	r0, #1
 800791a:	edc4 7a01 	vstr	s15, [r4, #4]
 800791e:	b007      	add	sp, #28
 8007920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007922:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8007b18 <__ieee754_rem_pio2f+0x254>
 8007926:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8007b1c <__ieee754_rem_pio2f+0x258>
 800792a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800792e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8007932:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007936:	edc0 6a00 	vstr	s13, [r0]
 800793a:	e7eb      	b.n	8007914 <__ieee754_rem_pio2f+0x50>
 800793c:	429d      	cmp	r5, r3
 800793e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007942:	d00e      	beq.n	8007962 <__ieee754_rem_pio2f+0x9e>
 8007944:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8007b14 <__ieee754_rem_pio2f+0x250>
 8007948:	ee37 0a87 	vadd.f32	s0, s15, s14
 800794c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007950:	ed80 0a00 	vstr	s0, [r0]
 8007954:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007958:	f04f 30ff 	mov.w	r0, #4294967295
 800795c:	edc4 7a01 	vstr	s15, [r4, #4]
 8007960:	e7dd      	b.n	800791e <__ieee754_rem_pio2f+0x5a>
 8007962:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8007b18 <__ieee754_rem_pio2f+0x254>
 8007966:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8007b1c <__ieee754_rem_pio2f+0x258>
 800796a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800796e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007972:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007976:	edc0 6a00 	vstr	s13, [r0]
 800797a:	e7eb      	b.n	8007954 <__ieee754_rem_pio2f+0x90>
 800797c:	4b68      	ldr	r3, [pc, #416]	; (8007b20 <__ieee754_rem_pio2f+0x25c>)
 800797e:	429d      	cmp	r5, r3
 8007980:	dc72      	bgt.n	8007a68 <__ieee754_rem_pio2f+0x1a4>
 8007982:	f000 fc11 	bl	80081a8 <fabsf>
 8007986:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8007b24 <__ieee754_rem_pio2f+0x260>
 800798a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800798e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007992:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007996:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800799a:	ee17 0a90 	vmov	r0, s15
 800799e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8007b0c <__ieee754_rem_pio2f+0x248>
 80079a2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80079a6:	281f      	cmp	r0, #31
 80079a8:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8007b14 <__ieee754_rem_pio2f+0x250>
 80079ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079b0:	eeb1 6a47 	vneg.f32	s12, s14
 80079b4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80079b8:	ee16 2a90 	vmov	r2, s13
 80079bc:	dc1c      	bgt.n	80079f8 <__ieee754_rem_pio2f+0x134>
 80079be:	495a      	ldr	r1, [pc, #360]	; (8007b28 <__ieee754_rem_pio2f+0x264>)
 80079c0:	1e47      	subs	r7, r0, #1
 80079c2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80079c6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80079ca:	428b      	cmp	r3, r1
 80079cc:	d014      	beq.n	80079f8 <__ieee754_rem_pio2f+0x134>
 80079ce:	6022      	str	r2, [r4, #0]
 80079d0:	ed94 7a00 	vldr	s14, [r4]
 80079d4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80079d8:	2e00      	cmp	r6, #0
 80079da:	ee30 0a67 	vsub.f32	s0, s0, s15
 80079de:	ed84 0a01 	vstr	s0, [r4, #4]
 80079e2:	da9c      	bge.n	800791e <__ieee754_rem_pio2f+0x5a>
 80079e4:	eeb1 7a47 	vneg.f32	s14, s14
 80079e8:	eeb1 0a40 	vneg.f32	s0, s0
 80079ec:	ed84 7a00 	vstr	s14, [r4]
 80079f0:	ed84 0a01 	vstr	s0, [r4, #4]
 80079f4:	4240      	negs	r0, r0
 80079f6:	e792      	b.n	800791e <__ieee754_rem_pio2f+0x5a>
 80079f8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80079fc:	15eb      	asrs	r3, r5, #23
 80079fe:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8007a02:	2d08      	cmp	r5, #8
 8007a04:	dde3      	ble.n	80079ce <__ieee754_rem_pio2f+0x10a>
 8007a06:	eddf 7a44 	vldr	s15, [pc, #272]	; 8007b18 <__ieee754_rem_pio2f+0x254>
 8007a0a:	eef0 6a40 	vmov.f32	s13, s0
 8007a0e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8007a12:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007a16:	eea6 0a27 	vfma.f32	s0, s12, s15
 8007a1a:	eddf 7a40 	vldr	s15, [pc, #256]	; 8007b1c <__ieee754_rem_pio2f+0x258>
 8007a1e:	ee97 0a27 	vfnms.f32	s0, s14, s15
 8007a22:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8007a26:	eef0 7a40 	vmov.f32	s15, s0
 8007a2a:	ee15 2a90 	vmov	r2, s11
 8007a2e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007a32:	1a5b      	subs	r3, r3, r1
 8007a34:	2b19      	cmp	r3, #25
 8007a36:	dc04      	bgt.n	8007a42 <__ieee754_rem_pio2f+0x17e>
 8007a38:	edc4 5a00 	vstr	s11, [r4]
 8007a3c:	eeb0 0a66 	vmov.f32	s0, s13
 8007a40:	e7c6      	b.n	80079d0 <__ieee754_rem_pio2f+0x10c>
 8007a42:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8007b2c <__ieee754_rem_pio2f+0x268>
 8007a46:	eeb0 0a66 	vmov.f32	s0, s13
 8007a4a:	eea6 0a25 	vfma.f32	s0, s12, s11
 8007a4e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8007a52:	eddf 6a37 	vldr	s13, [pc, #220]	; 8007b30 <__ieee754_rem_pio2f+0x26c>
 8007a56:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007a5a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8007a5e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007a62:	ed84 7a00 	vstr	s14, [r4]
 8007a66:	e7b3      	b.n	80079d0 <__ieee754_rem_pio2f+0x10c>
 8007a68:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8007a6c:	db06      	blt.n	8007a7c <__ieee754_rem_pio2f+0x1b8>
 8007a6e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007a72:	edc0 7a01 	vstr	s15, [r0, #4]
 8007a76:	edc0 7a00 	vstr	s15, [r0]
 8007a7a:	e733      	b.n	80078e4 <__ieee754_rem_pio2f+0x20>
 8007a7c:	15ea      	asrs	r2, r5, #23
 8007a7e:	3a86      	subs	r2, #134	; 0x86
 8007a80:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8007a84:	ee07 3a90 	vmov	s15, r3
 8007a88:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8007a8c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8007b34 <__ieee754_rem_pio2f+0x270>
 8007a90:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007a94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a98:	ed8d 7a03 	vstr	s14, [sp, #12]
 8007a9c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007aa0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8007aa4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007aa8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007aac:	ed8d 7a04 	vstr	s14, [sp, #16]
 8007ab0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007ab4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007abc:	edcd 7a05 	vstr	s15, [sp, #20]
 8007ac0:	d11e      	bne.n	8007b00 <__ieee754_rem_pio2f+0x23c>
 8007ac2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8007ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aca:	bf14      	ite	ne
 8007acc:	2302      	movne	r3, #2
 8007ace:	2301      	moveq	r3, #1
 8007ad0:	4919      	ldr	r1, [pc, #100]	; (8007b38 <__ieee754_rem_pio2f+0x274>)
 8007ad2:	9101      	str	r1, [sp, #4]
 8007ad4:	2102      	movs	r1, #2
 8007ad6:	9100      	str	r1, [sp, #0]
 8007ad8:	a803      	add	r0, sp, #12
 8007ada:	4621      	mov	r1, r4
 8007adc:	f000 f892 	bl	8007c04 <__kernel_rem_pio2f>
 8007ae0:	2e00      	cmp	r6, #0
 8007ae2:	f6bf af1c 	bge.w	800791e <__ieee754_rem_pio2f+0x5a>
 8007ae6:	edd4 7a00 	vldr	s15, [r4]
 8007aea:	eef1 7a67 	vneg.f32	s15, s15
 8007aee:	edc4 7a00 	vstr	s15, [r4]
 8007af2:	edd4 7a01 	vldr	s15, [r4, #4]
 8007af6:	eef1 7a67 	vneg.f32	s15, s15
 8007afa:	edc4 7a01 	vstr	s15, [r4, #4]
 8007afe:	e779      	b.n	80079f4 <__ieee754_rem_pio2f+0x130>
 8007b00:	2303      	movs	r3, #3
 8007b02:	e7e5      	b.n	8007ad0 <__ieee754_rem_pio2f+0x20c>
 8007b04:	3f490fd8 	.word	0x3f490fd8
 8007b08:	4016cbe3 	.word	0x4016cbe3
 8007b0c:	3fc90f80 	.word	0x3fc90f80
 8007b10:	3fc90fd0 	.word	0x3fc90fd0
 8007b14:	37354443 	.word	0x37354443
 8007b18:	37354400 	.word	0x37354400
 8007b1c:	2e85a308 	.word	0x2e85a308
 8007b20:	43490f80 	.word	0x43490f80
 8007b24:	3f22f984 	.word	0x3f22f984
 8007b28:	0800849c 	.word	0x0800849c
 8007b2c:	2e85a300 	.word	0x2e85a300
 8007b30:	248d3132 	.word	0x248d3132
 8007b34:	43800000 	.word	0x43800000
 8007b38:	0800851c 	.word	0x0800851c

08007b3c <__ieee754_sqrtf>:
 8007b3c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007b40:	4770      	bx	lr
	...

08007b44 <__kernel_cosf>:
 8007b44:	ee10 3a10 	vmov	r3, s0
 8007b48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b4c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007b50:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8007b54:	da05      	bge.n	8007b62 <__kernel_cosf+0x1e>
 8007b56:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007b5a:	ee17 2a90 	vmov	r2, s15
 8007b5e:	2a00      	cmp	r2, #0
 8007b60:	d03d      	beq.n	8007bde <__kernel_cosf+0x9a>
 8007b62:	ee60 5a00 	vmul.f32	s11, s0, s0
 8007b66:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007be4 <__kernel_cosf+0xa0>
 8007b6a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007be8 <__kernel_cosf+0xa4>
 8007b6e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8007bec <__kernel_cosf+0xa8>
 8007b72:	4a1f      	ldr	r2, [pc, #124]	; (8007bf0 <__kernel_cosf+0xac>)
 8007b74:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8007bf4 <__kernel_cosf+0xb0>
 8007b7e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8007b82:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8007bf8 <__kernel_cosf+0xb4>
 8007b86:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8007b8a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8007bfc <__kernel_cosf+0xb8>
 8007b8e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8007b92:	eeb0 7a66 	vmov.f32	s14, s13
 8007b96:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8007b9a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8007b9e:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8007ba2:	ee67 6a25 	vmul.f32	s13, s14, s11
 8007ba6:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8007baa:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007bae:	dc04      	bgt.n	8007bba <__kernel_cosf+0x76>
 8007bb0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8007bb4:	ee36 0a47 	vsub.f32	s0, s12, s14
 8007bb8:	4770      	bx	lr
 8007bba:	4a11      	ldr	r2, [pc, #68]	; (8007c00 <__kernel_cosf+0xbc>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	bfda      	itte	le
 8007bc0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8007bc4:	ee06 3a90 	vmovle	s13, r3
 8007bc8:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8007bcc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007bd0:	ee36 0a66 	vsub.f32	s0, s12, s13
 8007bd4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bd8:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007bdc:	4770      	bx	lr
 8007bde:	eeb0 0a46 	vmov.f32	s0, s12
 8007be2:	4770      	bx	lr
 8007be4:	ad47d74e 	.word	0xad47d74e
 8007be8:	310f74f6 	.word	0x310f74f6
 8007bec:	3d2aaaab 	.word	0x3d2aaaab
 8007bf0:	3e999999 	.word	0x3e999999
 8007bf4:	b493f27c 	.word	0xb493f27c
 8007bf8:	37d00d01 	.word	0x37d00d01
 8007bfc:	bab60b61 	.word	0xbab60b61
 8007c00:	3f480000 	.word	0x3f480000

08007c04 <__kernel_rem_pio2f>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	ed2d 8b04 	vpush	{d8-d9}
 8007c0c:	b0d7      	sub	sp, #348	; 0x15c
 8007c0e:	4616      	mov	r6, r2
 8007c10:	4698      	mov	r8, r3
 8007c12:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8007c14:	4bbb      	ldr	r3, [pc, #748]	; (8007f04 <__kernel_rem_pio2f+0x300>)
 8007c16:	9001      	str	r0, [sp, #4]
 8007c18:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 8007c1c:	1d33      	adds	r3, r6, #4
 8007c1e:	460d      	mov	r5, r1
 8007c20:	f108 39ff 	add.w	r9, r8, #4294967295
 8007c24:	db29      	blt.n	8007c7a <__kernel_rem_pio2f+0x76>
 8007c26:	1ef1      	subs	r1, r6, #3
 8007c28:	bf48      	it	mi
 8007c2a:	1d31      	addmi	r1, r6, #4
 8007c2c:	10c9      	asrs	r1, r1, #3
 8007c2e:	1c4c      	adds	r4, r1, #1
 8007c30:	00e3      	lsls	r3, r4, #3
 8007c32:	9302      	str	r3, [sp, #8]
 8007c34:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8007c36:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8007f14 <__kernel_rem_pio2f+0x310>
 8007c3a:	eba1 0009 	sub.w	r0, r1, r9
 8007c3e:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 8007c42:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8007c46:	eb07 0c09 	add.w	ip, r7, r9
 8007c4a:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8007c4e:	2300      	movs	r3, #0
 8007c50:	4563      	cmp	r3, ip
 8007c52:	dd14      	ble.n	8007c7e <__kernel_rem_pio2f+0x7a>
 8007c54:	ab1a      	add	r3, sp, #104	; 0x68
 8007c56:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8007c5a:	46cc      	mov	ip, r9
 8007c5c:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 8007c60:	f1c8 0b01 	rsb	fp, r8, #1
 8007c64:	eb0b 020c 	add.w	r2, fp, ip
 8007c68:	4297      	cmp	r7, r2
 8007c6a:	db27      	blt.n	8007cbc <__kernel_rem_pio2f+0xb8>
 8007c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007c70:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8007f14 <__kernel_rem_pio2f+0x310>
 8007c74:	4618      	mov	r0, r3
 8007c76:	2200      	movs	r2, #0
 8007c78:	e016      	b.n	8007ca8 <__kernel_rem_pio2f+0xa4>
 8007c7a:	2100      	movs	r1, #0
 8007c7c:	e7d7      	b.n	8007c2e <__kernel_rem_pio2f+0x2a>
 8007c7e:	42d8      	cmn	r0, r3
 8007c80:	bf5d      	ittte	pl
 8007c82:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 8007c86:	ee07 2a90 	vmovpl	s15, r2
 8007c8a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007c8e:	eef0 7a47 	vmovmi.f32	s15, s14
 8007c92:	ecea 7a01 	vstmia	sl!, {s15}
 8007c96:	3301      	adds	r3, #1
 8007c98:	e7da      	b.n	8007c50 <__kernel_rem_pio2f+0x4c>
 8007c9a:	ecfe 6a01 	vldmia	lr!, {s13}
 8007c9e:	ed90 7a00 	vldr	s14, [r0]
 8007ca2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007ca6:	3201      	adds	r2, #1
 8007ca8:	454a      	cmp	r2, r9
 8007caa:	f1a0 0004 	sub.w	r0, r0, #4
 8007cae:	ddf4      	ble.n	8007c9a <__kernel_rem_pio2f+0x96>
 8007cb0:	ecea 7a01 	vstmia	sl!, {s15}
 8007cb4:	3304      	adds	r3, #4
 8007cb6:	f10c 0c01 	add.w	ip, ip, #1
 8007cba:	e7d3      	b.n	8007c64 <__kernel_rem_pio2f+0x60>
 8007cbc:	ab06      	add	r3, sp, #24
 8007cbe:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8007cc2:	9304      	str	r3, [sp, #16]
 8007cc4:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8007cc6:	eddf 8a92 	vldr	s17, [pc, #584]	; 8007f10 <__kernel_rem_pio2f+0x30c>
 8007cca:	ed9f 9a90 	vldr	s18, [pc, #576]	; 8007f0c <__kernel_rem_pio2f+0x308>
 8007cce:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007cd2:	9303      	str	r3, [sp, #12]
 8007cd4:	46ba      	mov	sl, r7
 8007cd6:	ab56      	add	r3, sp, #344	; 0x158
 8007cd8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007cdc:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8007ce0:	ab06      	add	r3, sp, #24
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	4652      	mov	r2, sl
 8007ce6:	2a00      	cmp	r2, #0
 8007ce8:	dc51      	bgt.n	8007d8e <__kernel_rem_pio2f+0x18a>
 8007cea:	4620      	mov	r0, r4
 8007cec:	9305      	str	r3, [sp, #20]
 8007cee:	f000 fb13 	bl	8008318 <scalbnf>
 8007cf2:	eeb0 8a40 	vmov.f32	s16, s0
 8007cf6:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8007cfa:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007cfe:	f000 fa67 	bl	80081d0 <floorf>
 8007d02:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8007d06:	eea0 8a67 	vfms.f32	s16, s0, s15
 8007d0a:	2c00      	cmp	r4, #0
 8007d0c:	9b05      	ldr	r3, [sp, #20]
 8007d0e:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8007d12:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8007d16:	edcd 7a00 	vstr	s15, [sp]
 8007d1a:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007d1e:	dd4b      	ble.n	8007db8 <__kernel_rem_pio2f+0x1b4>
 8007d20:	f10a 3cff 	add.w	ip, sl, #4294967295
 8007d24:	aa06      	add	r2, sp, #24
 8007d26:	f1c4 0e08 	rsb	lr, r4, #8
 8007d2a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8007d2e:	ee17 1a90 	vmov	r1, s15
 8007d32:	fa42 f00e 	asr.w	r0, r2, lr
 8007d36:	4401      	add	r1, r0
 8007d38:	9100      	str	r1, [sp, #0]
 8007d3a:	fa00 f00e 	lsl.w	r0, r0, lr
 8007d3e:	a906      	add	r1, sp, #24
 8007d40:	1a12      	subs	r2, r2, r0
 8007d42:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8007d46:	f1c4 0007 	rsb	r0, r4, #7
 8007d4a:	fa42 fb00 	asr.w	fp, r2, r0
 8007d4e:	f1bb 0f00 	cmp.w	fp, #0
 8007d52:	dd43      	ble.n	8007ddc <__kernel_rem_pio2f+0x1d8>
 8007d54:	9a00      	ldr	r2, [sp, #0]
 8007d56:	f04f 0e00 	mov.w	lr, #0
 8007d5a:	3201      	adds	r2, #1
 8007d5c:	9200      	str	r2, [sp, #0]
 8007d5e:	4670      	mov	r0, lr
 8007d60:	45f2      	cmp	sl, lr
 8007d62:	dc6c      	bgt.n	8007e3e <__kernel_rem_pio2f+0x23a>
 8007d64:	2c00      	cmp	r4, #0
 8007d66:	dd04      	ble.n	8007d72 <__kernel_rem_pio2f+0x16e>
 8007d68:	2c01      	cmp	r4, #1
 8007d6a:	d079      	beq.n	8007e60 <__kernel_rem_pio2f+0x25c>
 8007d6c:	2c02      	cmp	r4, #2
 8007d6e:	f000 8082 	beq.w	8007e76 <__kernel_rem_pio2f+0x272>
 8007d72:	f1bb 0f02 	cmp.w	fp, #2
 8007d76:	d131      	bne.n	8007ddc <__kernel_rem_pio2f+0x1d8>
 8007d78:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007d7c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8007d80:	b360      	cbz	r0, 8007ddc <__kernel_rem_pio2f+0x1d8>
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fac8 	bl	8008318 <scalbnf>
 8007d88:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007d8c:	e026      	b.n	8007ddc <__kernel_rem_pio2f+0x1d8>
 8007d8e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8007d92:	3a01      	subs	r2, #1
 8007d94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007d98:	a942      	add	r1, sp, #264	; 0x108
 8007d9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d9e:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8007da2:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8007da6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007daa:	eca0 0a01 	vstmia	r0!, {s0}
 8007dae:	ed9c 0a00 	vldr	s0, [ip]
 8007db2:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007db6:	e796      	b.n	8007ce6 <__kernel_rem_pio2f+0xe2>
 8007db8:	d107      	bne.n	8007dca <__kernel_rem_pio2f+0x1c6>
 8007dba:	f10a 32ff 	add.w	r2, sl, #4294967295
 8007dbe:	a906      	add	r1, sp, #24
 8007dc0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007dc4:	ea4f 2b22 	mov.w	fp, r2, asr #8
 8007dc8:	e7c1      	b.n	8007d4e <__kernel_rem_pio2f+0x14a>
 8007dca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007dce:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dd6:	da2f      	bge.n	8007e38 <__kernel_rem_pio2f+0x234>
 8007dd8:	f04f 0b00 	mov.w	fp, #0
 8007ddc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007de4:	f040 8098 	bne.w	8007f18 <__kernel_rem_pio2f+0x314>
 8007de8:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007dec:	469c      	mov	ip, r3
 8007dee:	2200      	movs	r2, #0
 8007df0:	45bc      	cmp	ip, r7
 8007df2:	da48      	bge.n	8007e86 <__kernel_rem_pio2f+0x282>
 8007df4:	2a00      	cmp	r2, #0
 8007df6:	d05f      	beq.n	8007eb8 <__kernel_rem_pio2f+0x2b4>
 8007df8:	aa06      	add	r2, sp, #24
 8007dfa:	3c08      	subs	r4, #8
 8007dfc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007e00:	2900      	cmp	r1, #0
 8007e02:	d07d      	beq.n	8007f00 <__kernel_rem_pio2f+0x2fc>
 8007e04:	4620      	mov	r0, r4
 8007e06:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007e0a:	9301      	str	r3, [sp, #4]
 8007e0c:	f000 fa84 	bl	8008318 <scalbnf>
 8007e10:	9b01      	ldr	r3, [sp, #4]
 8007e12:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8007f10 <__kernel_rem_pio2f+0x30c>
 8007e16:	4619      	mov	r1, r3
 8007e18:	2900      	cmp	r1, #0
 8007e1a:	f280 80af 	bge.w	8007f7c <__kernel_rem_pio2f+0x378>
 8007e1e:	4618      	mov	r0, r3
 8007e20:	2400      	movs	r4, #0
 8007e22:	2800      	cmp	r0, #0
 8007e24:	f2c0 80d0 	blt.w	8007fc8 <__kernel_rem_pio2f+0x3c4>
 8007e28:	a942      	add	r1, sp, #264	; 0x108
 8007e2a:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 8007e2e:	4a36      	ldr	r2, [pc, #216]	; (8007f08 <__kernel_rem_pio2f+0x304>)
 8007e30:	eddf 7a38 	vldr	s15, [pc, #224]	; 8007f14 <__kernel_rem_pio2f+0x310>
 8007e34:	2100      	movs	r1, #0
 8007e36:	e0bb      	b.n	8007fb0 <__kernel_rem_pio2f+0x3ac>
 8007e38:	f04f 0b02 	mov.w	fp, #2
 8007e3c:	e78a      	b.n	8007d54 <__kernel_rem_pio2f+0x150>
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	b948      	cbnz	r0, 8007e56 <__kernel_rem_pio2f+0x252>
 8007e42:	b11a      	cbz	r2, 8007e4c <__kernel_rem_pio2f+0x248>
 8007e44:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f10e 0e01 	add.w	lr, lr, #1
 8007e50:	3304      	adds	r3, #4
 8007e52:	4610      	mov	r0, r2
 8007e54:	e784      	b.n	8007d60 <__kernel_rem_pio2f+0x15c>
 8007e56:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8007e5a:	601a      	str	r2, [r3, #0]
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	e7f5      	b.n	8007e4c <__kernel_rem_pio2f+0x248>
 8007e60:	f10a 3cff 	add.w	ip, sl, #4294967295
 8007e64:	ab06      	add	r3, sp, #24
 8007e66:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007e6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e6e:	aa06      	add	r2, sp, #24
 8007e70:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 8007e74:	e77d      	b.n	8007d72 <__kernel_rem_pio2f+0x16e>
 8007e76:	f10a 3cff 	add.w	ip, sl, #4294967295
 8007e7a:	ab06      	add	r3, sp, #24
 8007e7c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007e80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e84:	e7f3      	b.n	8007e6e <__kernel_rem_pio2f+0x26a>
 8007e86:	a906      	add	r1, sp, #24
 8007e88:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8007e8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007e90:	4302      	orrs	r2, r0
 8007e92:	e7ad      	b.n	8007df0 <__kernel_rem_pio2f+0x1ec>
 8007e94:	3001      	adds	r0, #1
 8007e96:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007e9a:	2a00      	cmp	r2, #0
 8007e9c:	d0fa      	beq.n	8007e94 <__kernel_rem_pio2f+0x290>
 8007e9e:	a91a      	add	r1, sp, #104	; 0x68
 8007ea0:	eb0a 0208 	add.w	r2, sl, r8
 8007ea4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007ea8:	f10a 0301 	add.w	r3, sl, #1
 8007eac:	eb0a 0100 	add.w	r1, sl, r0
 8007eb0:	4299      	cmp	r1, r3
 8007eb2:	da04      	bge.n	8007ebe <__kernel_rem_pio2f+0x2ba>
 8007eb4:	468a      	mov	sl, r1
 8007eb6:	e70e      	b.n	8007cd6 <__kernel_rem_pio2f+0xd2>
 8007eb8:	9b04      	ldr	r3, [sp, #16]
 8007eba:	2001      	movs	r0, #1
 8007ebc:	e7eb      	b.n	8007e96 <__kernel_rem_pio2f+0x292>
 8007ebe:	9803      	ldr	r0, [sp, #12]
 8007ec0:	f8dd c004 	ldr.w	ip, [sp, #4]
 8007ec4:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8007ec8:	9000      	str	r0, [sp, #0]
 8007eca:	ee07 0a90 	vmov	s15, r0
 8007ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	ece2 7a01 	vstmia	r2!, {s15}
 8007ed8:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8007f14 <__kernel_rem_pio2f+0x310>
 8007edc:	4696      	mov	lr, r2
 8007ede:	4548      	cmp	r0, r9
 8007ee0:	dd06      	ble.n	8007ef0 <__kernel_rem_pio2f+0x2ec>
 8007ee2:	a842      	add	r0, sp, #264	; 0x108
 8007ee4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007ee8:	edc0 7a00 	vstr	s15, [r0]
 8007eec:	3301      	adds	r3, #1
 8007eee:	e7df      	b.n	8007eb0 <__kernel_rem_pio2f+0x2ac>
 8007ef0:	ecfc 6a01 	vldmia	ip!, {s13}
 8007ef4:	ed3e 7a01 	vldmdb	lr!, {s14}
 8007ef8:	3001      	adds	r0, #1
 8007efa:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007efe:	e7ee      	b.n	8007ede <__kernel_rem_pio2f+0x2da>
 8007f00:	3b01      	subs	r3, #1
 8007f02:	e779      	b.n	8007df8 <__kernel_rem_pio2f+0x1f4>
 8007f04:	08008860 	.word	0x08008860
 8007f08:	08008834 	.word	0x08008834
 8007f0c:	43800000 	.word	0x43800000
 8007f10:	3b800000 	.word	0x3b800000
 8007f14:	00000000 	.word	0x00000000
 8007f18:	9b02      	ldr	r3, [sp, #8]
 8007f1a:	eeb0 0a48 	vmov.f32	s0, s16
 8007f1e:	1b98      	subs	r0, r3, r6
 8007f20:	f000 f9fa 	bl	8008318 <scalbnf>
 8007f24:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8007f0c <__kernel_rem_pio2f+0x308>
 8007f28:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f30:	db1b      	blt.n	8007f6a <__kernel_rem_pio2f+0x366>
 8007f32:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8007f10 <__kernel_rem_pio2f+0x30c>
 8007f36:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007f3a:	aa06      	add	r2, sp, #24
 8007f3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f40:	a906      	add	r1, sp, #24
 8007f42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f46:	3408      	adds	r4, #8
 8007f48:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007f4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f50:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007f54:	ee10 3a10 	vmov	r3, s0
 8007f58:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8007f5c:	ee17 2a90 	vmov	r2, s15
 8007f60:	f10a 0301 	add.w	r3, sl, #1
 8007f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007f68:	e74c      	b.n	8007e04 <__kernel_rem_pio2f+0x200>
 8007f6a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007f6e:	aa06      	add	r2, sp, #24
 8007f70:	ee10 3a10 	vmov	r3, s0
 8007f74:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8007f78:	4653      	mov	r3, sl
 8007f7a:	e743      	b.n	8007e04 <__kernel_rem_pio2f+0x200>
 8007f7c:	aa42      	add	r2, sp, #264	; 0x108
 8007f7e:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8007f82:	aa06      	add	r2, sp, #24
 8007f84:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8007f88:	9201      	str	r2, [sp, #4]
 8007f8a:	ee07 2a90 	vmov	s15, r2
 8007f8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f92:	3901      	subs	r1, #1
 8007f94:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007f98:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007f9c:	edc0 7a00 	vstr	s15, [r0]
 8007fa0:	e73a      	b.n	8007e18 <__kernel_rem_pio2f+0x214>
 8007fa2:	ecf2 6a01 	vldmia	r2!, {s13}
 8007fa6:	ecb6 7a01 	vldmia	r6!, {s14}
 8007faa:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007fae:	3101      	adds	r1, #1
 8007fb0:	42b9      	cmp	r1, r7
 8007fb2:	dc01      	bgt.n	8007fb8 <__kernel_rem_pio2f+0x3b4>
 8007fb4:	428c      	cmp	r4, r1
 8007fb6:	daf4      	bge.n	8007fa2 <__kernel_rem_pio2f+0x39e>
 8007fb8:	aa56      	add	r2, sp, #344	; 0x158
 8007fba:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8007fbe:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8007fc2:	3801      	subs	r0, #1
 8007fc4:	3401      	adds	r4, #1
 8007fc6:	e72c      	b.n	8007e22 <__kernel_rem_pio2f+0x21e>
 8007fc8:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8007fca:	2a02      	cmp	r2, #2
 8007fcc:	dc0a      	bgt.n	8007fe4 <__kernel_rem_pio2f+0x3e0>
 8007fce:	2a00      	cmp	r2, #0
 8007fd0:	dc61      	bgt.n	8008096 <__kernel_rem_pio2f+0x492>
 8007fd2:	d03c      	beq.n	800804e <__kernel_rem_pio2f+0x44a>
 8007fd4:	9b00      	ldr	r3, [sp, #0]
 8007fd6:	f003 0007 	and.w	r0, r3, #7
 8007fda:	b057      	add	sp, #348	; 0x15c
 8007fdc:	ecbd 8b04 	vpop	{d8-d9}
 8007fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fe4:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8007fe6:	2a03      	cmp	r2, #3
 8007fe8:	d1f4      	bne.n	8007fd4 <__kernel_rem_pio2f+0x3d0>
 8007fea:	aa2e      	add	r2, sp, #184	; 0xb8
 8007fec:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8007ff0:	4608      	mov	r0, r1
 8007ff2:	461c      	mov	r4, r3
 8007ff4:	2c00      	cmp	r4, #0
 8007ff6:	f1a0 0004 	sub.w	r0, r0, #4
 8007ffa:	dc59      	bgt.n	80080b0 <__kernel_rem_pio2f+0x4ac>
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	2801      	cmp	r0, #1
 8008000:	f1a1 0104 	sub.w	r1, r1, #4
 8008004:	dc64      	bgt.n	80080d0 <__kernel_rem_pio2f+0x4cc>
 8008006:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 8007f14 <__kernel_rem_pio2f+0x310>
 800800a:	2b01      	cmp	r3, #1
 800800c:	dc70      	bgt.n	80080f0 <__kernel_rem_pio2f+0x4ec>
 800800e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8008012:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8008016:	f1bb 0f00 	cmp.w	fp, #0
 800801a:	d172      	bne.n	8008102 <__kernel_rem_pio2f+0x4fe>
 800801c:	edc5 6a00 	vstr	s13, [r5]
 8008020:	ed85 7a01 	vstr	s14, [r5, #4]
 8008024:	edc5 7a02 	vstr	s15, [r5, #8]
 8008028:	e7d4      	b.n	8007fd4 <__kernel_rem_pio2f+0x3d0>
 800802a:	aa2e      	add	r2, sp, #184	; 0xb8
 800802c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8008030:	ed91 7a00 	vldr	s14, [r1]
 8008034:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008038:	3b01      	subs	r3, #1
 800803a:	2b00      	cmp	r3, #0
 800803c:	daf5      	bge.n	800802a <__kernel_rem_pio2f+0x426>
 800803e:	f1bb 0f00 	cmp.w	fp, #0
 8008042:	d001      	beq.n	8008048 <__kernel_rem_pio2f+0x444>
 8008044:	eef1 7a67 	vneg.f32	s15, s15
 8008048:	edc5 7a00 	vstr	s15, [r5]
 800804c:	e7c2      	b.n	8007fd4 <__kernel_rem_pio2f+0x3d0>
 800804e:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8007f14 <__kernel_rem_pio2f+0x310>
 8008052:	e7f2      	b.n	800803a <__kernel_rem_pio2f+0x436>
 8008054:	aa2e      	add	r2, sp, #184	; 0xb8
 8008056:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800805a:	edd0 7a00 	vldr	s15, [r0]
 800805e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008062:	3901      	subs	r1, #1
 8008064:	2900      	cmp	r1, #0
 8008066:	daf5      	bge.n	8008054 <__kernel_rem_pio2f+0x450>
 8008068:	f1bb 0f00 	cmp.w	fp, #0
 800806c:	d017      	beq.n	800809e <__kernel_rem_pio2f+0x49a>
 800806e:	eef1 7a47 	vneg.f32	s15, s14
 8008072:	edc5 7a00 	vstr	s15, [r5]
 8008076:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800807a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800807e:	a82f      	add	r0, sp, #188	; 0xbc
 8008080:	2101      	movs	r1, #1
 8008082:	428b      	cmp	r3, r1
 8008084:	da0e      	bge.n	80080a4 <__kernel_rem_pio2f+0x4a0>
 8008086:	f1bb 0f00 	cmp.w	fp, #0
 800808a:	d001      	beq.n	8008090 <__kernel_rem_pio2f+0x48c>
 800808c:	eef1 7a67 	vneg.f32	s15, s15
 8008090:	edc5 7a01 	vstr	s15, [r5, #4]
 8008094:	e79e      	b.n	8007fd4 <__kernel_rem_pio2f+0x3d0>
 8008096:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 8007f14 <__kernel_rem_pio2f+0x310>
 800809a:	4619      	mov	r1, r3
 800809c:	e7e2      	b.n	8008064 <__kernel_rem_pio2f+0x460>
 800809e:	eef0 7a47 	vmov.f32	s15, s14
 80080a2:	e7e6      	b.n	8008072 <__kernel_rem_pio2f+0x46e>
 80080a4:	ecb0 7a01 	vldmia	r0!, {s14}
 80080a8:	3101      	adds	r1, #1
 80080aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80080ae:	e7e8      	b.n	8008082 <__kernel_rem_pio2f+0x47e>
 80080b0:	edd0 7a00 	vldr	s15, [r0]
 80080b4:	edd0 6a01 	vldr	s13, [r0, #4]
 80080b8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80080bc:	3c01      	subs	r4, #1
 80080be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80080c2:	ed80 7a00 	vstr	s14, [r0]
 80080c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080ca:	edc0 7a01 	vstr	s15, [r0, #4]
 80080ce:	e791      	b.n	8007ff4 <__kernel_rem_pio2f+0x3f0>
 80080d0:	edd1 7a00 	vldr	s15, [r1]
 80080d4:	edd1 6a01 	vldr	s13, [r1, #4]
 80080d8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80080dc:	3801      	subs	r0, #1
 80080de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80080e2:	ed81 7a00 	vstr	s14, [r1]
 80080e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080ea:	edc1 7a01 	vstr	s15, [r1, #4]
 80080ee:	e786      	b.n	8007ffe <__kernel_rem_pio2f+0x3fa>
 80080f0:	aa2e      	add	r2, sp, #184	; 0xb8
 80080f2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80080f6:	ed91 7a00 	vldr	s14, [r1]
 80080fa:	3b01      	subs	r3, #1
 80080fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008100:	e783      	b.n	800800a <__kernel_rem_pio2f+0x406>
 8008102:	eef1 6a66 	vneg.f32	s13, s13
 8008106:	eeb1 7a47 	vneg.f32	s14, s14
 800810a:	edc5 6a00 	vstr	s13, [r5]
 800810e:	ed85 7a01 	vstr	s14, [r5, #4]
 8008112:	eef1 7a67 	vneg.f32	s15, s15
 8008116:	e785      	b.n	8008024 <__kernel_rem_pio2f+0x420>

08008118 <__kernel_sinf>:
 8008118:	ee10 3a10 	vmov	r3, s0
 800811c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008120:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008124:	da04      	bge.n	8008130 <__kernel_sinf+0x18>
 8008126:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800812a:	ee17 3a90 	vmov	r3, s15
 800812e:	b35b      	cbz	r3, 8008188 <__kernel_sinf+0x70>
 8008130:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008134:	eddf 7a15 	vldr	s15, [pc, #84]	; 800818c <__kernel_sinf+0x74>
 8008138:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8008190 <__kernel_sinf+0x78>
 800813c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008140:	eddf 7a14 	vldr	s15, [pc, #80]	; 8008194 <__kernel_sinf+0x7c>
 8008144:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008148:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8008198 <__kernel_sinf+0x80>
 800814c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008150:	eddf 7a12 	vldr	s15, [pc, #72]	; 800819c <__kernel_sinf+0x84>
 8008154:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008158:	eee6 7a07 	vfma.f32	s15, s12, s14
 800815c:	b930      	cbnz	r0, 800816c <__kernel_sinf+0x54>
 800815e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80081a0 <__kernel_sinf+0x88>
 8008162:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008166:	eea6 0a26 	vfma.f32	s0, s12, s13
 800816a:	4770      	bx	lr
 800816c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008170:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8008174:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008178:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800817c:	eddf 7a09 	vldr	s15, [pc, #36]	; 80081a4 <__kernel_sinf+0x8c>
 8008180:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008184:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	2f2ec9d3 	.word	0x2f2ec9d3
 8008190:	b2d72f34 	.word	0xb2d72f34
 8008194:	3638ef1b 	.word	0x3638ef1b
 8008198:	b9500d01 	.word	0xb9500d01
 800819c:	3c088889 	.word	0x3c088889
 80081a0:	be2aaaab 	.word	0xbe2aaaab
 80081a4:	3e2aaaab 	.word	0x3e2aaaab

080081a8 <fabsf>:
 80081a8:	ee10 3a10 	vmov	r3, s0
 80081ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081b0:	ee00 3a10 	vmov	s0, r3
 80081b4:	4770      	bx	lr

080081b6 <finitef>:
 80081b6:	b082      	sub	sp, #8
 80081b8:	ed8d 0a01 	vstr	s0, [sp, #4]
 80081bc:	9801      	ldr	r0, [sp, #4]
 80081be:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80081c2:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80081c6:	bfac      	ite	ge
 80081c8:	2000      	movge	r0, #0
 80081ca:	2001      	movlt	r0, #1
 80081cc:	b002      	add	sp, #8
 80081ce:	4770      	bx	lr

080081d0 <floorf>:
 80081d0:	ee10 3a10 	vmov	r3, s0
 80081d4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80081d8:	3a7f      	subs	r2, #127	; 0x7f
 80081da:	2a16      	cmp	r2, #22
 80081dc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80081e0:	dc2a      	bgt.n	8008238 <floorf+0x68>
 80081e2:	2a00      	cmp	r2, #0
 80081e4:	da11      	bge.n	800820a <floorf+0x3a>
 80081e6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008248 <floorf+0x78>
 80081ea:	ee30 0a27 	vadd.f32	s0, s0, s15
 80081ee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80081f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081f6:	dd05      	ble.n	8008204 <floorf+0x34>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	da23      	bge.n	8008244 <floorf+0x74>
 80081fc:	4a13      	ldr	r2, [pc, #76]	; (800824c <floorf+0x7c>)
 80081fe:	2900      	cmp	r1, #0
 8008200:	bf18      	it	ne
 8008202:	4613      	movne	r3, r2
 8008204:	ee00 3a10 	vmov	s0, r3
 8008208:	4770      	bx	lr
 800820a:	4911      	ldr	r1, [pc, #68]	; (8008250 <floorf+0x80>)
 800820c:	4111      	asrs	r1, r2
 800820e:	420b      	tst	r3, r1
 8008210:	d0fa      	beq.n	8008208 <floorf+0x38>
 8008212:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008248 <floorf+0x78>
 8008216:	ee30 0a27 	vadd.f32	s0, s0, s15
 800821a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800821e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008222:	ddef      	ble.n	8008204 <floorf+0x34>
 8008224:	2b00      	cmp	r3, #0
 8008226:	bfbe      	ittt	lt
 8008228:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800822c:	fa40 f202 	asrlt.w	r2, r0, r2
 8008230:	189b      	addlt	r3, r3, r2
 8008232:	ea23 0301 	bic.w	r3, r3, r1
 8008236:	e7e5      	b.n	8008204 <floorf+0x34>
 8008238:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800823c:	d3e4      	bcc.n	8008208 <floorf+0x38>
 800823e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008242:	4770      	bx	lr
 8008244:	2300      	movs	r3, #0
 8008246:	e7dd      	b.n	8008204 <floorf+0x34>
 8008248:	7149f2ca 	.word	0x7149f2ca
 800824c:	bf800000 	.word	0xbf800000
 8008250:	007fffff 	.word	0x007fffff

08008254 <nanf>:
 8008254:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800825c <nanf+0x8>
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	7fc00000 	.word	0x7fc00000

08008260 <rintf>:
 8008260:	ee10 2a10 	vmov	r2, s0
 8008264:	b513      	push	{r0, r1, r4, lr}
 8008266:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800826a:	397f      	subs	r1, #127	; 0x7f
 800826c:	2916      	cmp	r1, #22
 800826e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8008272:	dc47      	bgt.n	8008304 <rintf+0xa4>
 8008274:	b32b      	cbz	r3, 80082c2 <rintf+0x62>
 8008276:	2900      	cmp	r1, #0
 8008278:	ee10 3a10 	vmov	r3, s0
 800827c:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8008280:	da21      	bge.n	80082c6 <rintf+0x66>
 8008282:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8008286:	425b      	negs	r3, r3
 8008288:	4921      	ldr	r1, [pc, #132]	; (8008310 <rintf+0xb0>)
 800828a:	0a5b      	lsrs	r3, r3, #9
 800828c:	0d12      	lsrs	r2, r2, #20
 800828e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008292:	0512      	lsls	r2, r2, #20
 8008294:	4313      	orrs	r3, r2
 8008296:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800829a:	ee07 3a90 	vmov	s15, r3
 800829e:	edd1 6a00 	vldr	s13, [r1]
 80082a2:	ee36 7aa7 	vadd.f32	s14, s13, s15
 80082a6:	ed8d 7a01 	vstr	s14, [sp, #4]
 80082aa:	eddd 7a01 	vldr	s15, [sp, #4]
 80082ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80082b2:	ee17 3a90 	vmov	r3, s15
 80082b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80082ba:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 80082be:	ee00 3a10 	vmov	s0, r3
 80082c2:	b002      	add	sp, #8
 80082c4:	bd10      	pop	{r4, pc}
 80082c6:	4a13      	ldr	r2, [pc, #76]	; (8008314 <rintf+0xb4>)
 80082c8:	410a      	asrs	r2, r1
 80082ca:	4213      	tst	r3, r2
 80082cc:	d0f9      	beq.n	80082c2 <rintf+0x62>
 80082ce:	0854      	lsrs	r4, r2, #1
 80082d0:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 80082d4:	d006      	beq.n	80082e4 <rintf+0x84>
 80082d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80082da:	ea23 0304 	bic.w	r3, r3, r4
 80082de:	fa42 f101 	asr.w	r1, r2, r1
 80082e2:	430b      	orrs	r3, r1
 80082e4:	4a0a      	ldr	r2, [pc, #40]	; (8008310 <rintf+0xb0>)
 80082e6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80082ea:	ed90 7a00 	vldr	s14, [r0]
 80082ee:	ee07 3a90 	vmov	s15, r3
 80082f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082f6:	edcd 7a01 	vstr	s15, [sp, #4]
 80082fa:	ed9d 0a01 	vldr	s0, [sp, #4]
 80082fe:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008302:	e7de      	b.n	80082c2 <rintf+0x62>
 8008304:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008308:	d3db      	bcc.n	80082c2 <rintf+0x62>
 800830a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800830e:	e7d8      	b.n	80082c2 <rintf+0x62>
 8008310:	0800886c 	.word	0x0800886c
 8008314:	007fffff 	.word	0x007fffff

08008318 <scalbnf>:
 8008318:	ee10 3a10 	vmov	r3, s0
 800831c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8008320:	d025      	beq.n	800836e <scalbnf+0x56>
 8008322:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008326:	d302      	bcc.n	800832e <scalbnf+0x16>
 8008328:	ee30 0a00 	vadd.f32	s0, s0, s0
 800832c:	4770      	bx	lr
 800832e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8008332:	d122      	bne.n	800837a <scalbnf+0x62>
 8008334:	4b2a      	ldr	r3, [pc, #168]	; (80083e0 <scalbnf+0xc8>)
 8008336:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80083e4 <scalbnf+0xcc>
 800833a:	4298      	cmp	r0, r3
 800833c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008340:	db16      	blt.n	8008370 <scalbnf+0x58>
 8008342:	ee10 3a10 	vmov	r3, s0
 8008346:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800834a:	3a19      	subs	r2, #25
 800834c:	4402      	add	r2, r0
 800834e:	2afe      	cmp	r2, #254	; 0xfe
 8008350:	dd15      	ble.n	800837e <scalbnf+0x66>
 8008352:	ee10 3a10 	vmov	r3, s0
 8008356:	eddf 7a24 	vldr	s15, [pc, #144]	; 80083e8 <scalbnf+0xd0>
 800835a:	eddf 6a24 	vldr	s13, [pc, #144]	; 80083ec <scalbnf+0xd4>
 800835e:	2b00      	cmp	r3, #0
 8008360:	eeb0 7a67 	vmov.f32	s14, s15
 8008364:	bfb8      	it	lt
 8008366:	eef0 7a66 	vmovlt.f32	s15, s13
 800836a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800836e:	4770      	bx	lr
 8008370:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80083f0 <scalbnf+0xd8>
 8008374:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008378:	4770      	bx	lr
 800837a:	0dd2      	lsrs	r2, r2, #23
 800837c:	e7e6      	b.n	800834c <scalbnf+0x34>
 800837e:	2a00      	cmp	r2, #0
 8008380:	dd06      	ble.n	8008390 <scalbnf+0x78>
 8008382:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008386:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800838a:	ee00 3a10 	vmov	s0, r3
 800838e:	4770      	bx	lr
 8008390:	f112 0f16 	cmn.w	r2, #22
 8008394:	da1a      	bge.n	80083cc <scalbnf+0xb4>
 8008396:	f24c 3350 	movw	r3, #50000	; 0xc350
 800839a:	4298      	cmp	r0, r3
 800839c:	ee10 3a10 	vmov	r3, s0
 80083a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083a4:	dd0a      	ble.n	80083bc <scalbnf+0xa4>
 80083a6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80083e8 <scalbnf+0xd0>
 80083aa:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80083ec <scalbnf+0xd4>
 80083ae:	eef0 7a40 	vmov.f32	s15, s0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	bf18      	it	ne
 80083b6:	eeb0 0a47 	vmovne.f32	s0, s14
 80083ba:	e7db      	b.n	8008374 <scalbnf+0x5c>
 80083bc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80083f0 <scalbnf+0xd8>
 80083c0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80083f4 <scalbnf+0xdc>
 80083c4:	eef0 7a40 	vmov.f32	s15, s0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	e7f3      	b.n	80083b4 <scalbnf+0x9c>
 80083cc:	3219      	adds	r2, #25
 80083ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80083d2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80083d6:	eddf 7a08 	vldr	s15, [pc, #32]	; 80083f8 <scalbnf+0xe0>
 80083da:	ee07 3a10 	vmov	s14, r3
 80083de:	e7c4      	b.n	800836a <scalbnf+0x52>
 80083e0:	ffff3cb0 	.word	0xffff3cb0
 80083e4:	4c000000 	.word	0x4c000000
 80083e8:	7149f2ca 	.word	0x7149f2ca
 80083ec:	f149f2ca 	.word	0xf149f2ca
 80083f0:	0da24260 	.word	0x0da24260
 80083f4:	8da24260 	.word	0x8da24260
 80083f8:	33000000 	.word	0x33000000

080083fc <_init>:
 80083fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083fe:	bf00      	nop
 8008400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008402:	bc08      	pop	{r3}
 8008404:	469e      	mov	lr, r3
 8008406:	4770      	bx	lr

08008408 <_fini>:
 8008408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800840a:	bf00      	nop
 800840c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800840e:	bc08      	pop	{r3}
 8008410:	469e      	mov	lr, r3
 8008412:	4770      	bx	lr
