
16. Printing statistics.

=== AND ===

   Number of wires:                 16
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     AND2_X4                         4
     BUF_X1                         15
     LOGIC0_X1                       1

   Chip area for module '\AND': 22.078000
     of which used for sequential elements: 0.000000 (0.00%)

=== EQ3 ===

   Number of wires:                 14
   Number of wire bits:             24
   Number of public wires:           4
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     AND3_X1                         1
     BUF_X1                         14
     XNOR2_X2                        3

   Chip area for module '\EQ3': 20.482000
     of which used for sequential elements: 0.000000 (0.00%)

=== NOT ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:           2
   Number of public wire bits:      11
   Number of ports:                  2
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     BUF_X1                         11
     INV_X1                          4
     LOGIC0_X1                       1

   Chip area for module '\NOT': 11.438000
     of which used for sequential elements: 0.000000 (0.00%)

=== OR ===

   Number of wires:                 16
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     BUF_X1                         15
     LOGIC0_X1                       1
     OR2_X4                          4

   Chip area for module '\OR': 22.078000
     of which used for sequential elements: 0.000000 (0.00%)

=== XOR ===

   Number of wires:                 16
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     BUF_X1                         15
     LOGIC0_X1                       1
     XOR2_X1                         4

   Chip area for module '\XOR': 18.886000
     of which used for sequential elements: 0.000000 (0.00%)

=== add ===

   Number of wires:                 19
   Number of wire bits:             31
   Number of public wires:          11
   Number of public wire bits:      23
   Number of ports:                  3
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     BUF_X1                         12
     LOGIC0_X1                       1
     NOR3_X1                         1
     XOR2_X1                         1
     add1                            4

   Area for cell type \add1 is unknown!

   Chip area for module '\add': 12.768000
     of which used for sequential elements: 0.000000 (0.00%)

=== add1 ===

   Number of wires:                 13
   Number of wire bits:             13
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     BUF_X1                          5
     NAND2_X1                        3
     XOR2_X1                         1
     XOR2_X2                         1

   Chip area for module '\add1': 10.374000
     of which used for sequential elements: 0.000000 (0.00%)

=== compare ===

   Number of wires:                 26
   Number of wire bits:             36
   Number of public wires:           4
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     AND2_X1                         1
     AND2_X4                         1
     AND4_X2                         1
     AOI21_X4                        1
     BUF_X1                         14
     INV_X1                          3
     INV_X32                         2
     NAND2_X1                        1
     NOR2_X1                         4
     OAI22_X1                        2

   Chip area for module '\compare': 45.752000
     of which used for sequential elements: 0.000000 (0.00%)

=== subtraction ===

   Number of wires:                 13
   Number of wire bits:             25
   Number of public wires:           6
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BUF_X1                          6
     LOGIC1_X1                       1
     NOR2_X4                         1
     XNOR2_X1                        1
     XOR2_X1                         1
     add                             1

   Area for cell type \add is unknown!

   Chip area for module '\subtraction': 10.906000
     of which used for sequential elements: 0.000000 (0.00%)

=== top ===

   Number of wires:                194
   Number of wire bits:            208
   Number of public wires:          60
   Number of public wire bits:      74
   Number of ports:                  4
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                149
     AND                             1
     AND2_X1                         1
     AND2_X2                         3
     AND2_X4                         2
     AND3_X1                        13
     AND3_X2                         8
     AND4_X1                         7
     AOI21_X1                       20
     AOI21_X2                        8
     BUF_X1                         66
     EQ3                             1
     INV_X2                          1
     INV_X32                         2
     NAND4_X1                        7
     NOR2_X1                         1
     NOR2_X4                         2
     NOT                             1
     OR                              1
     XOR                             1
     add                             1
     compare                         1
     subtraction                     1

   Area for cell type \add is unknown!
   Area for cell type \subtraction is unknown!
   Area for cell type \NOT is unknown!
   Area for cell type \AND is unknown!
   Area for cell type \OR is unknown!
   Area for cell type \XOR is unknown!
   Area for cell type \compare is unknown!
   Area for cell type \EQ3 is unknown!

   Chip area for module '\top': 173.166000
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   top                               1
     AND                             1
     EQ3                             1
     NOT                             1
     OR                              1
     XOR                             1
     add                             1
       add1                          4
     compare                         1
     subtraction                     1
       add                           1
         add1                        4

   Number of wires:                448
   Number of wire bits:            563
   Number of public wires:         147
   Number of public wire bits:     262
   Number of ports:                 70
   Number of port bits:            185
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                385
     AND2_X1                         2
     AND2_X2                         3
     AND2_X4                         7
     AND3_X1                        14
     AND3_X2                         8
     AND4_X1                         7
     AND4_X2                         1
     AOI21_X1                       20
     AOI21_X2                        8
     AOI21_X4                        1
     BUF_X1                        220
     INV_X1                          7
     INV_X2                          1
     INV_X32                         4
     LOGIC0_X1                       6
     LOGIC1_X1                       1
     NAND2_X1                       25
     NAND4_X1                        7
     NOR2_X1                         5
     NOR2_X4                         3
     NOR3_X1                         2
     OAI22_X1                        2
     OR2_X4                          4
     XNOR2_X1                        1
     XNOR2_X2                        3
     XOR2_X1                        15
     XOR2_X2                         8

   Chip area for top module '\top': 433.314000
     of which used for sequential elements: 0.000000 (0.00%)

