@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.
@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.
@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.
@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit MEMORY_CYCLE is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[0] is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[2] is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[3] is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[4] is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[6] is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[7] is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[8] is always 0.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":88:0:88:5|Register bit CMA[9] is always 0.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.
@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":41:0:41:5|Trying to extract state machine for register STATE_COUNT.
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

