// Seed: 3864966412
module module_0 #(
    parameter id_1 = 32'd37
) (
    output wand  id_0,
    input  uwire _id_1
);
  parameter time id_3 = 1;
  logic id_4;
  ;
  assign module_1.id_10 = 0;
  parameter id_5 = !id_3[id_1-""];
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_14 = 32'd86,
    parameter id_3  = 32'd9,
    parameter id_5  = 32'd57,
    parameter id_7  = 32'd35
) (
    output tri0 id_0,
    output wand id_1,
    input wor id_2,
    input wire _id_3,
    input wand id_4,
    input supply0 _id_5,
    input wire id_6,
    input tri _id_7,
    output uwire id_8,
    input wor id_9,
    input tri1 id_10
);
  logic [7:0][!  id_3 : 1] id_12;
  tri1 [id_7 : ~  id_5] id_13;
  assign id_12[1'h0] = id_13;
  _id_14 :
  assert property (@(posedge 1) id_3)
  else $clog2(16);
  ;
  assign id_0  = id_12[id_14 : id_3] - id_3;
  assign id_13 = id_2;
  logic id_15 = id_9 | !id_10;
  logic [-1 : 1 'b0] id_16;
  assign id_14 = id_14;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_14
  );
endmodule
