{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.utils import to_categorical\n",
    "from sklearn.datasets import fetch_openml\n",
    "from sklearn.model_selection import train_test_split\n",
    "from sklearn.preprocessing import LabelEncoder, StandardScaler\n",
    "import numpy as np\n",
    "%matplotlib inline\n",
    "seed = 0\n",
    "np.random.seed(seed)\n",
    "import tensorflow as tf\n",
    "tf.random.set_seed(seed)\n",
    "import os\n",
    "os.environ['PATH'] = '/opt/Xilinx/Vivado/2019.2/bin:' + os.environ['PATH']\n",
    "os.environ['LIBRARY_PATH'] = '/usr/lib/x86_64-linux-gnu:'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "data = fetch_openml('hls4ml_lhc_jets_hlf')\n",
    "X, y = data['data'], data['target']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "le = LabelEncoder()\n",
    "y = le.fit_transform(y)\n",
    "y = to_categorical(y, 5)\n",
    "X_train_val, X_test, y_train_val, y_test = train_test_split(X, y, test_size=0.2, random_state=42)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "scaler = StandardScaler()\n",
    "X_train_val = scaler.fit_transform(X_train_val)\n",
    "X_test = scaler.transform(X_test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "np.save('X_train_val.npy', X_train_val)\n",
    "np.save('X_test.npy', X_test)\n",
    "np.save('y_train_val.npy', y_train_val)\n",
    "np.save('y_test.npy', y_test)\n",
    "np.save('classes.npy', le.classes_)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.models import Sequential\n",
    "from tensorflow.keras.layers import Dense, Activation, BatchNormalization\n",
    "from tensorflow.keras.optimizers import Adam\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from callbacks import all_callbacks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "model = Sequential()\n",
    "model.add(Dense(4, input_shape=(16,)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "import plotting\n",
    "import matplotlib.pyplot as plt\n",
    "from sklearn.metrics import accuracy_score"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: dense_1_input, layer type: Input\n",
      "Layer name: dense_1, layer type: Dense\n",
      "  -> Activation (linear), layer name: dense_1\n",
      "-----------------------------------\n",
      "Configuration\n",
      "Model\n",
      "  Precision:         ap_fixed<16,6>\n",
      "  ReuseFactor:       1\n",
      "  Strategy:          Latency\n",
      "-----------------------------------\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: dense_1_input, layer type: InputLayer, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: dense_1, layer type: Dense, input shapes: [[None, 16]], output shape: [None, 4]\n",
      "Creating HLS model\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "config = hls4ml.utils.config_from_keras_model(model, granularity='model')\n",
    "print(\"-----------------------------------\")\n",
    "print(\"Configuration\")\n",
    "plotting.print_dict(config)\n",
    "print(\"-----------------------------------\")\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(model,\n",
    "                                                       hls_config=config,\n",
    "                                                       output_dir='model_single_dense/hls4ml_prj',\n",
    "                                                       backend= 'Vivado',\n",
    "                                                       part = 'xc7vx690t-3ffg1930'\n",
    "                                                       )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAmgAAADRCAIAAAD319mKAAAABmJLR0QA/wD/AP+gvaeTAAAgAElEQVR4nO3daVwTV9sw8BMgCSFAAAUCAVlFW4txRxRkU0CRRZSqBZdW1FYrUtG7IMXaKlotrdpqX1HrrRZtXSoqitSV3lWwRVtwq6xuLAFEWSKLQOb9cH6dZ5qQMAkBAl7/T8nJmZmTmclcmTNnYRAEgQAAAABAj1ZvFwAAAADoSyBwAgAAAEqAwAkAAAAoAQInAAAAoAQd6pvs7Oyvv/66t4oCAAAAaKBVq1a5urqSb/91x/n06dMTJ070eJFAT7hx48aNGzd6uxSgE6WlpfAbBECjnDhx4unTp9QUHdlMx48f76nygJ4TFhaG4OBqvGPHjs2ePRsOEwCag8FgSKXAM04AAABACRA4AQAAACVA4AQAAACUAIETAAAAUAIETgD+T0VFRWJi4pgxYwwNDfl8voeHR2pqam8XCgCgWSBwAvUTi8WDBw+ePn16bxdEaYsXL96+fftnn31WUVFx48YNKyur0NDQ2NjY3i4XAECDQOAE6kcQhEQikUgkvVUAfX19Nzc31ZZNSkoKCAjgcrm2trb//e9/BQJBUlJSVVWVeksIAOi7OujHCUAXGRgYFBcX93YpVHH27FnqWxaL9eabb5aVleXn55uZmfVWqQAAGgXuOAFQpKSkBCFkYmLS2wUBAGgKCJxAzU6dOsX4R3Nzs1TKo0ePZs+ebWRkNGDAgOnTp5M3pklJSTiDlZVVTk6Oj4+PgYGBnp6el5fX9evXcZ6NGzfiPGQ1bEZGBk4ZOHAgdT0vX768fv06/khHR/VqlYMHDxYXFzs5Ob355puq7xEAQD9DUBw9elQqRZbUkH2k1tZWxQuC3jVr1qxZs2b12OaCg4MRQk1NTVIpwcHBWVlZYrH44sWLHA5n7Nix1KWEQiGXy3V1dcV5cnJyhg8fzmKxMjMzyTxcLnfixInUpUaPHj1gwABqimwezMvLy8TEJDs7u9Py37t3LyoqSktLy9jY+I8//qD5rbuOzm8QANCTEEJHjx6lpih9x2llZUUQxI8//kim/PbbbwRBdOV/PXh9REZGurq6crncyZMnBwQE5OTkPHv2jJrh5cuX3333Hc4zZsyYlJSUV69erVy5Ui1bl0gk5C9BseHDhx8/fvzDDz+8e/fu2LFj1bJ1AED/0H+iXWlpqbW1NX59586dt956q3fLAzpEDUL4eJWXl5MVrQghLpc7YsQI8q2zs7OlpWVeXl5FRYWFhUUXt56ZmUk/85UrV4YOHdrFLQIA+h94xgl6FI/HI1+zWCyEkFSvFSMjI6lFcHNW6BACANAQEDiBZqmpqZGqSsUhk+wNoqWl9erVK2qG2tpaqZXITgMEAADqos7A+dNPPzEotm3bNn/+fAsLCxaLZWtr+5///KepqQnnjI6OpuZMTk52cXHR09Pjcrnjxo07cOBAh9kePXqEEPL39ydTyNaVq1evJutpEULOzs4MBoPP56vx24Ge0dzcnJOTQ769c+dOeXm5UCgk62ktLCzKysrIDCKR6MmTJ1Ir0dPTI4PrkCFD9uzZo2wx2traoJ4WANAhdQbOOXPmEATB5XLx26+++mrlypX5+fm+vr6PHz/+8ssvExIS8Efbt2//+++/yQUPHTp08uTJv//+28nJKScn59133/34449ls2EZGRn4U6qkpCRqc987d+4QBCESidT47UDP4PF4a9euzc7Ofvny5c2bNyMiIlgs1o4dO8gMvr6+5eXlO3fuFIvFxcXFK1eulB2aYNSoUQUFBU+fPs3Ozi4pKXF3d8fp3t7eAwYMuHHjhuIy7N27l8vl/uc//1HvVwMA9A/dWFUbGRk5evRoQ0PD2bNn45RTp051mDM2NlYgENjY2KxZswanJCUl5efnd1/ZQPfBvTZPnz6NEOJwOBERETdu3KCmfPLJJwghBoOxZcsWhNDIkSOpo9rq6+t/++23n332mYWFxaRJk4yNja9cueLh4UFm2LhxY2Rk5KZNm8zMzBYuXLhmzRo+n19TU8NgMMhBZbdv3z58+PA33nhj9uzZO3bseOONN3B6W1sbnVa19BvfAgBeQ93YqtbR0RG/MDAwwC+oNWxUDg4OUi8kEsmFCxeGDBnSfcUD3SQkJEQ25NBJIb3xxhsZGRnyPuXxeHv37qWm3Lx5UyrPkCFD/ve//8ku22GirKVLly5dupROTgDAa6gb7zh1dXWlUuRdK/X09PALDodDJlZXV3dTwQAAAACVaUSr2sbGRvyCbD2EEDI1NUVymkdSs5GgISUA/cbjx4+DgoLq6+upienp6U5OTgrGWmltbd22bdvo0aMNDAzMzMymTp2alpamoG4jNjYWD9WksY4ePTpixAgOh4ObQ969e7e7t0i28ZS981GB2g9ZV5ZSI40InOSApeQLBoPh6+uLEKL2eW9oaMAvioqKZFeir69Pvm5tbUUIeXh4QIVbX4HHmM3LyysrK2MwGPg5KHg95ebmjhkzxtfX19DQEKcUFxcHBQXFxcVVVlbKW+rly5fe3t4HDhzYtm1bVVXVzZs39fX1g4KC7t27J2+RxYsXx8XFkY0WNc3169fnzp3r6+tbXV1dVFRkZWXVAzPd4jaePj4+XVxPNx0ylZdSM+r4e/THyZQdco9Etqo9fvw4TklNTcUpbDabzEZtLjthwoTS0tLHjx+PGjUKp6xZs4bM6enpiRMTEhLEYvGZM2dwx3mEkNR4pE5OTjg9OTk5Pz9fT0/vyJEjdL7O66CHx6oFqumtsWrlje7b8+uvq6uzsrJaunQpNXHu3LmbN29ubW0VCATa2todLvjBBx8YGhqKRCIyRSwWs9ls3MZentzcXAaDITUSqYbAI02WlpaSKfX19fb29lOnTu3uTfv4+FAv1yrovkOm2lJdgWTGqlXnIO/UaIrFxMTEx8dLJf73v/8l/h04d+/ePXbsWF1dXQ6HM2bMmP3791O3WFZWNnfuXD6fz2QyBw0atHLlyg8//JC6QnJ//f777+7u7vr6+lpaWhYWFjExMWTzSACBs0+AwBkfH6+jo1NWVkZNbGxsxC/kXYVFIpG2tvYHH3ygQtnCwsKsrKw0cJqK0NBQ9O+ZEnqMUoGzsLBw/fr17u7u1MRuOmQ0lxoxYsQXX3zx+PFjpVYuj2zgVLpVLR7kvcOP5syZM2fOHNn0jRs3Kl6nn5+fgjpVS0vLI0eOSCV+++23sjnHjRtHs9kkAEADEQSxb98+FxcXS0tLajq12WCHzpw5097eTo6IopQZM2YcP3783LlzeAIfzdHe3t7bRVCkurr66NGjKSkpv//+O5PJfPvtt6mfdtMho7mUhYVFfHx8XFzcpEmTwsPDw8LCZMfy7AqNeMYJAFBZTU3NqlWrHBwcWCyWsbHx1KlTr169ij/qygymvTJDal5eXmVlpVAoVHYn/PnnnwghY2PjmJgYa2trFotlY2MTFRX1/PnzTpfFkwr88ssvSm2xra3t6NGjU6ZM4fP5HA7H2dl5x44d5MDLdPaeAlKdoRkMxvjx42VnunVzcyNTIiIiEEKTJ08mU8ihKKurq6OiomxtbVkslqmpaWhoaG5uLnVzDx48CAkJ4fF4XC7X3d392rVrCsrW2Nh45MiRgIAAS0vLFStWMBiMXbt2VVRUpKSkKLUDVTtkNJdKT08vLS1NSkqqr69fsmQJn88PDQ09efJkS0uLUoWUi3r72ZPVRNSq2ocPH/bMRl9nUFXbJyj7G6yoqLCzszM3N09LS6urq8vPzw8NDWUwGHv37iXzdGUG0+6eIVXKDz/8gBDatGmTvAzy6v3wzSKfzw8PDy8uLn7x4sXBgwe5XK6Tk1Ntba3ijdbV1SGEqDWNdOZtTUtLw0V9/vx5dXX1N998o6WltXr1amoeOntPAdlJbWUTc3NzuVyuUCgUi8UEQTQ3N7u4uPz4449k/vLychsbG3Nz83PnzjU0NNy9e9fDw0NXVzcrKwtnKCwsNDIyEggEFy5caGhouH37tq+vr62trVRVbVtbW0ZGRkREBG6GOXjw4PXr1xcVFXX6LdR7yFRY6v79+3FxcYMGDUIIGRkZRUZGXr16VamneKjrzzjVQnZ6xdmzZ/fAdl9nEDj7BGV/gwsXLkQIUS+Uzc3NlpaWHA6HbD3RxcCJEPrrr7/IlNu3byOEhEKhgmVVDpxbt25FCO3atUteBnlXYT8/P4SQnZ0d9VElfkiUkJDQ6XYZDIajoyP51sPDw9jYmAwtHUpLS/P09KSmREREMJnMuro6MoXO3lOATuAkCOLYsWMIodDQUIlEsmDBgrVr11LzL1iwACF0+PBhMqWiooLNZo8ePRq/DQsLQwidOHGCzFBWVsZms6UCJ648Hzhw4PLly+lMBU9S7yFT+UBLJJLMzMzIyEhcZzt8+HD6X0E2cKqhqlaFfj/bt2+XKtlPP/3U9ZKooNNuRv3JiRMnGECzkeNT0oSbrAcEBJApbDbbx8enqalJ2bpHeRTMkKqW9VPhGkgmk6nsgrgx/+TJk6m/5cDAQESvDlZHR4faOzwzM/P58+eurq4KFpk+fTpZJY4JhcLW1lapThE9sPfCwsLi4+NPnjzp5uZWU1OzYcMG6qenTp3S0tKi9mDh8/nDhg27detWaWkpQgiP0oUDEmZpaUn2UJDCYrF0dXXV0sVTtUOm8oFmMBi45CqcXbLUEDBwm6DJkycrrhnXNMXFxR999NHjx48VdDOSRywWjxw5csiQIWfPnu2OsnWT8ePHf/TRR71dCqBIdnb29u3baWZuaWmpq6vT1dUlR7XEzM3NEULqmuSgwxlSy8vLq6qquj61uBR8Rcb9sJVia2uLEBowYAA1EY/+T2cMsra2tk4bs0ipq6v76quvUlNTS0tLqRPbkcO5YD2z9zZs2HDp0qWsrKyDBw9qaf3f7RA+Q9C/58ElFRYWmpqaNjQ06OrqUvvB40IWFBRQU548eXLx4sWUlJTdu3d/9dVXb775ZkRExDvvvGNjY6NamVU7ZCosVVBQcPjw4cOHDxcXFxsZGc2cOTM8PJzs5aia1+JOq0MJCQkTJkw4efKkra3ty5cvlVoW3/hLzcDck/T19UeMGKHsPxUrKyuplm9AA9EPnGw2m8fj1dXVNTQ0UGMn/i9ITqvXxRlM8Qyp1AzdN0MqjiX4Wq8UNze3r7/+Wuo2DpcT/41QoL6+niAIZcNYYGDgb7/9tmPHjrlz5w4cOJDBYGzfvv2jjz4i/t3poNO9pxaZmZl1dXXOzs7Lli0TCoVk6yo2m21kZCQWi5uamuTVqxkYGDQ0NIjFYmrslG2ho62t7e/v7+/v39jYmJqaevjw4XXr1sXHx0+cODEiIiIsLMzExESpMqt2yOgvVVlZiRv95uTksFisadOmbdmyZfr06Ww2W6lyduj1bVX7/fffx8bGqlZJa2BgUFxcnJ6ervZSAaCUGTNmIITOnTtHprS0tFy+fJnD4ZCVb12cwbQnZ0h96623EEK4ClEp06ZNEwgEGRkZuLIXw+13QkJCFC+LC483TVN7e/v169f5fH5UVJSpqSmOix0OBdrp3uu6hw8fLlq06Oeffz5z5gyHwwkODqbee4WGhra1tUk15d2yZcugQYPa2toQQlOnTkX/VNhiz549UzA5lZ6eXnh4eHp6ellZ2Y4dO169evX+++9bWFjgZr30qXbIaC4VEBAgEAiio6M5HE5ycrJIJEpNTZ05c6ZaoiZC6mtV2/WRJnqLgoEtNJYK3dWhcVCf0JVWtfX19WSr2j179pB58IAh3377bUNDQ1FR0dtvvy0QCKQa7/j7+/N4vCdPnmRlZeno6Ny/fx+nC4VCHo/n4+OjoF1oV9YvRSKRmJmZKTi3Ffxaz58/r6OjExwcXFBQ8OLFi0OHDnG5XBcXF7InPkEQ4eHhCKGSkhLqgribeGpqKplCp1Wtt7c3Qmjr1q3V1dWNjY1XrlzB7TYvXrxI5qGz9xSg0ziooaFh+PDhp0+fxm8zMzOZTOakSZNevXqFUyorKx0cHOzt7dPT02tra2tqanbv3q2np0e2dikqKjIxMSFb1d67d8/Pz8/MzEypARA+/fRTqQEQSGo/ZHSWGjFixObNm7tvAAQVA+fff/8dHBxsaGiop6fn5ub222+/yQbOqqqqFStW2NjYMJnMgQMHzpgxg2xdRg7ChxB6+PDh22+/zePxTExMAgICqO2bm5ubExIShgwZwuFwjI2Np0+ffvr0aXJKRcWboE/ZwEktPD596XydL7/8EmcQCAR//PGHt7e3vr4+h8Px9PS8du0azkM+1ScvHOfPn8cp5GWIXA+JZuEhcPYJKvx5ffbsWXR0tJ2dHZPJ5PF4fn5+ly9fpmaora2NjIy0sLDgcDhubm45OTmjR4/GJ8/HH3+M8zx48MDd3Z3L5VpbW1MbtQqFQoFAcP/+fT8/PwMDAw6H4+HhQZ6xXV+/rLVr18qOHIRvKaRQu9xgWVlZfn5+PB6PxWINHTp0/fr11IspQRD4d0e9hhAEERYWJhAIyEhDEIS7u3unrWqrq6uXLl1qbW3NZDLNzc0XLlxITgdLNlils/c6RL2kYNnZ2VKJ4eHhy5cvJ9/euXNH6iHfhg0b8NpwT197e3smk2lqaurr60uN7gRB5Ofnh4SEGBoacjicsWPHnj17lhyrdtGiRZ2WtkPdesg6XUq9kFoCJ51+P512HiL++esUHByM/45dvHgRHzYyQ2RkJI/Hu3DhQmNjo0gkWr16NULo6tWr9DdBh2p3nLJ/Bjv9OkSP94qjgsDZJ/TWkHvy4Et/T26xtrZWIBBIjVWrFi9evOBwOJGRkdREPFYttT+PGvX83utnOjxkPU89gZNOv59OOw8R/0QaPB0MNmvWLIRQdXU1fmtnZzdhwgTqpp2cnMjASWcTdKg3cCr4OkSP94qjgsAp5dGjR4GBgdRedwRBnDt3bvDgwQrOh1evXn399dejRo3S19c3NTX19/c/c+aMgs7UH3/88U8//US/VBA4CYL4888/BwwYsHPnTjWuUyKRzJs3z9zcvKKigkwsLi62t7eX6vioRhA4u6LDQ9YrZAOnKo2D6PT76bTzEGns2LHka2tra4RQeXk5fuvv75+VlbVkyZIbN27gYRvz8/PJZsT0N9GTFHwdrCd7xQF5YOIqTTZy5MibN2+eP39eaj7OrqisrCwpKbl8+TLZ2BghlJycnJiYmJiYqK6tADXq8JBpCKUDZ0tLi7x+P9Q8dXV1EomEx+NRO3fjYQYLCwupC1I7GOH5wshuHrt27Tp06FBJSYmPj4+hoaG/vz9Zy6/UJnqSgq+DddivC/3Torrf0NfXV23E7R5Yf319fWBg4MyZM6nT7ODuSbdu3ZLqE0m1Zs2a27dvX7hwYdKkSRwOZ9CgQQcOHFDcTs/BwSE1NTUxMREP79KH9O4Mqba2tmfPniX/1nQdn8+/du3asGHDqIlbtmzpcF6KrqOz9xSMg7F+/fruKFXf0uEh0xBKd8Zgs9md9vuh03mIDgaDMW/evHnz5rW2tmZmZiYlJYWGhn711VerVq1S1yZ6Xk/2igMd2rp1q0gkWrduHTXx+++/V9wFvrKycs+ePUuWLKF2F+NyudRm8R0SCoWzZs2KiYkJDQ3tQ+fq6tWrcasCoAI6e4+QM80U0HyqVNXS6ffTaechOoyMjB48eIAQYjKZU6ZMwZMDkF3W1LKJnteTveKALKKXJq4qLS2l9rYEAPRdqgTOTZs2mZiYREdHX7x4USwW379/nxwyn7R582YHB4f33nvv/PnzdXV1z58/T05O/vzzz5OSkpT60/3+++/fvn27paWlqqpq69atxD/dp9S4iR7G4/HWrl2bnZ398uXLmzdvRkREsFisHTt2kBl8fX3Ly8t37twpFouLi4tXrlwpO8jIqFGjCgoKnj59mp2dXVJS4u7ursYS9qdpqmT1oYmrAAAaitpSiH6LPjr9fhR0HsrOzqaWIT4+XqrWIiAggCCI3NzcpUuXvvHGG3p6eiYmJuPHj9+7dy+1BWOn/ZMUoNnNSJZsbyqaX4fojV5xJJqtavv6NFWddl3XkImr5NG0VrUAAKQh04q9tnqxeTrNwNnXp6nqdEIoDZm4Sh74DQKgaWQD5+s7Vi3oUF+fpqrTCaE0ZOIqAEDfBYET/J9enKYK9VSHnD40cRUAQDP128DZxT5Sau9i1bu94mjC01Q1Nzc3NDRQ07tjmipqSk92yOnKxFUIoZ6cuAoAoJn6beBUUGFNJ/J1cXFZq1evpq4EPxvTQP1smipZfWXiKgCAxuq3gROoZvPmzXZ2dtHR0WfPnm1oaCgoKHjnnXcqKip27NhB3ld1scNMt3bI8fb2HjBgwI0bN+R9QaFQaGZmlpeXp+yeYbPZ+/btq6mpmTNnTmFhYW1t7Q8//LB582YXF5eoqCgyW0REBIPBePjwIXXZ3Nxc/L2U3SgAQBNRb4OgRV8/Rn+Q9z49TRWdCaE0YeIqeeA3CICmQdAd5bWlIbOjaMJ8EZo8cRX8BgHQNLKBE6pqwWuHx+OlpaWdOHFi165dalwtQRBRUVGGhobkhOQIoZKSktDQ0Li4uG4aTBwA0PMgcILXEUxcBQBQGQRO0EM0rUNOX5+4CgDQWzR3MHTQz8A0VQCA/gHuOAEAAAAlQOAEAAAAlACBEwAAAFACBE4AAABACR00Djp27FjPlwN0Nzw6KxxcDYcnRYfDBIBGo46GgEctAQAAAABJauQgBvHvCZ4AAJrg7bffRnDrCYBGgmecAAAAgBIgcAIAAABKgMAJAAAAKAECJwAAAKAECJwAAACAEiBwAgAAAEqAwAkAAAAoAQInAAAAoAQInAAAAIASIHACAAAASoDACQAAACgBAicAAACgBAicAAAAgBIgcAIAAABKgMAJAAAAKAECJwAAAKAECJwAAACAEiBwAgAAAEqAwAkAAAAoAQInAAAAoAQInAAAAIASIHACAAAASoDACQAAACgBAicAAACgBAicAAAAgBIgcAIAAABKgMAJAAAAKAECJwAAAKAECJwAAACAEiBwAgAAAEqAwAkAAAAoAQInAAAAoAQInAAAAIASGARB9HYZAADo0qVLly5dIt+mp6cjhKZNm0amTJ48efLkyb1QMgDAv0HgBEAjXL9+3c3NjclkamlJ1wNJJJLW1tZr165NnDixV8oGAKCCwAmARiAIwsrKqry8vMNPLSwsysrKGAxGD5cKACALnnECoBEYDMb8+fOZTKbsR0wmc+HChRA1AdAQcMcJgKa4ffu2UCiU95Gzs3MPlwcA0CEInABokKFDh+bn50slOjo6FhYW9kp5AACyoKoWAA0yb948qdpaJpP57rvv9lZ5AACy4I4TAA1SUlLi6Ogo9assLCx0dHTsrSIBAKTAHScAGsTe3n7UqFFkOyAGgzFmzBiImgBoFAicAGiW+fPna2tr49fa2trz58/v3fIAAKRAVS0AmqWqqsrCwkIikSCEtLS0ysrK+Hx+bxcKAPB/4I4TAM1iZmY2adIkbW1tbW1tDw8PiJoAaBoInABonHnz5uEXERERvVsSAIAsqKoFQOPU19ebmpoSBFFVVWVkZNTbxQEA/BvRbY4ePdrbXw4AAMDr6OjRo90X3XR6oPTdvYm+btu2bQihjz76qLcL8vrKzs7evn27Rp2rN27cQAiNHz++twsCQN8ze/bsbl1/twfOt99+u7s30dcdP34cwY7qbdu3b9eoQxAYGIgQ4nA4vV0QAPqePh84AQAqgJAJgMaCVrUAAACAEiBwAgAAAEqAwAkAAAAoAQInAAAAoAQInAAAAIASIHACAAAASoDACUCfdOrUKcY/mpub1bjmx48fBwUF1dfXUxPT09OdnJx0dOR2YGttbd22bdvo0aMNDAzMzMymTp2alpZGdGFEz6CgIAaDsXHjRmpibGysRo1TIeXo0aMjRozgcDj4uNy9e7e7t/jTTz/hbenq6nZ9bd10lNV+bvQ6CJwA9D6xWDx48ODp06fTXyQkJIQgiODgYPWWJDc3d8yYMb6+voaGhjiluLg4KCgoLi6usrJS3lIvX7709vY+cODAtm3bqqqqbt68qa+vHxQUdO/ePdWKcejQobS0NNn0xYsXx8XFJSQkqLbabnX9+vW5c+f6+vpWV1cXFRVZWVmpcFiVNWfOHIIgfHx8urie7jvKaj83NAEETgB6H0EQEokEz8Gpdvr6+m5ubnRy1tfXBwYGzpw588MPPyQTExISJkyYcOvWLQMDA3kLrlmz5vbt2xcuXJg0aRKHwxk0aNCBAwfYbLZqBS4vL4+OjianiKFycHBITU1NTEw8duyYaivvPsePHycIYuXKlfr6+g4ODk+fPh02bFj3HVb16r6jrN5zQ0NA4AQ9p2fqADW8Nq9DBgYGxcXF6enpvVuMrVu3ikSidevWURO///772NhYBQeosrJyz5494eHh5ubmZCKXy21ubn7rrbdUKMbixYvDwsJ8fX07/FQoFM6aNSsmJqatrU2FlXefp0+fIoQGDBhApmjIYZVSVFT02WefTZo0iZrYTUeZ5lIjR47csmXLkydPVPxKPQ4CZ5/RA9U+3arH6gA1uTZPkxEEsW/fPhcXF0tLS2p6p4P/nTlzpr29neZNbaf2799/7969pKQkBXlmzJhRWlp67tw5tWxRXdrb23u7CIpUV1fv3Llz/PjxgwcPTkxMHDRoEPXTbjrKNJeysLCIj4+3tbX19PTcu3dvbW2tUlvpeRA4+4xurc2jg36Nn6yerAPs7tq8kJAQslUOuUMuX77MYDDIx3LR0dFkHnxjVF1dHRUVZWtry2KxTE1NQ0NDc3NzcWZ5zXwePHgQEhLC4/H09PTGjRt39uzZyZMn42yRkZHUIolEotmzZxsZGQ0YMGD69OnFxcU4PSkpicFgvHz58vr163hBBbcUeXl5lZWVQqFQ2R3y559/IoSMjY1jYmKsra1ZLJaNjU1UVNTz58+VXVVpaWlMTMz+/fsVnPQ6YwMAACAASURBVBIIoREjRiCEfvnlF/prbmtrO3r06JQpU/h8PofDcXZ23rFjB/lrwjuKwWBYWVnl5OT4+PgYGBjo6el5eXldv36905XjI3j69GmEEG4ZNH78eNnD6ubmRqbgKcrJA8pgMMhooeBUwcgTg8vluru7X7t2TUHZGhsbjxw5EhAQYGlpuWLFCgaDsWvXroqKipSUFPp7D6l6lGkulZ6eXlpampSUVF9fv2TJEj6fHxoaevLkyZaWFqUK2XO6b8YyXF3WfevvN2bNmjVr1qzeLkXnuFzuxIkTVVs2Pj5eR0enrKyMmtjY2IhfCAQCbW1t2aVEIpG2tvYHH3ygwhbDwsKsrKxaW1vpZFb2XN21axdC6PDhw2TKwoULEUKzZ88mU1JTU318fPDr8vJyGxsbc3Pzc+fONTQ03L1718PDQ1dXNysri8yPm/k0NTXht4WFhUZGRgKB4MKFC3iRyZMnm5qastlsaknwUsHBwVlZWWKx+PLly4aGhmPHjqXmoXngfvjhB4TQpk2b5GWQd5hwGfh8fnh4eHFx8YsXLw4ePMjlcp2cnGprazvdLpWfn9+yZcuo5dmwYYNstrq6OoSQu7s7meLl5WViYpKdnS1vzfg/zaZNm54/f15dXf3NN99oaWmtXr2amkcoFHK5XFdXV7wzc3Jyhg8fzmKxMjMz6RRe6gh2mJibm8vlcoVCoVgsJgiiubnZxcXlxx9/JPN3eqpInRi3b9/29fW1tbWVOjHa2toyMjIiIiL09fURQoMHD16/fn1RUVGn30K9R1mFpe7fvx8XF4dviI2MjCIjI69evSqRSDotORXq5vk4IXD2vn4fOCUSibm5uYJl5f1W9+zZIxWf6Dty5AhC6NSpU3QyK3uu1tTUsFgsf39//LaxsdHY2NjR0ZHD4dTX1+PEGTNmHDx4EL9esGCB1BepqKhgs9mjR48mU6SusGFhYQihEydOkBmqqqr09PQ6DJz4oS/2zjvvIISqq6vJFJoHbuvWrQihXbt2ycsg7zD5+fkhhOzs7Kh/U3A3koSEhE63S9qzZ4+9vT2OKITCwEkQBIPBcHR0JN96eHgYGxtT/4hISUtL8/T0pKZEREQwmcy6ujoyBd9t//XXX2TK7du3EUJCoZBO+ekEToIgcEVIaGioRCJZsGDB2rVrqfk7PVVkT4yysjI2my11YuD69oEDBy5fvlzB/wlZ6j3KKp8bEokkMzMzMjLSyMgIITR8+HD6X4Ho/sAJVbV9g2y1DzXl0aNHCmrqFFdAbdy4UarWMSMjA6cMHDiQuh6aNX6yeqUOUIXaPPpMTEymTZt28eJFkUiEEDp9+rSLi8vy5cubmppOnjyJEHr+/HlmZmZoaCjOf+rUKS0tLerzaT6fP2zYsFu3bpWWlna4iYyMDIQQvu5gpqamQ4cO7TDz2LFjydcCgQAhVF5eruyXwucVk8lUdkEul4sQmjx5MvWswPOJ0t//T548WbNmzf79+/HaOqWjo9PU1ES+zczMfP78uaurq7z806dPv3r1KjVFKBS2trZKPSzncrn4zMGcnZ0tLS3z8vIqKipofpFOhYWFxcfHnzx50s3NraamZsOGDdRPOz1VZE8MS0tLJyenDrfFYrF0dXXV0sVTtaOs8rmBe6bq6uqqcEL2AAicfYNspz1qSnR0dHR0dFlZ2dGjR69cuTJ37lycB9dECYXC2tralStXbty4USQS/e9//3v+/Lm3t/evv/6KEPrkk08IgqBerfCN1OjRo8kUvB7qjQu1QaO3t/eAAQNu3Lghr/C4G7iVlZWy3xpfrd57773Kyspff/21qqpqw4YN+/fvd3V1xZV1CuD40X090OfPn9/e3o7va3/44Yf58+fPnTtXW1v78OHDCKEff/xx+vTpuJaspaWlrq5OIpHweDwGBf5bUFhYKLvylpaWhoYGXV1dvAaSsbFxh4Xh8Xjkay0tLYSQCs/C8eW1tbVV2QVtbW3Rv1uTIoTMzMwQQtXV1TRXkpaWVldX5+npSe4f3B0lISEBvy0qKqLmb2trU2rK0rq6unXr1jk7OxsbG+MVrlmzBiHU2NhIzYbvb2S/SFVVFf1tdWrDhg0uLi5ZWVlhYWH4eGGdniryTgxcSKonT56cP3/ey8tr9+7dI0eOHDZs2ObNmx8/fqxymVU7yiosVVBQ8Omnnzo6Oo4fPz4lJSUoKOjKlStST3l7HQTO/iAyMtLV1ZXL5U6ePDkgICAnJ+fZs2fUDC9fvvzuu+9wnjFjxqSkpLx69WrlypVq2Tr5+EFeBhz/qBd3mvA9EIfDOXDggL29vZGR0fz58+Pi4goKCr766ivFyxoaGjIYDDXeKEgJCAgwMTH54Ycfqqurb9y4ERISYm5u7uvre+XKlYqKioMHD86fPx/nZLPZRkZGOjo6HT5w9fLykl05m802MDBobm4Wi8XUdNUu3wwGg042CwsLhFCn/0hk4boKqV2Ni0rthKDY8uXLpfaMVFWto6MjmRnXh+MC0xQYGLhhw4bFixcXFBTgM3bbtm0IIanztqamRioFfxHZyNQVmZmZdXV1zs7Oy5Yty8vLI9M7PVXknRiydTDa2tr+/v4pKSlVVVUpKSk2Njbr1q2zs7Nzd3dPTk5Wod2WakeZ/lKVlZXffPPNuHHjhgwZ8sUXXzg7O584cUIkEu3bt8/Ly4vmOdxjIHD2B9SaOmtrayRTU9etFVCd1pL1Vh2gVG2eerFYrNmzZ+fm5sbHxwcHB+O7n3nz5rW3t3/66acVFRXe3t5k5tDQ0La2Nqn2mVu2bBk0aJC8zohTp05F/9TLYSKRqKCgQIWi6unpvXr1Cr8eMmQIfnIsC/erk1d1rMC0adMEAkFGRga1STBujBMSEqJCgTtVVlaG/ikwHe3t7devX+fz+VFRUaampvgq3OG50dzcnJOTQ769c+dOeXm5UChUKkgr9vDhw0WLFv38889nzpzhcDjBwcHUe69OTxXZE+PZs2f5+fnyNqenpxceHp6enl5WVrZjx45Xr169//77FhYWuFkvfaodZZpLBQQECASC6OhoDoeTnJwsEolSU1NnzpypseMkQODsD6g3cywWC8nU1PVMBZQ8vVUHqGxtnrJwXeLevXvJm8uQkBADA4O9e/eGh4dTq+A2b97s4ODw3nvvnT9/vq6u7vnz58nJyZ9//nlSUpK8p8WbNm0yMTGJjo6+ePGiWCy+e/fuu+++y+fzVSjnqFGjCgoKnj59mp2dXVJS4u7u3mE2oVBoZmZGvQGiic1m79u3r6amZs6cOYWFhbW1tT/88MPmzZtdXFyioqLIbBEREQwG4+HDhyp8BSm44o46QoLi5wXa2tqenp4ikejLL7989uxZU1PT1atXd+/eLZuTx+OtXbs2Ozv75cuXN2/ejIiIYLFYO3bs6HqZMbFYHBISsn379jfffNPW1vbEiRPl5eWzZs0ifx2dnipSJ8b9+/fJprOKmZmZrVix4vfffy8sLIyLi1N2tAHVjjLNpcrLyzdu3Pjo0aNff/11yZIl8h5JaJAuNi5SAFrV0kS/Va1sCz3ZlI8//hj9u2WgUCjU1dWVas+NG92Vl5fjtwYGBlJ9GBwcHAYMGEBN0dfXV61Vrcr9HHBDmwULFlAT8ZV9/Pjxijcq22NBAZXP1cGDBw8aNIi6b3G/lHv37knlrKmpWbVqlb29PZPJNDU19fX1vXjxIv4oNTWV+pMMDw/H6fn5+SEhIYaGhnp6ehMmTPj11189PT319PTwp9nZ2dSl4uPjiX/XMQYEBOCcDx48cHd353K51tbWChrNEgSxdu1a2V5DHY4Zu3fvXqlls7Ky/Pz8eDwei8UaOnTo+vXrye5GmLe3t76+fltbW6d7denSpVKb8/Pzo2YICwsTCASvXr0iU9zd3RW3qq2url66dKm1tTWTyTQ3N1+4cGFsbCxeOdlgVSgUCgSC+/fv+/n5GRgYcDgcDw+Pa9eudVpgqSOIEMrOzpY9rMuXLyff3rlzR+rPH1kpreBUwcgTg8PhjB079uzZs+RYtYsWLeq0tB3q1qPc6VJqh6A7Sr/XA4ETIfT777+TKbKN7J2cnCwtLcm3FRUVTCZTKnCamZmRwdXJySk5OZnmF/zrr78QQmT/PFnyAmdzc7NAIDA3N6d+QdyW/YsvvlC80fv37yOEaPYB7Svn6pAhQwYNGtR966+trRUIBEuXLlX7ml+8eMHhcCIjI7u+qtzcXAaDQe37qC44cKp9ta8PNR7lLuruwNnLVbWlpaWMjnA4HIFA4O/v//XXX7948aJ3C9kPdFoB5evrW15evnPnTrFYXFxcvHLlStnWEPJq/DptVdsrdYCytXl9i0gkMjExodZvP3r0qLi4mProVO14PF5aWtqJEyfwCA/qQhBEVFSUoaGhVNcLFZSUlISGhsbFxc2ZM0ctZQPqosaj3Ad0X0ym/y/+xx9/JMvz22+/tbe3P3369Ouvv8ZtQ4yMjKi9ffsfOnecstU+9Gvq6FRA1dbWRkZGWlhYcDgcNze3nJwcsjvKxx9/jPPIq/HrtJaM6I06QNnaPAU08I4Tt9t69913nzx58vLly99//33cuHEmJibFxcXdvemHDx8GBARQRwboooqKiokTJ969e7frq/rPf/7THfeaGNxxdoUaj3LXodehqlYqcJLpZ86cwYlaWlrUsVH6me4eOUgTLgc9XAeobG2eBgZOgiAuXbo0Y8YMPGapubl5eHg4nSHTgAq+/PJL2b+hUhTcfnz66ac9XmSgSHcHTiXGf+l5gYGBY8aMuXnzpkQi+eCDD6ZMmaKxrZOBYrgOcMqUKc7OztQmEl1EdFQ71G9q83x8fLo+QTGgY/Xq1atXr1ach1AYO8FrRdO7o5DPqEpLS6ldl0CfM3LkyJs3b54/f15qPs6uqKysLCkpuXz5MrWfRnJycmJiYmJiorq2AgAAVJoeOAcPHky+JjsFl5eXr1q16o033tDT09PV1R0yZMjq1avJsXJ++uknajujbdu2zZ8/38LCgsVi2dra/uc//6F2fBaJRCtWrBg6dKienh6Hwxk6dOjs2bN/+uknanddxZvTZHiM2by8vLKyMgaD8cknn/RueWxtbc+ePUvOx9l1fD7/2rVrw4YNoyZu2bKlr99rAgA0WvfVAnf9GSfxT08+bN68eQRB3L59G/eIFwgE+fn5JSUldnZ2CKFBgwaVlpaSC5KDrwoEgps3b9bV1QUEBOCUmJgYnKe9vR2Pms3lci9dutTU1FRVVYV7O/y///f/cB6am+uKvjI7Sj+mmc84AQCqQf27O0qnCMpzBTxQ1qJFi2pqahBCs2bNcnJysrOzmz17NkLoyZMnMTExsmuIjIwcPXq0oaEhzoYQOnXqFH5RWFj44MEDhJCpqamnp6eurq6pqWl8fPyECRPIxZXdHAAAgP5NoxsHoX8POc3n88vKysiRJPHYN+ifeTAQQqdOnWpqapIaZY0cG5qcUx4PdInXwOFwmpqaHj169Oabb06bNm3UqFEeHh5knbAKmwMAANC/afodJ3XSpYkTJ+LpD7GPP/4YP8VcsWIFTmlpaZEdCVN2LjryLtbAwODIkSO4XUlBQcH27dvnz59vY2Pj7e2N599RYXMAAAD6N00PnBcuXMAvrK2t/fz8qMPZdDg1/JtvvqnU+kNCQp4+ffrrr79u3rw5MDAQD6N89erVJUuWoH/PJaSWzQEAAOjrNDpwpqWl3bp1CyGkpaX13Xffsdlsa2trcnosqTmKvby8Jk2apNT6S0tLtbS0qqqqJk2aFBsbe+bMGXKkMfzsU72bA/0DbqvMYDBUmJq7mzx+/DgoKKjDfj5BQUEMBgM3eVMgNjYWt5ACXXH06NERI0ZwOBx8hnTfPOokshOBbNWaCtLT052cnOTN2IMQam1t3bZt2+jRow0MDMzMzKZOnYqHplG8WtWW0mSaGDglEklZWdn27dvnzp2LEDIyMjp27Nj06dPxp3v37sX9GX7++edDhw7V1dVVVVXFx8fn5OR88cUXym6LIIjZs2f/+eefLS0tIpHot99+w+l48HS1bw70A6tXryb+GTpfAbFYPHjwYPK87T65ubljxozx9fWV7edz6NChDsc1lLV48eK4uLiEhIRuKODr4vr163PnzvX19a2uri4qKrKysuqBc2DOnDkEQXR9oIzi4uKgoKC4uLjKykp5eV6+fOnt7X3gwIFt27ZVVVXdvHlTX18/KCjo3r17Ctas2lKarvsa7NJp4v/06dMOS8Vms/l8vq+vb1JSEp6TnerRo0fLly8fPHiwrq6unp6evb39woUL8/Ly8KfUzi1YTExMfHy8VOJ///tfgiB+//33jz76aOTIkUZGRtra2gMGDHBzc/v222+pA58q3lzXQXeUXqdCd5ROBzKsr6+3t7efOnVq14rWibq6Oisrqw7HMiwrKzM2NsaThnb4oEEKHqewWxvx928rV65ECFF7qfXMOUAQhI+PD5vN7soa5s6du3nz5tbWVnlTFREE8cEHHxgaGopEIjJFLBaz2ew7d+4oWLNqS3UReh3Gqn3NQeDsdd0ROHtGfHy87Oj52LRp05YsWYInQ6UTOAmCCAsLs7Kyam1tVXcxXwuhoaHo33P89RilAmdhYeH69eulpqolJ06QFzhFIpG2tjbNefqUXWrEiBFffPHF48ePlVq5At0dODWxqhYAQAdBEPv27XNxcSH7SpH2799/7969pKQkpVY4Y8aM0tLSc+fOqa+Mr5H29vbeLoIi1dXVO3fuHD9+/ODBgxMTEwcNGkT9tNNudWfOnGlvb3dzc1NqozSXsrCwiI+Pt7W19fT03Lt3b21trVJb6XkQOAFQ3YMHDwICAng8np6enpeXF9kD+NSpU+Sgj+TwjW1tbUePHp0yZQqfz+dwOM7Ozjt27JBIJOTaWlpa1q1bhweANDExCQwMxNcdeVvPy8urrKyUfdpaWloaExOzf/9+su8yTbgp3C+//KLUUn2C4p1PbfCVk5Pj4+NjYGAgdUwVwIf79OnTCCHcMmj8+PGy54CbmxuZEhERgRCaPHkymUJGi+rq6qioKDwrjqmpaWhoKJ5clvTgwYOQkBAej8flct3d3a9du6agbI2NjUeOHAkICLC0tFyxYgWDwdi1a1dFRUVKSopSO/DPP/9ECBkbG8fExFhbW7NYLBsbm6ioqOfPn3d9qfT09NLS0qSkpPr6+iVLlvD5/NDQ0JMnT7a0tChVyB6j6QMgvCZKS0uPHTvW26V4fUlNbkqTWCxetmzZhg0bhELhgwcPFi1a5O3tfeHCBQ8Pj5CQEIIgQkJC8MUUy8jImDNnzqZNm44dO9be3v7jjz9GR0eXlpaSc1p9+OGHx48fP378uJubW319fVJSUnBw8NWrVz09PTssAG60Kdu4NzIy8p133lFhyms8uAe1Lai3t3deXt65c+fGjx+v7No0iuKdj2dHGTFiRFFR0cqVK7/66qvhw4f//fff1GOqYOXUw93U1EQ2cJU6B65du5aXlzdx4kRHR8fk5GSE0Llz5zw8PKKjo8nRlSsqKlxdXZubm/fv3z9p0qTHjx8vX77c1dX1ypUrrq6uCKGioiJXV1cul3vixAlXV9eHDx+uXr26uLhYqkjt7e2XLl1KSUk5deoUbqP0ySefREREODg4qLYD8QSx7733no+Pz6+//mpiYnLmzJlly5b98ssvf/zxB4/H6+JSfD5/1apVq1at+vvvv3/44YfDhw+npqYaGRnNmjUrPDzcw8MDjxynKbqvFhiecdI0a9as3j4LAELKP+NECGVnZ5Mpt2/fRggJhUIyBbfNJh96paWleXp6UlcSERHBZDLJKaPt7OwmTJhAzeDk5HT16lV5Zdi6dStCiDqpOEEQe/bssbe3F4vF+K1SzzgJgmAwGI6OjuRbDw+PTmcp7xM63fnEP8f0r7/+IlNkj6kCUodbXiL+ixwaGiqRSBYsWLB27Vpq/gULFiCEDh8+TKZUVFSw2ezRo0fjt2FhYQihEydOkBnKysrYbLbUM05cez9w4MDly5dTz9JOyXvG6efnhxCys7OjPgLH3ZwSEhLkrU21pQiCkEgkmZmZkZGRRkZGCKHhw4fT/wrEa/iMU73dknpYp72g5IHGQb1LtS6Murq6Li4u5FtnZ2dLS8u8vDz8L1vW9OnTr169Sk0RCoWtra1ku3x/f/+srKwlS5bcuHED19Dm5+fLu91ECOEKQCaTSaY8efJkzZo1+/fvJyc5UJaOjg51+qDMzMznz5/je50+rdOdj3G5XLLrNqJxTFUQFhYWHx9/8uRJNze3mpoa6lSyCKFTp05paWlRe7Dw+fxhw4bdunWrtLQUIYRnV8QBCbO0tHRycupwWywWS1dXVy3XUnxGTZ48mXp9CwwMRArr9lVbCiGEQ4Curi719NYcGhc41dUtqYfR6QUF+pkBAwZIVR/hoaaqqqo6zF9XV7du3TpnZ2djY2P873DNmjUIocbGRpxh165dhw4dKikp8fHxMTQ09Pf3T01NVVAAfEFsbW0lU9LS0urq6jw9PcknZ7g7SkJCAn5bVFSk+Eu1tbX1y+GXO935GL6/oVJ8TFWzYcMGFxeXrKyssLAwLa3/uwi3tLTU1dVJJBIej0edGxE/KSwsLGxpaWloaNDV1dXX15ctJNWTJ0/Onz/v5eW1e/fukSNHDhs2bPPmzXgkUdXY2toihPBUUVLbra6uVuNSBQUFn376qaOj4/jx41NSUoKCgq5cuSL1lLfXaVzg7KMSEhImTJhw69YtZZtjgL6LOgMBhi+vslcxLDAwcMOGDYsXLy4oKJBIJARBbNu2DVEGT8Zx7tKlS7W1tadOnSIIIjQ09Ouvv5ZXAAsLC6liLF++XOpmWqqqlpzzoEP19fUEQeDV9jOd7nwM9xqnpig+pqrJzMysq6tzdnZetmxZXl4emc5ms42MjHR0dDrsEeTl5cVmsw0MDJqbm8ViMXWFsi10tLW1/f39U1JSqqqqUlJSbGxs1q1bZ2dn5+7unpycrLhFT4dwy1ipO2+8c8zNzbu+VGVl5TfffDNu3LghQ4Z88cUXzs7OJ06cEIlE+/bt8/Ly0qwHnBA41eX777+PjY1VoZIW9F1isZh61btz5055eblQKOww8LS3t1+/fp3P50dFRZmamuILAbVSFCFkZGSEx3pkMplTpkzBzTIVdA556623EEK4Bk8t8MRBeLX9CZ2djzU3N5MTIqHOjqlqHj58uGjRop9//vnMmTMcDic4OJh67xUaGtrW1ibVlHfLli2DBg1qa2tDCE2dOhX9U2GLPXv2LD8/X97m9PT0wsPD09PTy8rKduzY8erVq/fff9/CwgI366Vv2rRpAoEgIyODbCWOEMLjUoWEhHRxqYCAAIFAEB0dzeFwkpOTRSJRamrqzJkz2Wy2UoXsOd322KhLjYO6PhBGb1Ew7oY8MABCr1NtAAQul+vm5nbjxg2xWJyTkzN8+HAWi5WZmUnmkWoYgpu5bt26tbq6urGx8cqVK7gv3cWLF3EGHo/n4eGRl5fX3NxcWVm5fv16hNDGjRvllUEikZiZmU2cOFFBOeU1DgoPD0cIlZSUUBOPHDmCEEpNTSVTvLy8TExMlGpdopk63fkEQQiFQh6P5+Pjk5WVJe+YKkCncVBDQ8Pw4cNPnz6N32ZmZjKZzEmTJr169QqnVFZWOjg42Nvbp6en19bW1tTU7N69W09Pj2zqUlRUZGJiIhAILly40NDQcO/ePTz7hVIDIHz66adSAyCQFFzBzp8/r6OjExwcXFBQ8OLFi0OHDnG5XBcXF3LwBKKj84rOUiNGjMA1yTS/QqfQ6zBy0N9//x0cHGxoaKinp+fm5vbbb7/JBs6qqqoVK1bY2NgwmcyBAwfOmDGDbPxGfQ708OHDt99+m8fjmZiYBAQEFBUVkWtobm5OSEgYMmQIh8MxNjaePn366dOnqUPrKdgEfRA4+yKlAifZe0QgEPzxxx9eXl76+vocDsfDw+PatWs4j9SzyfDwcIIgqqurly5dam1tzWQyzc3NFy5cGBsbizPgNpO5ublLly594403cD/O8ePH7927F9cryrN27Vp5IwctXbpU6l+yn58f+am3t7e+vj71/CcIIiwsTCAQkBdxgiDc3d37R6vaTnc+8c9oUPfv3/fz8zMwMJA6pgrIPorOzs6WPQeWL19Ovr1z547UQz7yz01NTc2qVavs7e2ZTKapqamvry81uhMEkZ+fHxISYmhoyOFwxo4de/bsWbJRyKJFi1TbPx2Oabx3716pbFlZWX5+fjwej8ViDR06dP369dT4R8g5rzpdSu36f+AsLCw0MjIi/0Ddvn3b19fX1taWGjjLy8ttbGzMzc3PnTvX0NBw9+5dDw8PXV1d6u8Z/7MLDg7G/xYvXryIzyoyQ2RkJI/Hu3DhQmNjo0gkWr16NUKIbOtPZxN0QODsi/pu16na2lqBQNDhWLUKvHjxgsPhREZGUhPxWLU//vijWgvYl2jIMIp9V4fnVa/o/4GTTrekTvs2Ef8ETjxbDYb7R1ZXV+O3ijvJ0dkEHRA4+6K+GzgJgvjzzz8HDBiwc+dOmvklEsm8efPMzc0rKirIxOLiYnt7e6k+ha8bCJxd0eF51Vu6O3D2fuMgOt2SOu3bRBo7diz52traGiFUXl6O3yruJEd/EwBolJEjR968efP8+fMdzscpq7KysqSk5PLly3w+n0xMTk5OTExMTEzstmKCfq7D86q/6uXASadbUqd9m6gLUsdwYrFYCCFyOEoFneSU2gQAmsbW1vbs2bOy83F2iM/nX7t2bdiwYdTELVu2kKO+vYbwWLV5eXllZWUMBuOTTz6RzcOQDzfjes11eF71V73cfQJ3S2poaBCLxdTYSe1mhPs2icXipqamrvT3wJ3k5s2b19rampmZmZSUFBoa+tVXX61atUpdmwAA9EV4rFrFeYh/9+8EUf2t8wAAD0lJREFUr7Per6ql0y2p075NdCjuJKeWTQAAAOj3ej9wbtq0ycTEJDo6+uLFi2Kx+P79+xEREVI1t5s3b3ZwcHjvvffOnz9fV1f3/Pnz5OTkzz//PCkpSakbxPfff//27dstLS1VVVVbt24l/undpcZNgK57/PhxUFBQh0/sgoKCGAwGHiRagdjYWNWGnwUAgM51X7sj+i0V6XRLUtC3SWpOqPj4eOLflSoBAQEEjU5ynXafUoBmL6gOQataqr/++mvgwIHffvut7EcHDx7EO7bTuT6Kiors7Ow++eQTmhvt061qAQBSUL/vjgJ6OHByuVzFY8304vrr6uqsrKw67JVYVlZmbGyMhyynM0kW7pVI88cD5yoA/Ul3B87er6oFgLR161aRSLRu3TrZjxYvXhwWFubr60tzVUKhcNasWTExMfCIGgCgXhA4gaYgCGLfvn0uLi54Dl6q/fv337t3LykpSakVzpgxo7S0VMEg6QAAoAIInLRoSBcu/BTWwcGBxWIZGxtPnTqVnJt348aNuDx4Hh+EUEZGBk4ZOHAgTsGd1V6+fHn9+nX8EW73hNMZDIaVlVVOTo6Pj4+BgYGenp6XlxfZzLgr66cpLy+vsrJSKBRKpZeWlsbExOzfv1/ZKdvwjMSK58sFVNAsq4uOHj06YsQIDoeDz/+7d+929xZ/+uknvC21zFadnp7u5OSk4Gfb2tq6bdu20aNHGxgYmJmZTZ06FQ/Wpni1qi2l0bqvFhieG9FE8xlnRUWFnZ2dubk5nqw4Pz8/NDSUwWBQmyDJPl8cPXr0gAEDqCnynkHi6T5cXV0VTA3RlfV3Os8Gnsdj06ZNUul+fn7Lli2j5qHzjJMgCDxRpbxZIKjgXCV6qVlWf3Lt2jUGg7FmzZqGhoaioiIrK6vs7GxHR0fcOLFbdX06qaKiosDAwOHDhxsaGsobNFQsFru5uQ0fPvzXX39tbGx8/PgxHtb0zp07Ctas2lJdhOAZJ8Di4uIePny4ffv26dOnGxoaOjk5HTlyxMLCIioqqrKyUi2bePny5Xfffefq6srlcseMGZOSkvLq1auVK1eqZeVkA2Z5GfBst9SxnxBCe/fuLSws3Lp1qwpbNDQ0ZDAYUpPoahR9fX3yDr53119fXx8YGDhz5swPP/xQ6qPy8vLo6GjcLKtTDg4OqampiYmJx44dU7q4fdzx48cJgli5cqW+vr6Dg8PTp0+HDRsmkUjIwcs0WUJCwoQJE27duqWgXmfNmjW3b9++cOHCpEmTOBzOoEGDDhw40OmUmaotpeEgcPYZeIDAgIAAMoXNZvv4+DQ1NamrNpLL5eLqTczZ2dnS0jIvL08tsSczM/P58+eurq7yMuCpbplMJpny5MmTNWvW7N+/n8vlqrZRHR2dDucrBlKgWVbXPX36FCE0YMAAMsXAwKC4uDg9Pb33CtWBoqKizz77bNKkSdTE77//PjY2VkElbWVl5Z49e8LDw83NzclELpfb3NysYOZzmkuNHDlyy5YtT548UfEr9TgInH0DHk1XV1dX6v8gPh1FIpFatmJkZCSVggcNrqqqUsv6FcMPaVpbW8kUXCnt6elJPlHG9z0JCQn4bVFRkeJ1trW1cTicbi12P0BAsyx1wFNHaKzq6uqdO3eOHz9+8ODBiYmJeB5vUqc/kzNnzrS3tytbQUJzKQsLi/j4eFtbW09Pz71799bW1iq1lZ4HgbNvYLPZPB6vubm5oaGBmo4racnpCLS0tF69ekXNIHsKMhgMeVupqamRqkrFIZMcc7+L61fMwsICIYQfTGLLly+XerQg9YzT0dFRwQrr6+sJgsCrVbv+1FDrdWiW1dbWdvTo0SlTpvD5fA6H4+zsvGPHDrISlc5uVwCP33n69GmEEG4ZNH78eJyI4doUNzc3MiUiIgIhNHnyZDKF/ClVV1dHRUXZ2tqyWCxTU9PQ0NDc3Fzq5h48eBASEsLj8bhcrru7+7Vr1xSUrbGx8ciRIwEBAZaWlitWrGAwGLt27aqoqEhJSVFqB+IZL4yNjWNiYqytrVkslo2NTVRUFHVccZWXSk9PLy0tTUpKqq+vX7JkCZ/PDw0NPXnyZEtLi1KF7Dnd9/gUGlzQRLNx0MKFCxFC1HmGm5ubLS0tORyOSCTCKU5OTpaWlmSGiooKJpMp1XjHzMyMnN/byckpOTkZv8bXzd9//53Mefv2bYSQUCgkU7qy/k799ddfCCGyHVCHlGocdP/+fYTQBx980GlOZc/Vvt5QS0oPNMvqtGlYd8Nje23atOn58+fV1dXffPONlpbW6tWrqXno7HYF8JTATU1NChJzc3O5XK5QKBSLxQRBNDc3u7i4UH/U5eXlNjY25ubm586da2houHv3roeHh66ublZWFs5QWFhoZGQkEAguXLjQ0NBw+/ZtX19fW1tbqcZBbW1tGRkZ5PClgwcPXr9+fVFRUaffQt6MwviL8Pn88PDw4uLiFy9eHDx4kMvlOjk51dbWKt4nSi11//79uLg4fENsZGQUGRl59epV6hBvdCAYOajfU6FVbX19PXmx3rNnD5kHt+z49ttvcbu+t99+WyAQSF1M/f39eTzekydPsrKydHR07t+/j9OFQiGPx/Px8VFw1ejK+ju9dEokEjMzM8UXenmX7/DwcIRQSUkJNfHIkSMIodTUVAUrxJQ9V+n8ieli4EQI/fXXX2SK7J8YNQZO3PZq165d1MQ9e/bY29vj6zuhZOAkCILBYDg6OpJvPTw8jI2Nyat/z0tLS/P09KSmREREMJnMuro6MoXObleATuAkCAI3mwoNDZVIJAsWLJCaPHzBggUIocOHD5MpFRUVbDZ79OjR+G1YWBhC6MSJE2SGsrIyNpstFThxrfvAgQOXL1+u1P8VeYETT5lsZ2fX2tpKJuLuSQkJCfLWptpSBEFIJJLMzMzIyEj8/Gj48OH0vwIBgfN1QH/IvWfPnkVHR9vZ2TGZTB6P5+fnd/nyZWqG2trayMhICwsLDofj5uaWk5MzevRoXLXw8ccf4zwPHjxwd3fncrnW1tbUa6VQKBQIBPfv3/fz8zMwMOBwOB4eHteuXVPX+t3d3Tu9dK5du1ZHR6esrEz2o6VLl0pVlvj5+ZGfent76+vrt7W1URcJCwsTCASvXr1SvFcJ5c9V3PQXVwWT8PPXgwcP4rddv+OUSsSXwvLy8q6vX8rnn3+OEKL+A3v8+DGPx6P+Z1I2cDKZTIFAQDNzr/jyyy8RQtQTks5uV4Bm4CQIIj4+HiE0YcKE6dOnt7e3Uz/i8XhaWlrUcE4QxKhRoxBCT58+JQgCV5s3NDRQMzg7O3cYOC0tLWNiYqh/BTolL3CGhoYihBYvXkxNzMvLQwiNGzdO3tpUWwq7cePGhx9+aGpqCoETdEBDBnnHgbN3y1BbWysQCDocq1aBFy9ecDicyMhIaiIeq5Z6U6iAUucqfl6lq6srlY4ndNyyZQt+28XAKXss8IPD3Nzcrq9fiuwd586dOxU/4iksLFS8Tqk7zl5XW1ubkJDw1ltvSbWAu3TpEpmHzm5XgH7glEgkLi4u1L9ZGD615Lly5Yq8c0+2H2dbW9v58+fDw8Nxi/Q333xz06ZNjx496vRbyAucq1atQgjFxsZSE3F7ezs7O3lrU2Gp/Pz8devWOTg4IISMjIwWLVp05coVTauqhcZBQIPweLy0tLQTJ07s2rWL5iIEQURFRRkaGm7YsIFMLCkpCQ0NjYuLmzNnjtoL2f8aavWtZlmqCQwM3LBhw+LFiwsKCvBVeNu2bUhmeupOd7taZGZm1tXVOTs7L1u2DN9+YWw228jISEdHh1qxSfLy8mKz2QYGBs3NzWKxmLpC2RY62tra/v7+KSkpVVVVKSkpNjY269ats7Ozc3d3T05OVtyip0O4JZpUzzS8c6hdTVReqrKy8ptvvhk3btyQIUO++OILZ2fnEydOiESiffv2eXl5qdzksJtA4ASaZeTIkTdv3jx//nyHA7/JqqysLCkpuXz5MhmxEELJycmJiYmJiYndVMgZM2YghKjdLVpaWi5fvszhcPBDHYSQhYVFWVkZmUEkEsl2U9PT0yOD35AhQ/bs2UN+1NzcnJOTQ769c+dOeXm5UCgko1EX10+Fe9SVlpZ29r3pwgVT0L2vh7W3t1+/fp3P50dFRZmamuKrcIcdfDvd7V338OHDRYsW/fzzz2fOnOFwOMHBwdXV1eSnoaGhbW1tUk15t2zZMmjQINwvdurUqQihjIwM8tNnz57l5+fL25yenl54eHh6enpZWdmOHTtevXr1/vvvW1hY4Ga99E2bNk0gEGRkZFBvi3GTq5CQkC4uFRAQIBAIoqOjORxOcnKySCRKTU2dOXOm5o6T0H03s1BVS1OvV9Xihz0kPKHpa6UrrWr7YkMtKT3QLKvXW9XiKeu3bt1aXV3d2Nh45coV3G6TOucund2uAJ2q2oaGhuHDh58+fRq/zczMZDKZkyZNIp/EV1ZWOjg42Nvbp6en19bW1tTU7N69W09Pj6x4LCoqMjExIVvV3rt3z8/Pz8zMjP6Qe4WFhZ9++qm8oSjlVdUSBHH+/HkdHZ3g4OCCgoIXL14cOnSIy+W6uLg0NjaSeWTPBzpLjRgxYvPmzY8fP6b5FTqF4Blnv9frgROocK726YZasrq7WRadpmHdqrq6eunSpdbW1kwm09zcfOHChbGxsfjrkA1W6ez2DuFRvaiys7OlEsPDw5cvX06+vXPnDvVGk/qnBHcRtre3ZzKZpqamvr6+1OhOEER+fn5ISIihoSGHwxk7duzZs2d9fHzwShYtWqTa/sF3gVKo3auwrKwsPz8/Ho/HYrGGDh26fv16avwj5JwPnS6ldhA4+z8InL1O087Vnm+o1VvNsjSKJrSP69M6PB96RXcHTnjGCQDoG82ygCbr8HzoryBwAgAQ6iPNsoDG6vB86K8gcAKgQfCgqXl5eWVlZQwG45NPPunJrdva2p49e9bQ0JBOZj6ff+3atWHDhlETt2zZ0hfvNensdoZ8PTmbvcbq8Hzor+SO+wwA6HmrV6/GAymAnkRntxPyp5IFrxu44wQAAACUAIETAAAAUAIETgAAAEAJEDgBAAAAJUDgBAAAAJQAgRMAAABQQrd3R8HTnQMF8KwUsKN6UXZ2NoJDAACgqftG88PjfwIAAAA9rFvHqmUQ0KsXAAAAoA2ecQIAAABKgMAJAAAAKAECJwAAAKAECJwAAACAEv4/0x8OF+BIUS4AAAAASUVORK5CYII=",
      "text/plain": [
       "<IPython.core.display.Image object>"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls4ml.utils.plot_model(hls_model, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "hls_model.write()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " ==  Bambu executed with: bambu -O3 -fPIC --std=c++14 --compiler=I386_CLANG11 -v4 -D__SYNTHESIS__ --top-fname=myproject --generate-interface=INFER --generate-tb=test_myproject.xml --simulator=VERILATOR --simulate model_single_dense/hls4ml_prj/firmware/myproject.cpp \n",
      "\n",
      "\n",
      "********************************************************************************\n",
      "                    ____                  _\n",
      "                   | __ )  __ _ _ __ ___ | |_   _   _\n",
      "                   |  _ \\ / _` | '_ ` _ \\| '_ \\| | | |\n",
      "                   | |_) | (_| | | | | | | |_) | |_| |\n",
      "                   |____/ \\__,_|_| |_| |_|_.__/ \\__,_|\n",
      "\n",
      "********************************************************************************\n",
      "                         High-Level Synthesis Tool\n",
      "\n",
      "                         Politecnico di Milano - DEIB\n",
      "                          System Architectures Group\n",
      "********************************************************************************\n",
      "                Copyright (C) 2004-2021 Politecnico di Milano\n",
      "Version: PandA 0.9.7-dev - Revision 50cb9328b7e885f87c45c88a801253f08b66c7de-openroad4\n",
      "\n",
      "Parameters parsed in 1.05 seconds\n",
      "\n",
      "Target technology = FPGA\n",
      "  Starting execution of Technology::LoadBuiltinTechnology\n",
      "  Ended execution of Technology::LoadBuiltinTechnology:+ in 0.00 seconds - Virtual Memory: 45MB\n",
      "  Starting execution of Technology::LoadDefaultTechnology\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 10\n",
      "  - combinational: 0\n",
      "  - others: 10\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 31\n",
      "  - combinational: 0\n",
      "  - others: 31\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 56\n",
      "  - combinational: 0\n",
      "  - others: 56\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 1\n",
      "  - combinational: 0\n",
      "  - others: 1\n",
      "\n",
      "Library Name     : CS_COMPONENT\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 17\n",
      "  - combinational: 0\n",
      "  - others: 17\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 14\n",
      "  - combinational: 0\n",
      "  - others: 14\n",
      "\n",
      "Library Name     : STD_COMMON\n",
      "  Total cells    : 57\n",
      "  - combinational: 0\n",
      "  - others: 57\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_PC\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_SOFT_FLOAT\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 72\n",
      "  - combinational: 0\n",
      "  - others: 72\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 4\n",
      "  - combinational: 0\n",
      "  - others: 4\n",
      "\n",
      "Library Name     : WBWrapper\n",
      "  Total cells    : 12\n",
      "  - combinational: 0\n",
      "  - others: 12\n",
      "\n",
      "  Ended execution of Technology::LoadDefaultTechnology:+ in 0.09 seconds - Virtual Memory: 68MB\n",
      "  Starting execution of Frontend::CreateTreeManager\n",
      "  Compilation time: 0.80 seconds;\n",
      "!! Unknown ext. calls:\n",
      "_ZNSt8ios_base4InitC1Ev\n",
      "_ZNSt8ios_base4InitD1Ev\n",
      "  Compilation time: 0.95 seconds;\n",
      "  Tree merging time: 0.10 seconds;\n",
      "!! Unknown ext. calls:\n",
      "_ZNSt8ios_base4InitC1Ev\n",
      "_ZNSt8ios_base4InitD1Ev\n",
      "  Ended execution of Frontend::CreateTreeManager:+ in 4.69 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CallGraphComputation\n",
      "  Ended execution of Frontend::CallGraphComputation:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      " (in-process)  /usr/local/include  /usr/lib/llvm-11/lib/clang/11.0.1/include  /usr/include/x86_64-linux-gnu  /usr/include  \n",
      "  Starting execution of Frontend::CallExprFix::myproject\n",
      "  Ended execution of Frontend::CallExprFix::myproject(1)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BlockFix::myproject\n",
      "  Ended execution of Frontend::BlockFix::myproject(1)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::HWCallInjection::myproject\n",
      "  Ended execution of Frontend::HWCallInjection::myproject(1)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CallGraphBuiltinCall::myproject\n",
      "  Ended execution of Frontend::CallGraphBuiltinCall::myproject(1)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RebuildInitialization::myproject\n",
      "  Ended execution of Frontend::RebuildInitialization::myproject(1)[1]:+ in 0.03 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::StringCstFix\n",
      "  Ended execution of Frontend::StringCstFix:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FixStructsPassedByValue::myproject\n",
      "  Ended execution of Frontend::FixStructsPassedByValue::myproject(1)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SwitchFix::myproject\n",
      "  Ended execution of Frontend::SwitchFix::myproject(2)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RemoveClobberGA::myproject\n",
      "  Ended execution of Frontend::RemoveClobberGA::myproject(3)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Technology::LoadDeviceTechnology\n",
      "Available devices:\n",
      " - 5CSEMA5F31C6\n",
      " - 5SGXEA7N2F45C1\n",
      " - EP2C70F896C6\n",
      " - EP2C70F896C6-R\n",
      " - EP4SGX530KH40C2\n",
      " - LFE335EA8FN484C\n",
      " - LFE5U85F8BG756C\n",
      " - LFE5UM85F8BG756C\n",
      " - asap7-BC\n",
      " - asap7-TC\n",
      " - asap7-WC\n",
      " - nangate45\n",
      " - nx1h140tsp\n",
      " - nx1h35S\n",
      " - xc4vlx100-10ff1513\n",
      " - xc5vlx110t-1ff1136\n",
      " - xc5vlx330t-2ff1738\n",
      " - xc5vlx50-3ff1153\n",
      " - xc6vlx240t-1ff1156\n",
      " - xc7a100t-1csg324-VVD\n",
      " - xc7vx330t-1ffg1157\n",
      " - xc7vx485t-2ffg1761-VVD\n",
      " - xc7vx690t-3ffg1930-VVD\n",
      " - xc7z020-1clg484\n",
      " - xc7z020-1clg484-VVD\n",
      " - xc7z020-1clg484-YOSYS-VVD\n",
      " - xc7z045-2ffg900-VVD\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3911\n",
      "  - combinational: 0\n",
      "  - others: 3911\n",
      "\n",
      "  Ended execution of Technology::LoadDeviceTechnology:+ in 0.15 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Technology::LoadTechnology\n",
      "  Ended execution of Technology::LoadTechnology in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FixVdef::myproject\n",
      "  Ended execution of Frontend::FixVdef::myproject(3)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::IrLowering::myproject\n",
      "  Ended execution of Frontend::IrLowering::myproject(4)[1]:+ in 0.14 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RebuildInitialization2::myproject\n",
      "  Ended execution of Frontend::RebuildInitialization2::myproject(4)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::UseCounting::myproject\n",
      "  Ended execution of Frontend::UseCounting::myproject(4)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ExtractGimpleCondOp::myproject\n",
      "  Ended execution of Frontend::ExtractGimpleCondOp::myproject(5)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::InterfaceInfer::myproject\n",
      "  Ended execution of Frontend::InterfaceInfer::myproject(6)[1]:+ in 0.27 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::UnComparisonLowering::myproject\n",
      "  Ended execution of Frontend::UnComparisonLowering::myproject(6)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CheckSystemType::myproject\n",
      "  Ended execution of Frontend::CheckSystemType::myproject(6)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ComputeImplicitCalls::myproject\n",
      "  Ended execution of Frontend::ComputeImplicitCalls::myproject(6)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FunctionCallTypeCleanup::myproject\n",
      "  Ended execution of Frontend::FunctionCallTypeCleanup::myproject(6)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ParmDeclTakenAddressFix::myproject\n",
      "  Ended execution of Frontend::ParmDeclTakenAddressFix::myproject(6)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::HDLVarDeclFix::myproject\n",
      "  Ended execution of Frontend::HDLVarDeclFix::myproject(6)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::Parm2SSA::myproject\n",
      "  Ended execution of Frontend::Parm2SSA::myproject(7)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DetermineMemoryAccesses::myproject\n",
      "  Ended execution of Frontend::DetermineMemoryAccesses::myproject(7)[1]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SoftFloatCgExt::myproject\n",
      "  Ended execution of Frontend::SoftFloatCgExt::myproject(8)[1]:+ in 0.10 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FunctionCallTypeCleanup::myproject(6)[1]\n",
      "  Ended execution of Frontend::FunctionCallTypeCleanup::myproject(8)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ParmDeclTakenAddressFix::myproject(6)[1]\n",
      "  Ended execution of Frontend::ParmDeclTakenAddressFix::myproject(8)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::HDLVarDeclFix::myproject(6)[1]\n",
      "  Ended execution of Frontend::HDLVarDeclFix::myproject(8)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::Parm2SSA::myproject(7)[1]\n",
      "  Ended execution of Frontend::Parm2SSA::myproject(8)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DetermineMemoryAccesses::myproject(7)[1]\n",
      "  Ended execution of Frontend::DetermineMemoryAccesses::myproject(8)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::eSSA::myproject\n",
      "  Ended execution of Frontend::eSSA::myproject(8)[1]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject\n",
      "  Ended execution of Frontend::BitValue::myproject(8)[2]:+ in 0.02 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(9)[2]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(8)[2]\n",
      "  Ended execution of Frontend::BitValue::myproject(9)[3]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(9)[2]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(9)[3]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject\n",
      "  Ended execution of Frontend::BitValueRange::myproject(9)[3]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::HLSDivCGExt::myproject\n",
      "  Ended execution of Frontend::HLSDivCGExt::myproject(9)[3]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PredicateStatements::myproject\n",
      "  Ended execution of Frontend::PredicateStatements::myproject(9)[3]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(9)[3]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(9)[3]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject\n",
      "  Ended execution of Frontend::PhiOpt::myproject(10)[3]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeElimination::myproject\n",
      "  Ended execution of Frontend::DeadCodeElimination::myproject(11)[3]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(9)[3]\n",
      "  Ended execution of Frontend::BitValue::myproject(11)[4]:+ in 0.02 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(9)[3]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(11)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(9)[3]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(11)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(9)[3]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(11)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(9)[3]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(11)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(10)[3]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(11)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeEliminationIPA\n",
      "  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ExtractPatterns::myproject\n",
      "  Ended execution of Frontend::ExtractPatterns::myproject(11)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SimpleCodeMotion::myproject\n",
      "  Ended execution of Frontend::SimpleCodeMotion::myproject(12)[4]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(11)[4]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(12)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(11)[4]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(12)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(11)[4]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(13)[4]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeElimination::myproject(11)[3]\n",
      "  Ended execution of Frontend::DeadCodeElimination::myproject(13)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeEliminationIPA\n",
      "  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ExtractPatterns::myproject(11)[4]\n",
      "  Ended execution of Frontend::ExtractPatterns::myproject(13)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SimpleCodeMotion::myproject(12)[4]\n",
      "  Ended execution of Frontend::SimpleCodeMotion::myproject(13)[4]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CSE::myproject\n",
      "  Ended execution of Frontend::CSE::myproject(14)[4]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(11)[4]\n",
      "  Ended execution of Frontend::BitValue::myproject(14)[5]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(11)[4]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(14)[5]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(11)[4]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(14)[5]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(12)[4]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(14)[5]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(12)[4]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(14)[5]:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(13)[4]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(14)[5]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeElimination::myproject(13)[4]\n",
      "  Ended execution of Frontend::DeadCodeElimination::myproject(14)[5]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeEliminationIPA\n",
      "  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ExtractPatterns::myproject(13)[4]\n",
      "  Ended execution of Frontend::ExtractPatterns::myproject(14)[5]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SimpleCodeMotion::myproject(13)[4]\n",
      "  Ended execution of Frontend::SimpleCodeMotion::myproject(14)[5]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FanoutOpt::myproject\n",
      "  Ended execution of Frontend::FanoutOpt::myproject(15)[5]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(14)[5]\n",
      "  Ended execution of Frontend::BitValue::myproject(15)[6]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(14)[5]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(14)[5]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(14)[5]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(14)[5]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(14)[5]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeElimination::myproject(14)[5]\n",
      "  Ended execution of Frontend::DeadCodeElimination::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeEliminationIPA\n",
      "  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ExtractPatterns::myproject(14)[5]\n",
      "  Ended execution of Frontend::ExtractPatterns::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SimpleCodeMotion::myproject(14)[5]\n",
      "  Ended execution of Frontend::SimpleCodeMotion::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CSE::myproject(14)[4]\n",
      "  Ended execution of Frontend::CSE::myproject(15)[6]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::LutTransformation::myproject\n",
      "  Ended execution of Frontend::LutTransformation::myproject(16)[6]:+ in 0.09 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(15)[6]\n",
      "  Ended execution of Frontend::BitValue::myproject(16)[7]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(15)[6]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(17)[7]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(16)[7]\n",
      "  Ended execution of Frontend::BitValue::myproject(17)[8]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(17)[7]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(17)[8]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(15)[6]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(17)[8]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(15)[6]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(17)[8]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(15)[6]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(17)[8]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(15)[6]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(17)[8]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeElimination::myproject(15)[6]\n",
      "  Ended execution of Frontend::DeadCodeElimination::myproject(18)[8]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(17)[8]\n",
      "  Ended execution of Frontend::BitValue::myproject(18)[9]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(17)[8]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(17)[8]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(17)[8]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(17)[8]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(17)[8]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeEliminationIPA\n",
      "  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ExtractPatterns::myproject(15)[6]\n",
      "  Ended execution of Frontend::ExtractPatterns::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SimpleCodeMotion::myproject(15)[6]\n",
      "  Ended execution of Frontend::SimpleCodeMotion::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CSE::myproject(15)[6]\n",
      "  Ended execution of Frontend::CSE::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FanoutOpt::myproject(15)[5]\n",
      "  Ended execution of Frontend::FanoutOpt::myproject(18)[9]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::LutTransformation::myproject(16)[6]\n",
      "  Ended execution of Frontend::LutTransformation::myproject(19)[9]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(18)[9]\n",
      "  Ended execution of Frontend::BitValue::myproject(19)[10]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(18)[9]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(20)[10]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(19)[10]\n",
      "  Ended execution of Frontend::BitValue::myproject(20)[11]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(20)[10]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(20)[11]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(18)[9]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(20)[11]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(18)[9]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(20)[11]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(18)[9]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(20)[11]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(18)[9]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(20)[11]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeElimination::myproject(18)[8]\n",
      "  Ended execution of Frontend::DeadCodeElimination::myproject(21)[11]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValue::myproject(20)[11]\n",
      "  Ended execution of Frontend::BitValue::myproject(21)[12]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(20)[11]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(20)[11]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ShortCircuitTAF::myproject(20)[11]\n",
      "  Ended execution of Frontend::ShortCircuitTAF::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::MultiWayIf::myproject(20)[11]\n",
      "  Ended execution of Frontend::MultiWayIf::myproject(21)[12]:= in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::PhiOpt::myproject(20)[11]\n",
      "  Ended execution of Frontend::PhiOpt::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeEliminationIPA\n",
      "  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ExtractPatterns::myproject(18)[9]\n",
      "  Ended execution of Frontend::ExtractPatterns::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SimpleCodeMotion::myproject(18)[9]\n",
      "  Ended execution of Frontend::SimpleCodeMotion::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CSE::myproject(18)[9]\n",
      "  Ended execution of Frontend::CSE::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FanoutOpt::myproject(18)[9]\n",
      "  Ended execution of Frontend::FanoutOpt::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::LutTransformation::myproject(19)[9]\n",
      "  Ended execution of Frontend::LutTransformation::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(LutTransformation)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(LutTransformation) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SplitReturn::myproject\n",
      "  Ended execution of Frontend::SplitReturn::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteBBGraph::myproject\n",
      "  Ended execution of Frontend::CompleteBBGraph::myproject(21)[12] in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SplitReturn)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SplitReturn) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::FunctionCallOpt::myproject\n",
      "  Ended execution of Frontend::FunctionCallOpt::myproject(21)[12]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BasicBlocksCfgComputation::myproject\n",
      "  Ended execution of Frontend::BasicBlocksCfgComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DomPostDomComputation::myproject\n",
      "  Ended execution of Frontend::DomPostDomComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::LoopsComputation::myproject\n",
      "  Ended execution of Frontend::LoopsComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BBFeedbackEdgesIdentification::myproject\n",
      "  Ended execution of Frontend::BBFeedbackEdgesIdentification::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BBOrderComputation::myproject\n",
      "  Ended execution of Frontend::BBOrderComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::AddBbEcfgdges::myproject\n",
      "  Ended execution of Frontend::AddBbEcfgdges::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BBControlDependenceComputation::myproject\n",
      "  Ended execution of Frontend::BBControlDependenceComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BBReachabilityComputation::myproject\n",
      "  Ended execution of Frontend::BBReachabilityComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BuildVirtualPhi::myproject\n",
      "  Ended execution of Frontend::BuildVirtualPhi::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultipleEntryIfReduction)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultipleEntryIfReduction) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::NiSsaLiveness::myproject\n",
      "  Ended execution of Frontend::NiSsaLiveness::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(NiSsaLiveness)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(NiSsaLiveness) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::OperationsCfgComputation::myproject\n",
      "  Ended execution of Frontend::OperationsCfgComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::OpFeedbackEdgesIdentification::myproject\n",
      "  Ended execution of Frontend::OpFeedbackEdgesIdentification::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::OpOrderComputation::myproject\n",
      "  Ended execution of Frontend::OpOrderComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::OpControlDependenceComputation::myproject\n",
      "  Ended execution of Frontend::OpControlDependenceComputation::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(OpControlDependenceComputation)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(OpControlDependenceComputation) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::OpReachabilityComputation::myproject\n",
      "  Ended execution of Frontend::OpReachabilityComputation::myproject(21)[12] in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::AddArtificialCallFlowEdges::myproject\n",
      "  Ended execution of Frontend::AddArtificialCallFlowEdges::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(AddArtificialCallFlowEdges)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(AddArtificialCallFlowEdges) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::AddOpExitFlowEdges::myproject\n",
      "  Ended execution of Frontend::AddOpExitFlowEdges::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(AddOpExitFlowEdges)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(AddOpExitFlowEdges) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::VarAnalysis::myproject\n",
      "  Ended execution of Frontend::VarAnalysis::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::ScalarSsaDataFlowAnalysis::myproject\n",
      "  Ended execution of Frontend::ScalarSsaDataFlowAnalysis::myproject(21)[12]:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ScalarSsaDataFlowAnalysis)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ScalarSsaDataFlowAnalysis) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::VirtualAggregateDataFlowAnalysis::myproject\n",
      "  Ended execution of Frontend::VirtualAggregateDataFlowAnalysis::myproject(21)[12]:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(VirtualAggregateDataFlowAnalysis)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(VirtualAggregateDataFlowAnalysis) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BambuFrontendFlow\n",
      "  Ended execution of Frontend::BambuFrontendFlow in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::DominatorFunctionAllocation\n",
      "    Functions to be synthesized:\n",
      "      myproject\n",
      "  Ended execution of HLS::DominatorFunctionAllocation:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::DominatorMemoryAllocation(ALL_BRAM-NN)\n",
      "  \n",
      "    Memory allocation information:\n",
      "      Internal variable: w2 - 422751 - w2 in function myproject\n",
      "        Id: 422751\n",
      "        Base Address: 256\n",
      "        Size: 256\n",
      "        Is a private memory\n",
      "        Is a Read Only Memory\n",
      "        The variable is always accessed with the same data size\n",
      "        Number of functions in which is used: 1\n",
      "        Maximum number of references per function: 4\n",
      "        Maximum number of loads per function: 4\n",
      "      Internal variable: internal_423023 - 423023 - internal_423023 in function myproject\n",
      "        Id: 423023\n",
      "        Base Address: 256\n",
      "        Size: 256\n",
      "        Is a private memory\n",
      "        The variable is always accessed with the same data size\n",
      "        Number of functions in which is used: 1\n",
      "        Maximum number of references per function: 8\n",
      "        Maximum number of loads per function: 4\n",
      "    This function performs unaligned accesses: myproject\n",
      "      BRAM bitsize: 32\n",
      "      Spec may not exploit DATA bus width\n",
      "      All the data have a known address\n",
      "      Internal data is not externally accessible\n",
      "      DATA bus bitsize: 32\n",
      "      ADDRESS bus bitsize: 9\n",
      "      SIZE bus bitsize: 6\n",
      "      Code has LOADs or STOREs with unaligned accesses\n",
      "      Internally allocated memory (no private memories): 0\n",
      "      Internally allocated memory: 512\n",
      "  \n",
      "  Ended execution of HLS::DominatorMemoryAllocation(ALL_BRAM-NN):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::HLSFunctionBitValue::myproject\n",
      "  Ended execution of HLS::HLSFunctionBitValue::myproject(21)(13)(2):+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueIPA\n",
      "  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueOpt::myproject(21)[12]\n",
      "  Ended execution of Frontend::BitValueOpt::myproject(21)[13]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::RangeAnalysis\n",
      "  Ended execution of Frontend::RangeAnalysis:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BitValueRange::myproject(21)[12]\n",
      "  Ended execution of Frontend::BitValueRange::myproject(21)[13]:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::CompleteCallGraph\n",
      "  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(InterfaceInfer) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(IrLowering) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::DeadCodeEliminationIPA\n",
      "  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(LutTransformation)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(LutTransformation) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SplitReturn)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SplitReturn) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallOpt)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallOpt) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultipleEntryIfReduction)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultipleEntryIfReduction) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(NiSsaLiveness)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(NiSsaLiveness) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(OpControlDependenceComputation)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(OpControlDependenceComputation) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(AddArtificialCallFlowEdges)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(AddArtificialCallFlowEdges) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(AddOpExitFlowEdges)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(AddOpExitFlowEdges) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ScalarSsaDataFlowAnalysis)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ScalarSsaDataFlowAnalysis) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(VirtualAggregateDataFlowAnalysis)\n",
      "  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(VirtualAggregateDataFlowAnalysis) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of Frontend::BambuFrontendFlow\n",
      "  Ended execution of Frontend::BambuFrontendFlow in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::DominatorMemoryAllocation(ALL_BRAM-NN)\n",
      "  \n",
      "    Memory allocation information:\n",
      "      Internal variable: w2 - 422751 - w2 in function myproject\n",
      "        Id: 422751\n",
      "        Base Address: 256\n",
      "        Size: 256\n",
      "        Is a private memory\n",
      "        Is a Read Only Memory\n",
      "        The variable is always accessed with the same data size\n",
      "        The variable has been trimmed to bitsize: 32 with bit-value pattern: UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU\n",
      "        Number of functions in which is used: 1\n",
      "        Maximum number of references per function: 4\n",
      "        Maximum number of loads per function: 4\n",
      "      Internal variable: internal_423023 - 423023 - internal_423023 in function myproject\n",
      "        Id: 423023\n",
      "        Base Address: 256\n",
      "        Size: 256\n",
      "        Is a private memory\n",
      "        The variable is always accessed with the same data size\n",
      "        The variable has been trimmed to bitsize: 32 with bit-value pattern: UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU\n",
      "        Number of functions in which is used: 1\n",
      "        Maximum number of references per function: 8\n",
      "        Maximum number of loads per function: 4\n",
      "    This function performs unaligned accesses: myproject\n",
      "      BRAM bitsize: 32\n",
      "      Spec may not exploit DATA bus width\n",
      "      All the data have a known address\n",
      "      Internal data is not externally accessible\n",
      "      DATA bus bitsize: 32\n",
      "      ADDRESS bus bitsize: 9\n",
      "      SIZE bus bitsize: 6\n",
      "      Code has LOADs or STOREs with unaligned accesses\n",
      "      Internally allocated memory (no private memories): 0\n",
      "      Internally allocated memory: 512\n",
      "  \n",
      "  Ended execution of HLS::DominatorMemoryAllocation(ALL_BRAM-NN):= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::InitializeHLS::myproject\n",
      "  Ended execution of HLS::InitializeHLS::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::Allocation::myproject\n",
      "    Module allocation information for function myproject:\n",
      "integer ii=0;\n",
      "reg [16-1:0] reg__const_size_in_1;\n",
      "assign _const_size_in_1 = reg__const_size_in_1;\n",
      "always @(*)\n",
      "begin\n",
      "  reg__const_size_in_1 = 0;\n",
      "  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)\n",
      "  begin\n",
      "    reg__const_size_in_1 = (in1[(BITSIZE_in1)*ii+:BITSIZE_in1]>=16)?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:(reg__const_size_in_1^((((BITSIZE_in2>=16?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:{{(16<BITSIZE_in2 ? 1 : 16-BITSIZE_in2){1'b0}},in2[(BITSIZE_in2)*ii+:BITSIZE_in2]})<<in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)^reg__const_size_in_1) & (((in1[(BITSIZE_in1)*ii+:BITSIZE_in1]+in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)>16) ? ((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)) : ((((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))>>(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)))));\n",
      "  end\n",
      "end\n",
      "assign _const_size_in_1_vld = |start_port;\n",
      "integer ii=0;\n",
      "reg [16-1:0] reg__const_size_out_1;\n",
      "assign _const_size_out_1 = reg__const_size_out_1;\n",
      "always @(*)\n",
      "begin\n",
      "  reg__const_size_out_1 = 0;\n",
      "  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)\n",
      "  begin\n",
      "    reg__const_size_out_1 = (in1[(BITSIZE_in1)*ii+:BITSIZE_in1]>=16)?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:(reg__const_size_out_1^((((BITSIZE_in2>=16?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:{{(16<BITSIZE_in2 ? 1 : 16-BITSIZE_in2){1'b0}},in2[(BITSIZE_in2)*ii+:BITSIZE_in2]})<<in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)^reg__const_size_out_1) & (((in1[(BITSIZE_in1)*ii+:BITSIZE_in1]+in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)>16) ? ((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)) : ((((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))>>(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)))));\n",
      "  end\n",
      "end\n",
      "assign _const_size_out_1_vld = |start_port;\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:27: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[7].type_size << \"-1:0] \" << _ports_out[7].name << \";\\n\";\n",
      "                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:66: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[7].type_size << \"-1:0] \" << _ports_out[7].name << \";\\n\";\n",
      "                                                                 ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:27: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[8].type_size << \"-1:0] \" << _ports_out[8].name << \";\\n\";\n",
      "                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:66: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[8].type_size << \"-1:0] \" << _ports_out[8].name << \";\\n\";\n",
      "                                                                 ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:236:29: warning: array index 5 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"assign \" << _ports_out[5].name << \" = (\" << _ports_in[2].name << \"[0]) & (|(\" << _ports_in[3].name << \"[(BITSIZE_\" << _ports_in[3].name << \")*0+:BITSIZE_\" << _ports_in[3].name<<\"]));\\n\";\n",
      "                            ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:237:29: warning: array index 6 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"assign \" << _ports_out[6].name << \" = (\" << _ports_in[2].name << \"[1]) & (|(\" << _ports_in[3].name << \"[(BITSIZE_\" << _ports_in[3].name << \")*1+:BITSIZE_\" << _ports_in[3].name<<\"]));\\n\";\n",
      "                            ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:244:24: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"  \" << _ports_out[7].name << \" = 0;\\n\";\n",
      "                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:245:24: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"  \" << _ports_out[8].name << \" = 0;\\n\";\n",
      "                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:865: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1087: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1129: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1351: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1566: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1790: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:783: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:924: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:966: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1020: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1067: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1210: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:865: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1087: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1129: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1351: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1566: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1790: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:783: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:924: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:966: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1020: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1067: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1210: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "56 warnings generated.\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:27: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[7].type_size << \"-1:0] \" << _ports_out[7].name << \";\\n\";\n",
      "                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:66: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[7].type_size << \"-1:0] \" << _ports_out[7].name << \";\\n\";\n",
      "                                                                 ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:27: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[8].type_size << \"-1:0] \" << _ports_out[8].name << \";\\n\";\n",
      "                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:66: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"reg [\" << _ports_out[8].type_size << \"-1:0] \" << _ports_out[8].name << \";\\n\";\n",
      "                                                                 ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:236:29: warning: array index 5 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"assign \" << _ports_out[5].name << \" = (\" << _ports_in[2].name << \"[0]) & (|(\" << _ports_in[3].name << \"[(BITSIZE_\" << _ports_in[3].name << \")*0+:BITSIZE_\" << _ports_in[3].name<<\"]));\\n\";\n",
      "                            ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:237:29: warning: array index 6 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"assign \" << _ports_out[6].name << \" = (\" << _ports_in[2].name << \"[1]) & (|(\" << _ports_in[3].name << \"[(BITSIZE_\" << _ports_in[3].name << \")*1+:BITSIZE_\" << _ports_in[3].name<<\"]));\\n\";\n",
      "                            ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:244:24: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"  \" << _ports_out[7].name << \" = 0;\\n\";\n",
      "                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:245:24: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "  std::cout << \"  \" << _ports_out[8].name << \" = 0;\\n\";\n",
      "                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:865: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1087: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1129: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1351: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1566: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1790: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*0+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:783: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:924: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:966: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1020: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1067: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1210: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[7].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[7].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[7].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[7].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[7].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[7].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*0+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[7].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[7].type_size << \") ? ((({(\" << _ports_out[7].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[7].type_size << \"){1'b1}})))<<(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[7].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*0+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:865: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1087: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1129: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1351: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1566: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1790: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]})<<{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]+{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})>>({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<({\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" <<  _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0}))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]-{\" << _ports_in[6].name << \"_0[\" << log2nbyte << \"*1+:\" << log2nbyte<< \"],3'b0})))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                             ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:783: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:924: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:966: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1020: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1067: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1210: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]\n",
      "    std::cout << \"      \" << _ports_out[8].name << \" = (\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]>=\" << _ports_out[8].type_size << \")?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:(\" << _ports_out[8].name << \"^((((BITSIZE_\" <<  _ports_in[5].name <<\">\" << _ports_out[8].type_size << \"?\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]:{{(\" << _ports_out[8].type_size << \"< BITSIZE_\" <<  _ports_in[5].name <<\" ? 1 : \" << _ports_out[8].type_size << \"-BITSIZE_\" <<  _ports_in[5].name <<\"){1'b0}},\" <<  _ports_in[5].name <<\"[(BITSIZE_\" <<  _ports_in[5].name <<\")*1+:BITSIZE_\" <<  _ports_in[5].name<<\"]}))^\" << _ports_out[8].name << \") & (((\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].nam//T\n",
      "integer ii=0;\n",
      "reg [4-1:0] _dense_1_input_address0;\n",
      "reg [4-1:0] _dense_1_input_address1;\n",
      "reg [(PORTSIZE_out1*BITSIZE_out1)+(-1):0] out1;\n",
      "reg [(PORTSIZE_in1*2)+(-1):0] in4_0;\n",
      "always @(*)\n",
      "begin\n",
      "  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)\n",
      "    in4_0[2*ii+:2] = in4[(BITSIZE_in4)*ii+:2];\n",
      "end\n",
      "reg [(PORTSIZE_in1*2)+(-1):0] in4_reg;\n",
      "always @(posedge clock 1RESET_EDGE)\n",
      "  if (1RESET_VALUE)\n",
      "    in4_reg <= 0;\n",
      "  else\n",
      "    for(ii=0; ii<PORTSIZE_in1; ii=ii+1)\n",
      "      in4_reg[2*ii+:2] <= in4_0[2*ii+:2];\n",
      "always @(*)\n",
      "begin\n",
      "  _dense_1_input_address0 = {4{1'b1}};\n",
      "  _dense_1_input_address1 = {4{1'b1}};\n",
      "  if(start_port[0])\n",
      "  begin\n",
      "    _dense_1_input_address0 = _dense_1_input_address0 & (in4[(BITSIZE_in4)*0+:6] / 4);\n",
      "  end\n",
      "  if(start_port[1])\n",
      "  begin\n",
      "    _dense_1_input_address1 = _dense_1_input_address1 & (in4[(BITSIZE_in4)*1+:6] / 4);\n",
      "  end\n",
      "end\n",
      "assign _dense_1_input_ce0 = start_port[0];\n",
      "assign _dense_1_input_ce1 = start_port[1];\n",
      "always @(*)\n",
      "begin\n",
      "  out1[(BITSIZE_out1)*0+:BITSIZE_out1] = _dense_1_input_q0 >> {in4_reg[2*0+:2],3'b0};\n",
      "  out1[(BITSIZE_out1)*1+:BITSIZE_out1] = _dense_1_input_q1 >> {in4_reg[2*1+:2],3'b0};\n",
      "end\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:230:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*0+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[7].name <<\" >> {\"<< _ports_in[6].name << \"_reg[\" << log2nbyte << \"*0+:\" << log2nbyte << \"],3'b0};\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:232:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*0+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[7].name <<\";\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:234:133: warning: array index 8 is past the end of the array (which contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*1+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[8].name <<\" >> {\"<< _ports_in[6].name << \"_reg[\" << log2nbyte << \"*1+:\" << log2nbyte << \"],3'b0};\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:236:133: warning: array index 8 is past the end of the array (which contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*1+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[8].name <<\";\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "4 warnings generated.\n",
      "e<<\"])>\" << _ports_out[8].type_size << \") ? ((({(\" << _ports_out[8].type_size << \"){1'b1}}))) : ((((({(\" << _ports_out[8].type_size << \"){1'b1}})))<<(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"]))>>(\" << _ports_out[8].type_size << \"-\" <<  _ports_in[4].name <<\"[(BITSIZE_\" <<  _ports_in[4].name <<\")*1+:BITSIZE_\" <<  _ports_in[4].name<<\"])))));\\n\";\n",
      "                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here\n",
      "   parameter _ports_out[5];\n",
      "   ^\n",
      "56 warnings generated.\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:230:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*0+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[7].name <<\" >> {\"<< _ports_in[6].name << \"_reg[\" << log2nbyte << \"*0+:\" << log2nbyte << \"],3'b0};\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:232:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*0+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[7].name <<\";\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:234:133: warning: array index 8 is past the end of the array (which contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*1+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[8].name <<\" >> {\"<< _ports_in[6].name << \"_reg[\" << log2nbyte << \"*1+:\" << log2nbyte << \"],3'b0};\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:236:133: warning: array index 8 is past the end of the array (which //T\n",
      "integer ii=0;\n",
      "reg [2-1:0] _layer2_out_address0;\n",
      "reg [2-1:0] _layer2_out_address1;\n",
      "reg [16-1:0] _layer2_out_d0;\n",
      "reg [16-1:0] _layer2_out_d1;\n",
      "reg [(PORTSIZE_in1*2)+(-1):0] in4_0;\n",
      "always @(*)\n",
      "begin\n",
      "  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)\n",
      "    in4_0[2*ii+:2] = in4[(BITSIZE_in4)*ii+:2];\n",
      "end\n",
      "always @(*)\n",
      "begin\n",
      "  _layer2_out_address0 = {2{1'b1}};\n",
      "  _layer2_out_address1 = {2{1'b1}};\n",
      "  if(start_port[0])\n",
      "  begin\n",
      "    _layer2_out_address0 = _layer2_out_address0 & (in4[(BITSIZE_in4)*0+:4] / 4);\n",
      "  end\n",
      "  if(start_port[1])\n",
      "  begin\n",
      "    _layer2_out_address1 = _layer2_out_address1 & (in4[(BITSIZE_in4)*1+:4] / 4);\n",
      "  end\n",
      "end\n",
      "assign _layer2_out_ce0 = start_port[0];\n",
      "assign _layer2_out_ce1 = start_port[1];\n",
      "assign _layer2_out_we0 = (start_port[0]) & (|(in1[(BITSIZE_in1)*0+:BITSIZE_in1]));\n",
      "assign _layer2_out_we1 = (start_port[1]) & (|(in1[(BITSIZE_in1)*1+:BITSIZE_in1]));\n",
      "always @(*)\n",
      "begin\n",
      "  _layer2_out_d0 = 0;\n",
      "  _layer2_out_d1 = 0;\n",
      "    if(start_port[0])\n",
      "      _layer2_out_d0 = (in2[(BITSIZE_in2)*0+:BITSIZE_in2]>=16)?in3[(BITSIZE_in3)*0+:BITSIZE_in3]:(_layer2_out_d0^((((BITSIZE_in3>16?in3[(BITSIZE_in3)*0+:BITSIZE_in3]:{{(16< BITSIZE_in3 ? 1 : 16-BITSIZE_in3){1'b0}},in3[(BITSIZE_in3)*0+:BITSIZE_in3]})<<{in4_0[2*0+:2],3'b0})^_layer2_out_d0) & (((in2[(BITSIZE_in2)*0+:BITSIZE_in2]+{in4_0[2*0+:2],3'b0})>16) ? ((({(16){1'b1}})>>({in4_0[2*0+:2],3'b0}))<<({in4_0[2*0+:2],3'b0})) : ((((({(16){1'b1}})>>({in4_0[2*0+:2],3'b0}))<<({in4_0[2*0+:2],3'b0}))<<(16-in2[(BITSIZE_in2)*0+:BITSIZE_in2]-{in4_0[2*0+:2],3'b0}))>>(16-in2[(BITSIZE_in2)*0+:BITSIZE_in2]-{in4_0[2*0+:2],3'b0})))));\n",
      "    if(start_port[1])\n",
      "      _layer2_out_d1 = (in2[(BITSIZE_in2)*1+:BITSIZE_in2]>=16)?in3[(BITSIZE_in3)*1+:BITSIZE_in3]:(_layer2_out_d1^((((BITSIZE_in3>16?in3[(BITSIZE_in3)*1+:BITSIZE_in3]:{{(16< BITSIZE_in3 ? 1 : 16-BITSIZE_in3){1'b0}},in3[(BITSIZE_in3)*1+:BITSIZE_in3]})<<{in4_0[2*1+:2],3'b0})^_layer2_out_d1) & (((in2[(BITSIZE_in2)*1+:BITSIZE_in2]+{in4_0[2*1+:2],3'b0})>16) ? ((({(16){1'b1}})>>({in4_0[2*1+:2],3'b0}))<<({in4_0[2*1+:2],3'b0})) : ((((({(16){1'b1}})>>({in4_0[2*1+:2],3'b0}))<<({in4_0[2*1+:2],3'b0}))<<(16-in2[(BITSIZE_in2)*1+:BITSIZE_in2]-{in4_0[2*1+:2],3'b0}))>>(16-in2[(BITSIZE_in2)*1+:BITSIZE_in2]-{in4_0[2*1+:2],3'b0})))));\n",
      "end\n",
      "      contains 7 elements) [-Warray-bounds]\n",
      "    std::cout << \"  \" << _ports_out[0].name << \"[(BITSIZE_\" << _ports_out[0].name <<\")*1+:BITSIZE_\" << _ports_out[0].name<<\"] = \"<< _ports_in[8].name <<\";\" <<std::endl;\n",
      "                                                                                                                                    ^         ~\n",
      "/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here\n",
      "   parameter _ports_in[7];\n",
      "   ^\n",
      "4 warnings generated.\n",
      "Number of complex operations: 17\n",
      "      Number of complex operations: 17\n",
      "  Ended execution of HLS::Allocation::myproject(21)(13)(2):+ in 1.86 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::ParametricListBased(DynamicMobility)::myproject\n",
      "    Scheduling Information of function myproject:\n",
      "      Number of control steps: 12\n",
      "      Operation ENTRY(ENTRY) scheduled at control step (0-0) on functional unit entry_FU_2\n",
      "      Operation myproject_422558_423029(addr_expr) scheduled at control step (1-1) on functional unit addr_expr_FU_4\n",
      "      Operation myproject_422558_423235(pointer_plus_expr) scheduled at control step (1-1) on functional unit ui_pointer_plus_expr_FU_32_0_32_58\n",
      "      Operation myproject_422558_423237(pointer_plus_expr) scheduled at control step (1-1) on functional unit ui_pointer_plus_expr_FU_32_0_32_59\n",
      "      Operation myproject_422558_423239(pointer_plus_expr) scheduled at control step (1-1) on functional unit ui_pointer_plus_expr_FU_32_0_32_60\n",
      "      Operation myproject_422558_423297(addr_expr) scheduled at control step (1-1) on functional unit addr_expr_FU_32\n",
      "      Operation myproject_422558_423495(const_size_in_1_bambu_artificial_ParmMgr_Write_valid) scheduled at control step (1-1) on functional unit const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen_65\n",
      "      Operation myproject_422558_423508(const_size_out_1_bambu_artificial_ParmMgr_Write_valid) scheduled at control step (1-1) on functional unit const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen_66\n",
      "      Operation myproject_422558_422654(gimple_phi) scheduled at control step (2-2) on functional unit gimple_phi_FU_5\n",
      "      Operation myproject_422558_422655(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_32_32_32_61\n",
      "      Operation myproject_422558_422657(lshift_expr) scheduled at control step (2-2) on functional unit ui_lshift_expr_FU_32_0_32_53\n",
      "      Operation myproject_422558_422660(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422668(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422670(bit_ior_expr) scheduled at control step (2-2) on functional unit ui_bit_ior_expr_FU_8_0_8_48\n",
      "      Operation myproject_422558_422671(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422679(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422681(bit_ior_expr) scheduled at control step (2-2) on functional unit ui_bit_ior_expr_FU_8_0_8_49\n",
      "      Operation myproject_422558_422682(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422690(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422692(bit_ior_expr) scheduled at control step (2-2) on functional unit ui_bit_ior_expr_FU_8_0_8_50\n",
      "      Operation myproject_422558_422693(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422701(pointer_plus_expr) scheduled at control step (2-2) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_422703(plus_expr) scheduled at control step (2-2) on functional unit ui_plus_expr_FU_32_0_32_57\n",
      "      Operation myproject_422558_423291(lshift_expr) scheduled at control step (2-2) on functional unit ui_lshift_expr_FU_32_0_32_55\n",
      "      Operation myproject_422558_423299(lshift_expr) scheduled at control step (2-2) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423318(lshift_expr) scheduled at control step (2-2) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423337(lshift_expr) scheduled at control step (2-2) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423356(lshift_expr) scheduled at control step (2-2) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423376(eq_expr) scheduled at control step (2-2) on functional unit ui_eq_expr_FU_32_0_32_51\n",
      "      Operation myproject_422558_423458(dense_1_input_bambu_artificial_ParmMgr_Read_array) scheduled at control step (2-3) on functional unit dense_1_input_bambu_artificial_ParmMgr_modgen_67\n",
      "      Operation myproject_422558_423535(gimple_phi) scheduled at control step (2-2) on functional unit gimple_phi_FU_6\n",
      "      Operation myproject_422558_423539(gimple_phi) scheduled at control step (2-2) on functional unit gimple_phi_FU_7\n",
      "      Operation myproject_422558_423543(gimple_phi) scheduled at control step (2-2) on functional unit gimple_phi_FU_8\n",
      "      Operation myproject_422558_423547(gimple_phi) scheduled at control step (2-2) on functional unit gimple_phi_FU_9\n",
      "      Operation myproject_422558_422658(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422659(rshift_expr) scheduled at control step (3-3) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_422661(LOAD) scheduled at control step (3-3) on functional unit ARRAY_1D_STD_DISTRAM_NN_SDS_0\n",
      "      Operation myproject_422558_422662(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422663(rshift_expr) scheduled at control step (3-3) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_422672(LOAD) scheduled at control step (3-3) on functional unit ARRAY_1D_STD_DISTRAM_NN_SDS_0\n",
      "      Operation myproject_422558_422673(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422674(rshift_expr) scheduled at control step (3-3) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_422683(LOAD) scheduled at control step (3-3) on functional unit ARRAY_1D_STD_DISTRAM_NN_SDS_0\n",
      "      Operation myproject_422558_422684(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422685(rshift_expr) scheduled at control step (3-3) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_422694(LOAD) scheduled at control step (3-3) on functional unit ARRAY_1D_STD_DISTRAM_NN_SDS_0\n",
      "      Operation myproject_422558_422695(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422696(rshift_expr) scheduled at control step (3-3) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_423294(nop_expr) scheduled at control step (3-3) on functional unit UIdata_converter_FU_10\n",
      "      Operation myproject_422558_423302(nop_expr) scheduled at control step (3-3) on functional unit UIdata_converter_FU_14\n",
      "      Operation myproject_422558_423321(nop_expr) scheduled at control step (3-3) on functional unit UIdata_converter_FU_18\n",
      "      Operation myproject_422558_423340(nop_expr) scheduled at control step (3-3) on functional unit UIdata_converter_FU_22\n",
      "      Operation myproject_422558_423359(nop_expr) scheduled at control step (3-3) on functional unit UIdata_converter_FU_26\n",
      "      Operation myproject_422558_423511(ASSIGN) scheduled at control step (3-3) on functional unit ASSIGN_SIGNED_FU_13\n",
      "      Operation myproject_422558_423513(ASSIGN) scheduled at control step (3-3) on functional unit ASSIGN_SIGNED_FU_12\n",
      "      Operation myproject_422558_423515(ASSIGN) scheduled at control step (3-3) on functional unit ASSIGN_SIGNED_FU_11\n",
      "      Operation myproject_422558_422664(widen_mult_expr) scheduled at control step (4-4) on functional unit widen_mult_expr_FU_16_16_32_0_64\n",
      "      Operation myproject_422558_422665(rshift_expr) scheduled at control step (4-4) on functional unit ui_rshift_expr_FU_32_0_32_63\n",
      "      Operation myproject_422558_422666(lshift_expr) scheduled at control step (4-4) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422667(rshift_expr) scheduled at control step (4-4) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_422669(STORE) scheduled at control step (4-4) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_422675(widen_mult_expr) scheduled at control step (4-4) on functional unit widen_mult_expr_FU_16_16_32_0_64\n",
      "      Operation myproject_422558_422676(rshift_expr) scheduled at control step (4-4) on functional unit ui_rshift_expr_FU_32_0_32_63\n",
      "      Operation myproject_422558_422677(lshift_expr) scheduled at control step (4-4) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422678(rshift_expr) scheduled at control step (4-4) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_422680(STORE) scheduled at control step (4-4) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_422686(widen_mult_expr) scheduled at control step (4-4) on functional unit widen_mult_expr_FU_16_16_32_0_64\n",
      "      Operation myproject_422558_422687(rshift_expr) scheduled at control step (4-4) on functional unit ui_rshift_expr_FU_32_0_32_63\n",
      "      Operation myproject_422558_422688(lshift_expr) scheduled at control step (4-4) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422689(rshift_expr) scheduled at control step (4-4) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_422697(widen_mult_expr) scheduled at control step (4-4) on functional unit widen_mult_expr_FU_16_16_32_0_64\n",
      "      Operation myproject_422558_422698(rshift_expr) scheduled at control step (4-4) on functional unit ui_rshift_expr_FU_32_0_32_63\n",
      "      Operation myproject_422558_422699(lshift_expr) scheduled at control step (4-4) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_422700(rshift_expr) scheduled at control step (4-4) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_423306(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_15\n",
      "      Operation myproject_422558_423309(nop_expr) scheduled at control step (4-4) on functional unit UIdata_converter_FU_16\n",
      "      Operation myproject_422558_423313(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_17\n",
      "      Operation myproject_422558_423325(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_19\n",
      "      Operation myproject_422558_423328(nop_expr) scheduled at control step (4-4) on functional unit UIdata_converter_FU_20\n",
      "      Operation myproject_422558_423332(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_21\n",
      "      Operation myproject_422558_423344(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_23\n",
      "      Operation myproject_422558_423347(nop_expr) scheduled at control step (4-4) on functional unit UIdata_converter_FU_24\n",
      "      Operation myproject_422558_423351(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_25\n",
      "      Operation myproject_422558_423363(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_27\n",
      "      Operation myproject_422558_423366(nop_expr) scheduled at control step (4-4) on functional unit UIdata_converter_FU_28\n",
      "      Operation myproject_422558_423370(nop_expr) scheduled at control step (4-4) on functional unit IUdata_converter_FU_29\n",
      "      Operation myproject_422558_422691(STORE) scheduled at control step (5-5) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_422702(STORE) scheduled at control step (5-5) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_422705(READ_COND) scheduled at control step (5-5) on functional unit read_cond_FU_30\n",
      "      Operation myproject_422558_423129(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_31\n",
      "      Operation myproject_422558_423130(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_33\n",
      "      Operation myproject_422558_423131(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_34\n",
      "      Operation myproject_422558_423132(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_35\n",
      "      Operation myproject_422558_423133(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_36\n",
      "      Operation myproject_422558_423134(lshift_expr) scheduled at control step (6-6) on functional unit ui_lshift_expr_FU_32_0_32_53\n",
      "      Operation myproject_422558_423135(pointer_plus_expr) scheduled at control step (6-6) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_423136(LOAD) scheduled at control step (6-7) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_423140(bit_ior_expr) scheduled at control step (6-6) on functional unit ui_bit_ior_expr_FU_8_0_8_48\n",
      "      Operation myproject_422558_423141(pointer_plus_expr) scheduled at control step (6-6) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_423142(LOAD) scheduled at control step (6-7) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_423146(bit_ior_expr) scheduled at control step (6-6) on functional unit ui_bit_ior_expr_FU_8_0_8_49\n",
      "      Operation myproject_422558_423147(pointer_plus_expr) scheduled at control step (6-6) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_423152(bit_ior_expr) scheduled at control step (6-6) on functional unit ui_bit_ior_expr_FU_8_0_8_50\n",
      "      Operation myproject_422558_423153(pointer_plus_expr) scheduled at control step (6-6) on functional unit ui_pointer_plus_expr_FU_8_8_8_62\n",
      "      Operation myproject_422558_423158(plus_expr) scheduled at control step (6-6) on functional unit ui_plus_expr_FU_32_0_32_57\n",
      "      Operation myproject_422558_423389(lshift_expr) scheduled at control step (6-6) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423394(lshift_expr) scheduled at control step (6-6) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423399(lshift_expr) scheduled at control step (6-6) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423404(lshift_expr) scheduled at control step (6-6) on functional unit ui_lshift_expr_FU_16_0_16_52\n",
      "      Operation myproject_422558_423409(eq_expr) scheduled at control step (6-6) on functional unit ui_eq_expr_FU_32_0_32_51\n",
      "      Operation myproject_422558_423137(plus_expr) scheduled at control step (7-7) on functional unit ui_plus_expr_FU_16_16_16_56\n",
      "      Operation myproject_422558_423138(lshift_expr) scheduled at control step (7-7) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_423139(rshift_expr) scheduled at control step (7-7) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_423143(plus_expr) scheduled at control step (7-7) on functional unit ui_plus_expr_FU_16_16_16_56\n",
      "      Operation myproject_422558_423144(lshift_expr) scheduled at control step (7-7) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_423145(rshift_expr) scheduled at control step (7-7) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_423148(LOAD) scheduled at control step (7-8) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_423154(LOAD) scheduled at control step (7-8) on functional unit ARRAY_1D_STD_BRAM_NN_SDS_1\n",
      "      Operation myproject_422558_423286(nop_expr) scheduled at control step (7-7) on functional unit IUdata_converter_FU_43\n",
      "      Operation myproject_422558_423289(nop_expr) scheduled at control step (7-7) on functional unit IUdata_converter_FU_44\n",
      "      Operation myproject_422558_423392(nop_expr) scheduled at control step (7-7) on functional unit UIdata_converter_FU_37\n",
      "      Operation myproject_422558_423397(nop_expr) scheduled at control step (7-7) on functional unit UIdata_converter_FU_38\n",
      "      Operation myproject_422558_423149(plus_expr) scheduled at control step (8-8) on functional unit ui_plus_expr_FU_16_16_16_56\n",
      "      Operation myproject_422558_423150(lshift_expr) scheduled at control step (8-8) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_423151(rshift_expr) scheduled at control step (8-8) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_423155(plus_expr) scheduled at control step (8-8) on functional unit ui_plus_expr_FU_16_16_16_56\n",
      "      Operation myproject_422558_423156(lshift_expr) scheduled at control step (8-8) on functional unit ui_lshift_expr_FU_32_0_32_54\n",
      "      Operation myproject_422558_423157(rshift_expr) scheduled at control step (8-8) on functional unit rshift_expr_FU_32_0_32_47\n",
      "      Operation myproject_422558_423160(READ_COND) scheduled at control step (8-8) on functional unit read_cond_FU_45\n",
      "      Operation myproject_422558_423280(nop_expr) scheduled at control step (8-8) on functional unit IUdata_converter_FU_41\n",
      "      Operation myproject_422558_423283(nop_expr) scheduled at control step (8-8) on functional unit IUdata_converter_FU_42\n",
      "      Operation myproject_422558_423402(nop_expr) scheduled at control step (8-8) on functional unit UIdata_converter_FU_39\n",
      "      Operation myproject_422558_423407(nop_expr) scheduled at control step (8-8) on functional unit UIdata_converter_FU_40\n",
      "      Operation myproject_422558_423472(layer2_out_bambu_artificial_ParmMgr_Write_array) scheduled at control step (9-9) on functional unit layer2_out_bambu_artificial_ParmMgr_modgen_68\n",
      "      Operation myproject_422558_423475(layer2_out_bambu_artificial_ParmMgr_Write_array) scheduled at control step (9-9) on functional unit layer2_out_bambu_artificial_ParmMgr_modgen_68\n",
      "      Operation myproject_422558_423241(gimple_return) scheduled at control step (10-10) on functional unit gimple_return_FU_46\n",
      "      Operation myproject_422558_423478(layer2_out_bambu_artificial_ParmMgr_Write_array) scheduled at control step (10-10) on functional unit layer2_out_bambu_artificial_ParmMgr_modgen_68\n",
      "      Operation myproject_422558_423481(layer2_out_bambu_artificial_ParmMgr_Write_array) scheduled at control step (10-10) on functional unit layer2_out_bambu_artificial_ParmMgr_modgen_68\n",
      "      Operation EXIT(EXIT) scheduled at control step (11-11) on functional unit exit_FU_3\n",
      "      Minimum slack: 0.37232099400002916\n",
      "      Estimated max frequency (MHz): 103.86719367947352\n",
      "  Ended execution of HLS::ParametricListBased(DynamicMobility)::myproject(21)(13)(2):+ in 0.03 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::BBStgCreator::myproject\n",
      "    Number of function call sites = 0\n",
      "    State Transition Graph Information of function myproject:\n",
      "      Number of operations: 139\n",
      "      Number of basic blocks: 6\n",
      "      Number of states: 10\n",
      "      Is a DAG: F\n",
      "      Done port is registered\n",
      "  Ended execution of HLS::BBStgCreator::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::SchedChaining::myproject\n",
      "  Ended execution of HLS::SchedChaining::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::EasyModuleBinding::myproject\n",
      "    Easy binding information for function myproject:\n",
      "      ENTRY(ENTRY) bound to entry_FU(0)\n",
      "      EXIT(EXIT) bound to exit_FU(0)\n",
      "      myproject_422558_422654(@422654   # (unsigned int)  _8831_[8] = PHI <(unsigned int)  _8880_[53](2), 0unsigned int(3)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_422655(@422655 (unsigned int *)  _8833_[9] = (struct class.ac_fixed *)  dense_1_input_8925 + (unsigned int)  _8930addr) bound to ui_pointer_plus_expr_FU_32_32_32(0)\n",
      "      myproject_422558_422705(@422705 if ((_Bool)  _8960)) bound to read_cond_FU(0)\n",
      "      myproject_422558_423029(@423029 (struct class.ac_fixed[64] *)  _8824_[5] = &internal_423023addr) bound to addr_expr_FU(0)\n",
      "      myproject_422558_423129(@423129   # (unsigned int)  _8882_[59] = PHI <(unsigned int)  _8926(8), 0unsigned int(2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423130(@423130   # (unsigned int)  _8883_[60] = PHI <(unsigned int)  _8927(8), 0unsigned int(2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423131(@423131   # (unsigned int)  _8884_[61] = PHI <(unsigned int)  _8928(8), 0unsigned int(2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423132(@423132   # (unsigned int)  _8885_[62] = PHI <(unsigned int)  _8929(8), 0unsigned int(2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423133(@423133   # (unsigned int)  _8886_[63] = PHI <(unsigned int)  _8912_[88](8), 0unsigned int(2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423160(@423160 if ((_Bool)  _8969)) bound to read_cond_FU(0)\n",
      "      myproject_422558_423235(@423235 (unsigned int *)  _8917_[94] = (struct class.ac_fixed *)  layer2_out_8915_[1] + 4unsigned intaddr) bound to ui_pointer_plus_expr_FU_32_0_32(0)\n",
      "      myproject_422558_423237(@423237 (unsigned int *)  _8919_[95] = (struct class.ac_fixed *)  layer2_out_8915_[1] + 8unsigned intaddr) bound to ui_pointer_plus_expr_FU_32_0_32(0)\n",
      "      myproject_422558_423239(@423239 (unsigned int *)  _8921_[96] = (struct class.ac_fixed *)  layer2_out_8915_[1] + 12unsigned intaddr) bound to ui_pointer_plus_expr_FU_32_0_32(0)\n",
      "      myproject_422558_423241(@423241 return) bound to gimple_return_FU(0)\n",
      "      myproject_422558_423280(@423280 (unsigned int)  _8926 = (unsigned int) (int)  _8911_[87]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423283(@423283 (unsigned int)  _8927 = (unsigned int) (int)  _8905_[81]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423286(@423286 (unsigned int)  _8928 = (unsigned int) (int)  _8899_[75]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423289(@423289 (unsigned int)  _8929 = (unsigned int) (int)  _8893_[69]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423291(@423291 (unsigned int)  _8930 = (unsigned int)  _8831_[8] << 2unsigned int) bound to ui_lshift_expr_FU_32_0_32(0)\n",
      "      myproject_422558_423294(@423294 (int)  _8931 = (int) (unsigned int)  _8836_[12]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423297(@423297 (struct [64] *)  _8932 = &w2addr) bound to addr_expr_FU(0)\n",
      "      myproject_422558_423302(@423302 (int)  _8934 = (int) (unsigned int)  _8840_[16]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423306(@423306 (unsigned int)  _8935 = (unsigned int) (int)  _8842_[18]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423309(@423309 (int)  _8936 = (int) (unsigned int)  _8844_[20]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423313(@423313 (unsigned int)  _8938 = (unsigned int) (int)  _8845_[21]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423321(@423321 (int)  _8941 = (int) (unsigned int)  _8851_[26]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423325(@423325 (unsigned int)  _8942 = (unsigned int) (int)  _8853_[28]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423328(@423328 (int)  _8943 = (int) (unsigned int)  _8855_[30]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423332(@423332 (unsigned int)  _8945 = (unsigned int) (int)  _8856_[31]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423340(@423340 (int)  _8948 = (int) (unsigned int)  _8862_[36]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423344(@423344 (unsigned int)  _8949 = (unsigned int) (int)  _8864_[38]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423347(@423347 (int)  _8950 = (int) (unsigned int)  _8866_[40]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423351(@423351 (unsigned int)  _8952 = (unsigned int) (int)  _8867_[41]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423359(@423359 (int)  _8955 = (int) (unsigned int)  _8873_[46]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423363(@423363 (unsigned int)  _8956 = (unsigned int) (int)  _8875_[48]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423366(@423366 (int)  _8957 = (int) (unsigned int)  _8877_[50]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423370(@423370 (unsigned int)  _8959 = (unsigned int) (int)  _8878_[51]) bound to IUdata_converter_FU(0)\n",
      "      myproject_422558_423392(@423392 (int)  _8962 = (int) (unsigned int)  _8892_[68]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423397(@423397 (int)  _8964 = (int) (unsigned int)  _8898_[74]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423402(@423402 (int)  _8966 = (int) (unsigned int)  _8904_[80]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423407(@423407 (int)  _8968 = (int) (unsigned int)  _8910_[86]) bound to UIdata_converter_FU(0)\n",
      "      myproject_422558_423458(@423458 (unsigned int)  _8976 = dense_1_input_bambu_artificial_ParmMgr_Read_array (0_Bool, 32unsigned int, 0unsigned int, (unsigned int *)  _8833_[9])) bound to dense_1_input_bambu_artificial_ParmMgr_modgen(0)\n",
      "      myproject_422558_423495(@423495 const_size_in_1_bambu_artificial_ParmMgr_Write_valid (16unsigned int, 16unsigned short, (unsigned short *)  const_size_in_1_8923_[2])) bound to const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen(0)\n",
      "      myproject_422558_423508(@423508 const_size_out_1_bambu_artificial_ParmMgr_Write_valid (16unsigned int, 4unsigned short, (unsigned short *)  const_size_out_1_8924_[3])) bound to const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen(0)\n",
      "      myproject_422558_423511(@423511 (int)  _8983 = (int)  _8837_[13]) bound to ASSIGN_SIGNED_FU(0)\n",
      "      myproject_422558_423513(@423513 (int)  _8984 = (int)  _8837_[13]) bound to ASSIGN_SIGNED_FU(0)\n",
      "      myproject_422558_423515(@423515 (int)  _8985 = (int)  _8837_[13]) bound to ASSIGN_SIGNED_FU(0)\n",
      "      myproject_422558_423535(@423535   # ()  _8989 = PHI <()  _8988(3), ()  _8830_[2147483645](2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423539(@423539   # ()  _8991 = PHI <()  _8990(3), ()  _8847_[2147483637](2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423543(@423543   # ()  _8993 = PHI <()  _8992(3), ()  _8858_[2147483636](2)>) bound to gimple_phi_FU(0)\n",
      "      myproject_422558_423547(@423547   # ()  _8995 = PHI <()  _8994(3), ()  _8869_[2147483635](2)>) bound to gimple_phi_FU(0)\n",
      "      Bound operations:53/139\n",
      "  Ended execution of HLS::EasyModuleBinding::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::FsmNiSsaLiveness::myproject\n",
      "  Ended execution of HLS::FsmNiSsaLiveness::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::ValuesSchemeStorageValueInsertion::myproject\n",
      "    Storage Value Information of function myproject:\n",
      "      Number of storage values inserted: 39\n",
      "  Ended execution of HLS::ValuesSchemeStorageValueInsertion::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::CdfcModuleBinding(WEIGHTED_TS)::myproject\n",
      "    myproject_422558_422669(@422669 if(1_Bool) *(unsigned int *)  _8846_[22] = (unsigned int)  _8938) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_422691(@422691 if(1_Bool) *(unsigned int *)  _8868_[42] = (unsigned int)  _8952) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_423136(@423136 if(1_Bool) (unsigned int)  _8890_[66] = *(unsigned int *)  _8889_[65]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_423148(@423148 if(1_Bool) (unsigned int)  _8902_[78] = *(unsigned int *)  _8901_[77]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_422680(@422680 if(1_Bool) *(unsigned int *)  _8857_[32] = (unsigned int)  _8945) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    myproject_422558_422702(@422702 if(1_Bool) *(unsigned int *)  _8879_[52] = (unsigned int)  _8959) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    myproject_422558_423142(@423142 if(1_Bool) (unsigned int)  _8896_[72] = *(unsigned int *)  _8895_[71]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    myproject_422558_423154(@423154 if(1_Bool) (unsigned int)  _8908_[84] = *(unsigned int *)  _8907_[83]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    cdfc mux estimation 8 -- Number of cliques covering the graph: 2 myproject_ARRAY_1D_STD_BRAM_NN_SDS_1 with 8 vertices\n",
      "    myproject_422558_423472(@423472 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8929, (struct class.ac_fixed *)  layer2_out_8915_[1])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(0)\n",
      "    myproject_422558_423478(@423478 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8927, (unsigned int *)  _8919_[95])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(0)\n",
      "    myproject_422558_423475(@423475 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8928, (unsigned int *)  _8917_[94])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(1)\n",
      "    myproject_422558_423481(@423481 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8926, (unsigned int *)  _8921_[96])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(1)\n",
      "    cdfc mux estimation 4 -- Number of cliques covering the graph: 2 myproject_layer2_out_bambu_artificial_ParmMgr_modgen_68 with 4 vertices\n",
      "    Register binding information for function myproject:\n",
      "      Register allocation algorithm obtains a sub-optimal result: 37 registers(LB:19)\n",
      "      Storage Value: 0 for variable _8824 stored into register reg_0\n",
      "      Storage Value: 1 for variable _8882 stored into register reg_1\n",
      "      Storage Value: 2 for variable _8883 stored into register reg_2\n",
      "      Storage Value: 3 for variable _8884 stored into register reg_3\n",
      "      Storage Value: 4 for variable _8885 stored into register reg_4\n",
      "      Storage Value: 5 for variable _8886 stored into register reg_5\n",
      "      Storage Value: 6 for variable _8917 stored into register reg_6\n",
      "      Storage Value: 7 for variable _8919 stored into register reg_7\n",
      "      Storage Value: 8 for variable _8921 stored into register reg_8\n",
      "      Storage Value: 9 for variable _8926 stored into register reg_9\n",
      "      Storage Value: 10 for variable _8927 stored into register reg_10\n",
      "      Storage Value: 11 for variable _8831 stored into register reg_11\n",
      "      Storage Value: 12 for variable _8932 stored into register reg_12\n",
      "      Storage Value: 13 for variable _8880 stored into register reg_11\n",
      "      Storage Value: 14 for variable _8838 stored into register reg_13\n",
      "      Storage Value: 15 for variable _8846 stored into register reg_14\n",
      "      Storage Value: 16 for variable _8849 stored into register reg_15\n",
      "      Storage Value: 17 for variable _8857 stored into register reg_16\n",
      "      Storage Value: 18 for variable _8860 stored into register reg_17\n",
      "      Storage Value: 19 for variable _8868 stored into register reg_18\n",
      "      Storage Value: 20 for variable _8871 stored into register reg_19\n",
      "      Storage Value: 21 for variable _8879 stored into register reg_20\n",
      "      Storage Value: 22 for variable _8960 stored into register reg_21\n",
      "      Storage Value: 23 for variable _8837 stored into register reg_22\n",
      "      Storage Value: 24 for variable _8841 stored into register reg_23\n",
      "      Storage Value: 25 for variable _8852 stored into register reg_24\n",
      "      Storage Value: 26 for variable _8863 stored into register reg_25\n",
      "      Storage Value: 27 for variable _8874 stored into register reg_26\n",
      "      Storage Value: 28 for variable _8983 stored into register reg_27\n",
      "      Storage Value: 29 for variable _8984 stored into register reg_28\n",
      "      Storage Value: 30 for variable _8985 stored into register reg_29\n",
      "      Storage Value: 31 for variable _8952 stored into register reg_30\n",
      "      Storage Value: 32 for variable _8959 stored into register reg_31\n",
      "      Storage Value: 33 for variable _8912 stored into register reg_5\n",
      "      Storage Value: 34 for variable _8901 stored into register reg_32\n",
      "      Storage Value: 35 for variable _8907 stored into register reg_33\n",
      "      Storage Value: 36 for variable _8969 stored into register reg_34\n",
      "      Storage Value: 37 for variable _8928 stored into register reg_35\n",
      "      Storage Value: 38 for variable _8929 stored into register reg_36\n",
      "    myproject_422558_422669(@422669 if(1_Bool) *(unsigned int *)  _8846_[22] = (unsigned int)  _8938) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_422691(@422691 if(1_Bool) *(unsigned int *)  _8868_[42] = (unsigned int)  _8952) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_423136(@423136 if(1_Bool) (unsigned int)  _8890_[66] = *(unsigned int *)  _8889_[65]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_423148(@423148 if(1_Bool) (unsigned int)  _8902_[78] = *(unsigned int *)  _8901_[77]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(0)\n",
      "    myproject_422558_422680(@422680 if(1_Bool) *(unsigned int *)  _8857_[32] = (unsigned int)  _8945) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    myproject_422558_422702(@422702 if(1_Bool) *(unsigned int *)  _8879_[52] = (unsigned int)  _8959) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    myproject_422558_423142(@423142 if(1_Bool) (unsigned int)  _8896_[72] = *(unsigned int *)  _8895_[71]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    myproject_422558_423154(@423154 if(1_Bool) (unsigned int)  _8908_[84] = *(unsigned int *)  _8907_[83]) bound to ARRAY_1D_STD_BRAM_NN_SDS_1(1)\n",
      "    cdfc mux estimation 8 -- Number of cliques covering the graph: 2 myproject_ARRAY_1D_STD_BRAM_NN_SDS_1 with 8 vertices\n",
      "    myproject_422558_423472(@423472 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8929, (struct class.ac_fixed *)  layer2_out_8915_[1])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(0)\n",
      "    myproject_422558_423478(@423478 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8927, (unsigned int *)  _8919_[95])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(0)\n",
      "    myproject_422558_423475(@423475 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8928, (unsigned int *)  _8917_[94])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(1)\n",
      "    myproject_422558_423481(@423481 layer2_out_bambu_artificial_ParmMgr_Write_array (1_Bool, 32unsigned int, (unsigned int)  _8926, (unsigned int *)  _8921_[96])) bound to layer2_out_bambu_artificial_ParmMgr_modgen_68(1)\n",
      "    cdfc mux estimation 4 -- Number of cliques covering the graph: 2 myproject_layer2_out_bambu_artificial_ParmMgr_modgen_68 with 4 vertices\n",
      "    Module binding information for function myproject:\n",
      "      Number of modules instantiated: 131\n",
      "      Number of possible conflicts for possible false paths introduced by resource sharing: 0\n",
      "      Estimated resources area (no Muxes and address logic): 4352\n",
      "      Estimated area of MUX21: 276\n",
      "      Total estimated area: 4628\n",
      "      Estimated number of DSPs: 4\n",
      "      Slack computed in 0.01 seconds\n",
      "      False-loop computation completed in 0.00 seconds\n",
      "      Weight computation completed in 0.00 seconds\n",
      "      Clique covering computation:\n",
      "        Iteration 0 completed in 0.00 seconds\n",
      "        Iteration 1 completed in 0.00 seconds\n",
      "  Ended execution of HLS::CdfcModuleBinding(WEIGHTED_TS)::myproject(21)(13)(2):+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::WeightedCliqueRegisterBinding(WEIGHTED_TS)::myproject\n",
      "    Register binding information for function myproject:\n",
      "      Register allocation algorithm obtains a sub-optimal result: 37 registers(LB:19)\n",
      "      Storage Value: 0 for variable _8824 stored into register reg_0\n",
      "      Storage Value: 1 for variable _8882 stored into register reg_1\n",
      "      Storage Value: 2 for variable _8883 stored into register reg_2\n",
      "      Storage Value: 3 for variable _8884 stored into register reg_3\n",
      "      Storage Value: 4 for variable _8885 stored into register reg_4\n",
      "      Storage Value: 5 for variable _8886 stored into register reg_5\n",
      "      Storage Value: 6 for variable _8917 stored into register reg_6\n",
      "      Storage Value: 7 for variable _8919 stored into register reg_7\n",
      "      Storage Value: 8 for variable _8921 stored into register reg_8\n",
      "      Storage Value: 9 for variable _8926 stored into register reg_9\n",
      "      Storage Value: 10 for variable _8927 stored into register reg_10\n",
      "      Storage Value: 11 for variable _8831 stored into register reg_11\n",
      "      Storage Value: 12 for variable _8932 stored into register reg_12\n",
      "      Storage Value: 13 for variable _8880 stored into register reg_11\n",
      "      Storage Value: 14 for variable _8838 stored into register reg_13\n",
      "      Storage Value: 15 for variable _8846 stored into register reg_14\n",
      "      Storage Value: 16 for variable _8849 stored into register reg_15\n",
      "      Storage Value: 17 for variable _8857 stored into register reg_16\n",
      "      Storage Value: 18 for variable _8860 stored into register reg_17\n",
      "      Storage Value: 19 for variable _8868 stored into register reg_18\n",
      "      Storage Value: 20 for variable _8871 stored into register reg_19\n",
      "      Storage Value: 21 for variable _8879 stored into register reg_20\n",
      "      Storage Value: 22 for variable _8960 stored into register reg_21\n",
      "      Storage Value: 23 for variable _8837 stored into register reg_22\n",
      "      Storage Value: 24 for variable _8841 stored into register reg_23\n",
      "      Storage Value: 25 for variable _8852 stored into register reg_24\n",
      "      Storage Value: 26 for variable _8863 stored into register reg_25\n",
      "      Storage Value: 27 for variable _8874 stored into register reg_26\n",
      "      Storage Value: 28 for variable _8983 stored into register reg_27\n",
      "      Storage Value: 29 for variable _8984 stored into register reg_28\n",
      "      Storage Value: 30 for variable _8985 stored into register reg_29\n",
      "      Storage Value: 31 for variable _8952 stored into register reg_30\n",
      "      Storage Value: 32 for variable _8959 stored into register reg_31\n",
      "      Storage Value: 33 for variable _8912 stored into register reg_5\n",
      "      Storage Value: 34 for variable _8901 stored into register reg_32\n",
      "      Storage Value: 35 for variable _8907 stored into register reg_33\n",
      "      Storage Value: 36 for variable _8969 stored into register reg_34\n",
      "      Storage Value: 37 for variable _8928 stored into register reg_35\n",
      "      Storage Value: 38 for variable _8929 stored into register reg_36\n",
      "  Ended execution of HLS::WeightedCliqueRegisterBinding(WEIGHTED_TS)::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::PortSwapping::myproject\n",
      "  Ended execution of HLS::PortSwapping::myproject(21)(13)(2):= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::MuxInterconnectionBinding::myproject\n",
      "    Connection Binding Information for function myproject:\n",
      "      Number of allocated multiplexers (2-to-1 equivalent): 18\n",
      "      Total number of bit-level multiplexers: 438\n",
      "      Source: ARRAY_1D_STD_BRAM_NN_SDS_1_i0 Target: ui_plus_expr_FU_16_16_16_56_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ARRAY_1D_STD_BRAM_NN_SDS_1_i0 Target: ui_plus_expr_FU_16_16_16_56_i2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ARRAY_1D_STD_BRAM_NN_SDS_1_i1 Target: ui_plus_expr_FU_16_16_16_56_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ARRAY_1D_STD_BRAM_NN_SDS_1_i1 Target: ui_plus_expr_FU_16_16_16_56_i3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i0 Target: ui_lshift_expr_FU_32_0_32_54_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i1 Target: ui_lshift_expr_FU_32_0_32_54_i3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i2 Target: ui_lshift_expr_FU_32_0_32_54_i5(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i3 Target: ui_lshift_expr_FU_32_0_32_54_i7(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ASSIGN_SIGNED_FU_11_i0 Target: reg_29(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ASSIGN_SIGNED_FU_12_i0 Target: reg_28(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ASSIGN_SIGNED_FU_13_i0 Target: reg_27(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: dense_1_input_bambu_artificial_ParmMgr_modgen_67_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: dense_1_input_bambu_artificial_ParmMgr_modgen_67_i0(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: u_assign_conn_obj_0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: u_assign_conn_obj_10(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: u_assign_conn_obj_12(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: u_assign_conn_obj_13(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: u_assign_conn_obj_6(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0 Target: u_assign_conn_obj_8(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0100000 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0100000 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0100000 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i0(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0100000 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i1(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0100000 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i2(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_0100000 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i3(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(3)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(3)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i0(3)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i1(3)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i2(3)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i3(3)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ui_bit_ior_expr_FU_8_0_8_48_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ui_bit_ior_expr_FU_8_0_8_48_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ui_plus_expr_FU_32_0_32_57_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1 Target: ui_plus_expr_FU_32_0_32_57_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_bit_ior_expr_FU_8_0_8_49_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_bit_ior_expr_FU_8_0_8_49_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i4(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i5(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i6(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_16_0_16_52_i7(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_32_0_32_53_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_32_0_32_53_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10 Target: ui_lshift_expr_FU_32_0_32_55_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_100 Target: const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen_66_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_100 Target: ui_pointer_plus_expr_FU_32_0_32_58_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1000 Target: ui_pointer_plus_expr_FU_32_0_32_59_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen_65_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen_65_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen_66_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i10(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i11(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i12(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i4(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i5(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i6(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i7(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i8(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: rshift_expr_FU_32_0_32_47_i9(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_eq_expr_FU_32_0_32_51_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_eq_expr_FU_32_0_32_51_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i10(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i11(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i12(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i4(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i5(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i6(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i7(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i8(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_10000 Target: ui_lshift_expr_FU_32_0_32_54_i9(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_100000 Target: dense_1_input_bambu_artificial_ParmMgr_modgen_67_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_100000 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_100000 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1010 Target: ui_rshift_expr_FU_32_0_32_63_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1010 Target: ui_rshift_expr_FU_32_0_32_63_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1010 Target: ui_rshift_expr_FU_32_0_32_63_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1010 Target: ui_rshift_expr_FU_32_0_32_63_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_11 Target: ui_bit_ior_expr_FU_8_0_8_50_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_11 Target: ui_bit_ior_expr_FU_8_0_8_50_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_1100 Target: ui_pointer_plus_expr_FU_32_0_32_60_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_256 Target: addr_expr_FU_32_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: CONSTANT_256 Target: addr_expr_FU_4_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IN_PORT_const_size_in_1 Target: const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen_65_i0(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: IN_PORT_const_size_out_1 Target: const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen_66_i0(2)  connected by: DIRECT_CONNECTION\n",
      "      Source: IN_PORT_dense_1_input Target: ui_pointer_plus_expr_FU_32_32_32_61_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IN_PORT_layer2_out Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i0(3)  connected by: MUX_TREE [1] => MUX_65_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_3_0_0(F)\n",
      "      Source: IN_PORT_layer2_out Target: ui_pointer_plus_expr_FU_32_0_32_58_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IN_PORT_layer2_out Target: ui_pointer_plus_expr_FU_32_0_32_59_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IN_PORT_layer2_out Target: ui_pointer_plus_expr_FU_32_0_32_60_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_15_i0 Target: ui_rshift_expr_FU_32_0_32_63_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_17_i0 Target: vb_assign_conn_obj_1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_19_i0 Target: ui_rshift_expr_FU_32_0_32_63_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_21_i0 Target: vb_assign_conn_obj_2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_23_i0 Target: ui_rshift_expr_FU_32_0_32_63_i2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_25_i0 Target: reg_30(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_27_i0 Target: ui_rshift_expr_FU_32_0_32_63_i3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_29_i0 Target: reg_31(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_41_i0 Target: reg_9(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_41_i0 Target: u_assign_conn_obj_5(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_42_i0 Target: reg_10(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_42_i0 Target: u_assign_conn_obj_7(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_43_i0 Target: reg_35(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_43_i0 Target: u_assign_conn_obj_9(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_44_i0 Target: reg_36(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: IUdata_converter_FU_44_i0 Target: u_assign_conn_obj_11(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_10_i0 Target: rshift_expr_FU_32_0_32_47_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_14_i0 Target: rshift_expr_FU_32_0_32_47_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_16_i0 Target: rshift_expr_FU_32_0_32_47_i2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_18_i0 Target: rshift_expr_FU_32_0_32_47_i3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_20_i0 Target: rshift_expr_FU_32_0_32_47_i4(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_22_i0 Target: rshift_expr_FU_32_0_32_47_i5(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_24_i0 Target: rshift_expr_FU_32_0_32_47_i6(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_26_i0 Target: rshift_expr_FU_32_0_32_47_i7(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_28_i0 Target: rshift_expr_FU_32_0_32_47_i8(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_37_i0 Target: rshift_expr_FU_32_0_32_47_i9(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_38_i0 Target: rshift_expr_FU_32_0_32_47_i10(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_39_i0 Target: rshift_expr_FU_32_0_32_47_i11(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: UIdata_converter_FU_40_i0 Target: rshift_expr_FU_32_0_32_47_i12(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: addr_expr_FU_32_i0 Target: reg_12(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: addr_expr_FU_4_i0 Target: reg_0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: dense_1_input_bambu_artificial_ParmMgr_modgen_67_i0 Target: ui_lshift_expr_FU_32_0_32_54_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: read_cond_FU_30_i0 Target: OUT_CONDITION_myproject_422558_422705(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: read_cond_FU_45_i0 Target: OUT_CONDITION_myproject_422558_423160(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i10(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i11(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i5(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i7(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i8(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i9(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_1 Target: ui_plus_expr_FU_16_16_16_56_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_10 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i0(2)  connected by: MUX_TREE [1] => MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0(F)\n",
      "      Source: reg_11 Target: ui_lshift_expr_FU_32_0_32_53_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_11 Target: ui_lshift_expr_FU_32_0_32_55_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_11 Target: ui_plus_expr_FU_32_0_32_57_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_12 Target: ui_pointer_plus_expr_FU_8_8_8_62_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_12 Target: ui_pointer_plus_expr_FU_8_8_8_62_i2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_12 Target: ui_pointer_plus_expr_FU_8_8_8_62_i4(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_12 Target: ui_pointer_plus_expr_FU_8_8_8_62_i6(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_13 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_14 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(1)  connected by: MUX_TREE [2] => MUX_1_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_1_0_1(T)\n",
      "      Source: reg_15 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_16 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(1)  connected by: MUX_TREE [2] => MUX_5_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_1_0_1(T)\n",
      "      Source: reg_17 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_18 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(1)  connected by: MUX_TREE [2] => MUX_1_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_1_0_0(F)\n",
      "      Source: reg_19 Target: ARRAY_1D_STD_DISTRAM_NN_SDS_0_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_2 Target: ui_plus_expr_FU_16_16_16_56_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_20 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(1)  connected by: MUX_TREE [2] => MUX_5_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_1_0_0(F)\n",
      "      Source: reg_21 Target: read_cond_FU_30_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_22 Target: widen_mult_expr_FU_16_16_32_0_64_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_23 Target: widen_mult_expr_FU_16_16_32_0_64_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_24 Target: widen_mult_expr_FU_16_16_32_0_64_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_25 Target: widen_mult_expr_FU_16_16_32_0_64_i2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_26 Target: widen_mult_expr_FU_16_16_32_0_64_i3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_27 Target: widen_mult_expr_FU_16_16_32_0_64_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_28 Target: widen_mult_expr_FU_16_16_32_0_64_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_29 Target: widen_mult_expr_FU_16_16_32_0_64_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_3 Target: ui_plus_expr_FU_16_16_16_56_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_30 Target: vb_assign_conn_obj_3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_31 Target: vb_assign_conn_obj_4(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_32 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(1)  connected by: MUX_TREE [2] => MUX_1_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_1_0_0(T)\n",
      "      Source: reg_33 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(1)  connected by: MUX_TREE [2] => MUX_5_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_1_0_0(T)\n",
      "      Source: reg_34 Target: read_cond_FU_45_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_35 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i1(2)  connected by: MUX_TREE [1] => MUX_68_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_2_0_0(F)\n",
      "      Source: reg_36 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i0(2)  connected by: MUX_TREE [1] => MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0(T)\n",
      "      Source: reg_4 Target: ui_plus_expr_FU_16_16_16_56_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_5 Target: ui_lshift_expr_FU_32_0_32_53_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_5 Target: ui_plus_expr_FU_32_0_32_57_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: reg_6 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i1(3)  connected by: MUX_TREE [1] => MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0(F)\n",
      "      Source: reg_7 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i0(3)  connected by: MUX_TREE [1] => MUX_65_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_3_0_0(T)\n",
      "      Source: reg_8 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i1(3)  connected by: MUX_TREE [1] => MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0(T)\n",
      "      Source: reg_9 Target: layer2_out_bambu_artificial_ParmMgr_modgen_68_i1(2)  connected by: MUX_TREE [1] => MUX_68_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_2_0_0(T)\n",
      "      Source: rshift_expr_FU_32_0_32_47_i0 Target: ASSIGN_SIGNED_FU_11_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i0 Target: ASSIGN_SIGNED_FU_12_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i0 Target: ASSIGN_SIGNED_FU_13_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i0 Target: reg_22(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i1 Target: reg_23(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i10 Target: IUdata_converter_FU_43_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i11 Target: IUdata_converter_FU_42_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i12 Target: IUdata_converter_FU_41_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i2 Target: IUdata_converter_FU_17_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i3 Target: reg_24(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i4 Target: IUdata_converter_FU_21_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i5 Target: reg_25(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i6 Target: IUdata_converter_FU_25_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i7 Target: reg_26(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i8 Target: IUdata_converter_FU_29_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: rshift_expr_FU_32_0_32_47_i9 Target: IUdata_converter_FU_44_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: u_assign_conn_obj_0 Target: reg_11(0)  connected by: MUX_TREE [1] => MUX_75_reg_11_0_0_0(T)\n",
      "      Source: u_assign_conn_obj_10 Target: reg_3(0)  connected by: MUX_TREE [1] => MUX_95_reg_3_0_0_0(T)\n",
      "      Source: u_assign_conn_obj_11 Target: reg_4(0)  connected by: MUX_TREE [1] => MUX_103_reg_4_0_0_0(T)\n",
      "      Source: u_assign_conn_obj_12 Target: reg_4(0)  connected by: MUX_TREE [1] => MUX_103_reg_4_0_0_0(F)\n",
      "      Source: u_assign_conn_obj_13 Target: reg_5(0)  connected by: MUX_TREE [1] => MUX_104_reg_5_0_0_0(T)\n",
      "      Source: u_assign_conn_obj_5 Target: reg_1(0)  connected by: MUX_TREE [1] => MUX_73_reg_1_0_0_0(T)\n",
      "      Source: u_assign_conn_obj_6 Target: reg_1(0)  connected by: MUX_TREE [1] => MUX_73_reg_1_0_0_0(F)\n",
      "      Source: u_assign_conn_obj_7 Target: reg_2(0)  connected by: MUX_TREE [1] => MUX_84_reg_2_0_0_0(T)\n",
      "      Source: u_assign_conn_obj_8 Target: reg_2(0)  connected by: MUX_TREE [1] => MUX_84_reg_2_0_0_0(F)\n",
      "      Source: u_assign_conn_obj_9 Target: reg_3(0)  connected by: MUX_TREE [1] => MUX_95_reg_3_0_0_0(F)\n",
      "      Source: ui_bit_ior_expr_FU_8_0_8_48_i0 Target: ui_lshift_expr_FU_16_0_16_52_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_bit_ior_expr_FU_8_0_8_48_i1 Target: ui_lshift_expr_FU_16_0_16_52_i5(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_bit_ior_expr_FU_8_0_8_49_i0 Target: ui_lshift_expr_FU_16_0_16_52_i2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_bit_ior_expr_FU_8_0_8_49_i1 Target: ui_lshift_expr_FU_16_0_16_52_i6(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_bit_ior_expr_FU_8_0_8_50_i0 Target: ui_lshift_expr_FU_16_0_16_52_i3(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_bit_ior_expr_FU_8_0_8_50_i1 Target: ui_lshift_expr_FU_16_0_16_52_i7(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_eq_expr_FU_32_0_32_51_i0 Target: reg_21(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_eq_expr_FU_32_0_32_51_i1 Target: reg_34(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i0 Target: ui_pointer_plus_expr_FU_8_8_8_62_i1(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i1 Target: ui_pointer_plus_expr_FU_8_8_8_62_i2(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i1 Target: ui_pointer_plus_expr_FU_8_8_8_62_i3(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i2 Target: ui_pointer_plus_expr_FU_8_8_8_62_i4(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i2 Target: ui_pointer_plus_expr_FU_8_8_8_62_i5(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i3 Target: ui_pointer_plus_expr_FU_8_8_8_62_i6(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i3 Target: ui_pointer_plus_expr_FU_8_8_8_62_i7(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i4 Target: ui_pointer_plus_expr_FU_8_8_8_62_i8(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i5 Target: ui_pointer_plus_expr_FU_8_8_8_62_i9(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i6 Target: ui_pointer_plus_expr_FU_8_8_8_62_i10(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_16_0_16_52_i7 Target: ui_pointer_plus_expr_FU_8_8_8_62_i11(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i0 Target: ui_bit_ior_expr_FU_8_0_8_48_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i0 Target: ui_bit_ior_expr_FU_8_0_8_49_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i0 Target: ui_bit_ior_expr_FU_8_0_8_50_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i0 Target: ui_lshift_expr_FU_16_0_16_52_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i1 Target: ui_bit_ior_expr_FU_8_0_8_48_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i1 Target: ui_bit_ior_expr_FU_8_0_8_49_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i1 Target: ui_bit_ior_expr_FU_8_0_8_50_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_53_i1 Target: ui_lshift_expr_FU_16_0_16_52_i4(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i0 Target: UIdata_converter_FU_10_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i1 Target: UIdata_converter_FU_14_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i10 Target: UIdata_converter_FU_38_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i11 Target: UIdata_converter_FU_39_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i12 Target: UIdata_converter_FU_40_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i2 Target: UIdata_converter_FU_16_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i3 Target: UIdata_converter_FU_18_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i4 Target: UIdata_converter_FU_20_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i5 Target: UIdata_converter_FU_22_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i6 Target: UIdata_converter_FU_24_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i7 Target: UIdata_converter_FU_26_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i8 Target: UIdata_converter_FU_28_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_54_i9 Target: UIdata_converter_FU_37_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_lshift_expr_FU_32_0_32_55_i0 Target: ui_pointer_plus_expr_FU_32_32_32_61_i0(1)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_plus_expr_FU_16_16_16_56_i0 Target: ui_lshift_expr_FU_32_0_32_54_i9(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_plus_expr_FU_16_16_16_56_i1 Target: ui_lshift_expr_FU_32_0_32_54_i10(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_plus_expr_FU_16_16_16_56_i2 Target: ui_lshift_expr_FU_32_0_32_54_i11(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_plus_expr_FU_16_16_16_56_i3 Target: ui_lshift_expr_FU_32_0_32_54_i12(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_plus_expr_FU_32_0_32_57_i0 Target: reg_11(0)  connected by: MUX_TREE [1] => MUX_75_reg_11_0_0_0(F)\n",
      "      Source: ui_plus_expr_FU_32_0_32_57_i0 Target: ui_eq_expr_FU_32_0_32_51_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_plus_expr_FU_32_0_32_57_i1 Target: reg_5(0)  connected by: MUX_TREE [1] => MUX_104_reg_5_0_0_0(F)\n",
      "      Source: ui_plus_expr_FU_32_0_32_57_i1 Target: ui_eq_expr_FU_32_0_32_51_i1(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_32_0_32_58_i0 Target: reg_6(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_32_0_32_59_i0 Target: reg_7(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_32_0_32_60_i0 Target: reg_8(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_32_32_32_61_i0 Target: dense_1_input_bambu_artificial_ParmMgr_modgen_67_i0(3)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i0 Target: reg_13(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i1 Target: reg_14(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i10 Target: reg_32(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i11 Target: reg_33(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i2 Target: reg_15(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i3 Target: reg_16(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i4 Target: reg_17(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i5 Target: reg_18(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i6 Target: reg_19(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i7 Target: reg_20(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i8 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(1)  connected by: MUX_TREE [2] => MUX_1_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_1_0_1(F)\n",
      "      Source: ui_pointer_plus_expr_FU_8_8_8_62_i9 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(1)  connected by: MUX_TREE [2] => MUX_5_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_1_0_1(F)\n",
      "      Source: ui_rshift_expr_FU_32_0_32_63_i0 Target: ui_lshift_expr_FU_32_0_32_54_i2(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_rshift_expr_FU_32_0_32_63_i1 Target: ui_lshift_expr_FU_32_0_32_54_i4(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_rshift_expr_FU_32_0_32_63_i2 Target: ui_lshift_expr_FU_32_0_32_54_i6(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: ui_rshift_expr_FU_32_0_32_63_i3 Target: ui_lshift_expr_FU_32_0_32_54_i8(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: vb_assign_conn_obj_1 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(0)  connected by: MUX_TREE [1] => MUX_0_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_0_0_0(T)\n",
      "      Source: vb_assign_conn_obj_2 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(0)  connected by: MUX_TREE [1] => MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0(T)\n",
      "      Source: vb_assign_conn_obj_3 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i0(0)  connected by: MUX_TREE [1] => MUX_0_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_0_0_0(F)\n",
      "      Source: vb_assign_conn_obj_4 Target: ARRAY_1D_STD_BRAM_NN_SDS_1_i1(0)  connected by: MUX_TREE [1] => MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0(F)\n",
      "      Source: widen_mult_expr_FU_16_16_32_0_64_i0 Target: IUdata_converter_FU_15_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: widen_mult_expr_FU_16_16_32_0_64_i1 Target: IUdata_converter_FU_19_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: widen_mult_expr_FU_16_16_32_0_64_i2 Target: IUdata_converter_FU_23_i0(0)  connected by: DIRECT_CONNECTION\n",
      "      Source: widen_mult_expr_FU_16_16_32_0_64_i3 Target: IUdata_converter_FU_27_i0(0)  connected by: DIRECT_CONNECTION\n",
      "  Ended execution of HLS::MuxInterconnectionBinding::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::VirtualDesignFlow::myproject\n",
      "  Ended execution of HLS::VirtualDesignFlow::myproject(21)(13)(2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::ClassicDatapathCreator::myproject\n",
      "    Total number of flip-flops in function myproject: 654\n",
      "  Ended execution of HLS::ClassicDatapathCreator::myproject(21)(13)(2):+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::FsmControllerCreator::myproject\n",
      "  Ended execution of HLS::FsmControllerCreator::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::TopEntityCreation::myproject\n",
      "  Ended execution of HLS::TopEntityCreation::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::AddLibrary()::myproject\n",
      "  Ended execution of HLS::AddLibrary()::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::MinimalInterfaceGeneration::myproject\n",
      "  Ended execution of HLS::MinimalInterfaceGeneration::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::AddLibrary(Interfaced)::myproject\n",
      "  Ended execution of HLS::AddLibrary(Interfaced)::myproject(21)(13)(2):+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::StandardHLSFlow::myproject\n",
      "  Ended execution of HLS::StandardHLSFlow::myproject(21)(13)(2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::HLSFlow::myproject\n",
      "  Ended execution of HLS::HLSFlow::myproject(21)(13)(2) in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::GenerateHdl\n",
      "\u001b[0m  Ended execution of HLS::GenerateHdl:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::GenerateSynthesisScripts\n",
      "  Ended execution of HLS::GenerateSynthesisScripts:+ in 0.01 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::TestVectorParser\n",
      "  Ended execution of HLS::TestVectorParser:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::TestbenchMemoryAllocation\n",
      "    Parameter dense_1_input (422632) (testvector 0) allocated at 1073741824 : reserved_mem_size = 4\n",
      "    Parameter layer2_out (422633) (testvector 0) allocated at 1073742080 : reserved_mem_size = 16\n",
      "    Parameter const_size_in_1 (422634) (testvector 0) allocated at 1073742336 : reserved_mem_size = 2\n",
      "    Parameter const_size_out_1 (422635) (testvector 0) allocated at 1073742592 : reserved_mem_size = 2\n",
      "  Ended execution of HLS::TestbenchMemoryAllocation:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of CBackend::HighLevelSynthesis\n",
      "    C-based testbench generation for function myproject: /home/li/bambuhls/HLS_output//simulation/values.c\n",
      "    Prepared testbench\n",
      "  Ended execution of CBackend::HighLevelSynthesis:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::TestbenchValuesCGeneration\n",
      "clang: warning: treating 'c' input as 'c++' when in C++ mode, this behavior is deprecated [-Wdeprecated]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "  Ended execution of HLS::TestbenchValuesCGeneration:+ in 1.35 seconds - Virtual Memory: 350MBclang: warning: treating 'c' input as 'c++' when in C++ mode, this behavior is deprecated [-Wdeprecated]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "\n",
      "  Starting execution of HLS::MinimalTestbenchGeneration\n",
      "  Ended execution of HLS::MinimalTestbenchGeneration:+ in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::TestbenchGeneration\n",
      "  Ended execution of HLS::TestbenchGeneration in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::GenerateSimulationScript\n",
      "  Ended execution of HLS::GenerateSimulationScript:+ in 0.02 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::WriteHLSSummary\n",
      "    Summary of resources:\n",
      "       - ARRAY_1D_STD_BRAM_NN_SDS: 1\n",
      "       - ARRAY_1D_STD_BRAM_NN_SDS_BASE: 1\n",
      "       - ARRAY_1D_STD_DISTRAM_NN_SDS: 2\n",
      "       - ASSIGN_SIGNED_FU: 3\n",
      "       - ASSIGN_UNSIGNED_FU: 10\n",
      "       - ASSIGN_VECTOR_BOOL_FU: 4\n",
      "       - IUdata_converter_FU: 12\n",
      "       - MUX_GATE: 18\n",
      "       - OR_GATE: 2\n",
      "       - UIdata_converter_FU: 13\n",
      "       - UUdata_converter_FU: 21\n",
      "       - addr_expr_FU: 2\n",
      "       - const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen: 1\n",
      "       - const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen: 1\n",
      "       - constant_value: 13\n",
      "       - dense_1_input_bambu_artificial_ParmMgr_modgen: 1\n",
      "       - layer2_out_bambu_artificial_ParmMgr_modgen: 1\n",
      "       - mult_expr_FU: 4\n",
      "       - read_cond_FU: 2\n",
      "       - register_SE: 21\n",
      "       - register_STD: 16\n",
      "       - rshift_expr_FU: 13\n",
      "       - ui_bit_ior_expr_FU: 6\n",
      "       - ui_eq_expr_FU: 2\n",
      "       - ui_lshift_expr_FU: 24\n",
      "       - ui_plus_expr_FU: 6\n",
      "       - ui_pointer_plus_expr_FU: 16\n",
      "       - ui_rshift_expr_FU: 4\n",
      "       - widen_mult_expr_FU: 4\n",
      "  Ended execution of HLS::WriteHLSSummary:= in 0.00 seconds - Virtual Memory: 350MB\n",
      "  Starting execution of HLS::SimulationEvaluation\n",
      "make: Entering directory '/home/li/bambuhls/HLS_output/verilator_beh/verilator_obj'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o testbench_myproject_main.o /home/li/bambuhls/HLS_output//simulation/testbench_myproject_main.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmyproject_tb.cpp > Vmyproject_tb__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmyproject_tb__Syms.cpp > Vmyproject_tb__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmyproject_tb__ALLcls.o Vmyproject_tb__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmyproject_tb__ALLsup.o Vmyproject_tb__ALLsup.cpp\n",
      "ar -cr Vmyproject_tb__ALL.a Vmyproject_tb__ALLcls.o Vmyproject_tb__ALLsup.o\n",
      "ranlib Vmyproject_tb__ALL.a\n",
      "g++    testbench_myproject_main.o verilated.o Vmyproject_tb__ALL.a   -static  -o Vmyproject_tb -lm -lstdc++ \n",
      "make: Leaving directory '/home/li/bambuhls/HLS_output/verilator_beh/verilator_obj'\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Value found for input paddrdense_1_input_q0: 01000000000000000000000000000000\n",
      "Value found for input paddrlayer2_out_d0: 01000000000000000000000100000000\n",
      "Value found for input paddrconst_size_in_1: 01000000000000000000001000000000\n",
      "Value found for input paddrconst_size_out_1: 01000000000000000000001100000000\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Value found for output layer2_out: 1111000001100100\n",
      " layer2_out =     0   expected = 61540 \n",
      "\n",
      "Value found for output layer2_out: 1011010000110010\n",
      " layer2_out =     0   expected = 46130 \n",
      "\n",
      "Value found for output layer2_out: 0000111111001100\n",
      " layer2_out =     0   expected =  4044 \n",
      "\n",
      "Value found for output layer2_out: 1111010001000010\n",
      " layer2_out =     0   expected = 62530 \n",
      "\n",
      "Value found for output const_size_in_1: 0000000000010000\n",
      " const_size_in_1 =    16   expected =    16 \n",
      "\n",
      "Value found for output const_size_out_1: 0000000000000100\n",
      " const_size_out_1 =     4   expected =     4 \n",
      "\n",
      "Simulation ended after                   99 cycles.\n",
      "\n",
      "Simulation FAILED\n",
      "\n",
      "- /home/li/bambuhls/HLS_output//simulation/testbench_myproject_tb.v:712: Verilog $finish\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Value found for input paddrdense_1_input_q0: 01000000000000000000000000000000\n",
      "Value found for input paddrlayer2_out_d0: 01000000000000000000000100000000\n",
      "Value found for input paddrconst_size_in_1: 01000000000000000000001000000000\n",
      "Value found for input paddrconst_size_out_1: 01000000000000000000001100000000\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Value found for output layer2_out: 1111000001100100\n",
      " layer2_out =     0   expected = 61540 \n",
      "\n",
      "Value found for output layer2_out: 1011010000110010\n",
      " layer2_out =     0   expected = 46130 \n",
      "\n",
      "Value found for output layer2_out: 0000111111001100\n",
      " layer2_out =     0   expected =  4044 \n",
      "\n",
      "Value found for output layer2_out: 1111010001000010\n",
      " layer2_out =     0   expected = 62530 \n",
      "\n",
      "Value found for output const_size_in_1: 0000000000010000\n",
      " const_size_in_1 =    16   expected =    16 \n",
      "\n",
      "Value found for output const_size_out_1: 0000000000000100\n",
      " const_size_out_1 =     4   expected =     4 \n",
      "\n",
      "Simulation ended after                   99 cycles.\n",
      "\n",
      "Simulation FAILED\n",
      "\n",
      "- /home/li/bambuhls/HLS_output//simulation/testbench_myproject_tb.v:712: Verilog $finish\n",
      "File \"/home/li/bambuhls/results.txt\" opened\n",
      "error -> Simulation not correct!\n",
      "\tlong long unsigned int SimulationTool::DetermineCycles(long long unsigned int&, unsigned int&)\n",
      "\t../../src/wrapper/simulation/SimulationTool.cpp:182\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Value found for input paddrdense_1_input_q0: 01000000000000000000000000000000\n",
      "Value found for input paddrlayer2_out_d0: 01000000000000000000000100000000\n",
      "Value found for input paddrconst_size_in_1: 01000000000000000000001000000000\n",
      "Value found for input paddrconst_size_out_1: 01000000000000000000001100000000\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Value found for output layer2_out: 1111000001100100\n",
      " layer2_out =     0   expected = 61540 \n",
      "\n",
      "Value found for output layer2_out: 1011010000110010\n",
      " layer2_out =     0   expected = 46130 \n",
      "\n",
      "Value found for output layer2_out: 0000111111001100\n",
      " layer2_out =     0   expected =  4044 \n",
      "\n",
      "Value found for output layer2_out: 1111010001000010\n",
      " layer2_out =     0   expected = 62530 \n",
      "\n",
      "Value found for output const_size_in_1: 0000000000010000\n",
      " const_size_in_1 =    16   expected =    16 \n",
      "\n",
      "Value found for output const_size_out_1: 0000000000000100\n",
      " const_size_out_1 =     4   expected =     4 \n",
      "\n",
      "Simulation ended after                   99 cycles.\n",
      "\n",
      "Simulation FAILED\n",
      "\n",
      "- /home/li/bambuhls/HLS_output//simulation/testbench_myproject_tb.v:712: Verilog $finish\n",
      "Please report bugs to <panda-info@polimi.it>\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!bambu model_single_dense/hls4ml_prj/firmware/myproject.cpp -O3 -fPIC --std=c++14 --compiler=I386_CLANG11 -v4 -D__SYNTHESIS__ --top-fname=myproject --generate-interface=INFER --generate-tb=test_myproject.xml --simulator=VERILATOR --simulate | tee myproject.log"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/li/Hls-and-bambu/bambuhls/HLS_output/Synthesis/vivado_flow_9/vivado.tcl\n",
      "# proc dump_statistics {  } {\n",
      "#   set util_rpt [report_utilization -return_string]\n",
      "#   set LUTFFPairs 0\n",
      "#   set SliceRegisters 0\n",
      "#   set Slice 0\n",
      "#   set SliceLUTs 0\n",
      "#   set SliceLUTs1 0\n",
      "#   set BRAMFIFO36 0\n",
      "#   set BRAMFIFO18 0\n",
      "#   set BRAMFIFO36_star 0\n",
      "#   set BRAMFIFO18_star 0\n",
      "#   set BRAM18 0\n",
      "#   set BRAMFIFO 0\n",
      "#   set BIOB 0\n",
      "#   set DSPs 0\n",
      "#   set TotPower 0\n",
      "#   set design_slack 0\n",
      "#   set design_req 0\n",
      "#   set design_delay 0\n",
      "#   regexp --  {\\s*LUT Flip Flop Pairs\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore LUTFFPairs\n",
      "#   regexp --  {\\s*Slice Registers\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore SliceRegisters\n",
      "#   regexp --  {\\s*Slice\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore Slice\n",
      "#   regexp --  {\\s*Slice LUTs\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs\n",
      "#   regexp --  {\\s*Slice LUTs\\*\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs1\n",
      "#   if { [expr {$SliceLUTs1 == 0}] } {\n",
      "#     set SliceLUTs1 $SliceLUTs\n",
      "#   }\n",
      "#   if { [expr {$LUTFFPairs == 0}] } {\n",
      "#     set LUTFFPairs $SliceLUTs1\n",
      "#     puts $SliceLUTs1\n",
      "#   }\n",
      "#   if { [expr {$SliceLUTs == 0}] } {\n",
      "#     set SliceLUTs $SliceLUTs1\n",
      "#   }\n",
      "#   regexp --  {\\s*RAMB36/FIFO36\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36\n",
      "#   regexp --  {\\s*RAMB18/FIFO18\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18\n",
      "#   regexp --  {\\s*RAMB36/FIFO\\*\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36_star\n",
      "#   regexp --  {\\s*RAMB18/FIFO\\*\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18_star\n",
      "#   regexp --  {\\s*RAMB18\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore BRAM18\n",
      "#   set BRAMFIFO [expr {(2 *$BRAMFIFO36) + $BRAMFIFO18 + (2*$BRAMFIFO36_star) + $BRAMFIFO18_star + $BRAM18}]\n",
      "#   regexp --  {\\s*Bonded IOB\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore BIOB\n",
      "#   regexp --  {\\s*DSPs\\s*\\|\\s*([^[:blank:]]+)} $util_rpt ignore DSPs\n",
      "#   set power_rpt [report_power -return_string]\n",
      "#   regexp --  {\\s*Total On-Chip Power \\(W\\)\\s*\\|\\s*([^[:blank:]]+)} $power_rpt ignore TotPower\n",
      "#   set Timing_Paths [get_timing_paths -max_paths 1 -nworst 1 -setup]\n",
      "#   if { [expr {$Timing_Paths == \"\"}] } {\n",
      "#     set design_slack 0\n",
      "#     set design_req 0\n",
      "#   } else {\n",
      "#     set design_slack [get_property SLACK $Timing_Paths]\n",
      "#     set design_req [get_property REQUIREMENT  $Timing_Paths]\n",
      "#   }\n",
      "#   if { [expr {$design_slack == \"\"}] } {\n",
      "#     set design_slack 0\n",
      "#   }\n",
      "#   if { [expr {$design_req == \"\"}] } {\n",
      "#     set design_req 0\n",
      "#   }\n",
      "#   set design_delay [expr {$design_req - $design_slack}]\n",
      "#   file delete -force /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_9/myproject_report.xml \n",
      "#   set ofile_report [open /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_9/myproject_report.xml w]\n",
      "#   puts $ofile_report \"<?xml version=\\\"1.0\\\"?>\"\n",
      "#   puts $ofile_report \"<document>\"\n",
      "#   puts $ofile_report \"  <application>\"\n",
      "#   puts $ofile_report \"    <section stringID=\\\"XILINX_SYNTHESIS_SUMMARY\\\">\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_LUT_FLIP_FLOP_PAIRS_USED\\\" value=\\\"$LUTFFPairs\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_SLICE\\\" value=\\\"$Slice\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_SLICE_REGISTERS\\\" value=\\\"$SliceRegisters\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_SLICE_LUTS\\\" value=\\\"$SliceLUTs\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_BLOCK_RAMFIFO\\\" value=\\\"$BRAMFIFO\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_IOPIN\\\" value=\\\"$BIOB\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_DSPS\\\" value=\\\"$DSPs\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_POWER\\\" value=\\\"$TotPower\\\"/>\"\n",
      "#   puts $ofile_report \"      <item stringID=\\\"XILINX_DESIGN_DELAY\\\" value=\\\"$design_delay\\\"/>\"\n",
      "#   puts $ofile_report \"    </section>\"\n",
      "#   puts $ofile_report \"  </application>\"\n",
      "#   puts $ofile_report \"</document>\"\n",
      "#   close $ofile_report\n",
      "# };\n",
      "# set_param general.maxThreads 1\n",
      "# set outputDir /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_9\n",
      "# file mkdir $outputDir\n",
      "# create_project myproject -part xc7vx690t-3ffg1930 -force\n",
      "# read_verilog /home/li/bambuhls/myproject.v\n",
      "ERROR: [Common 17-69] Command failed: File '/home/li/bambuhls/myproject.v' does not exist\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jan  4 17:20:51 2022...\n"
     ]
    }
   ],
   "source": [
    "!vivado -mode batch -source /home/li/Hls-and-bambu/bambuhls/HLS_output/Synthesis/vivado_flow_9/vivado.tcl"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/svg+xml": "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n<!-- Generated by graphviz version 2.43.0 (0)\n -->\n<!-- Title: G Pages: 1 -->\n<svg width=\"2166pt\" height=\"5338pt\"\n viewBox=\"0.00 0.00 2166.00 5338.00\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 5334)\">\n<title>G</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-5334 2162,-5334 2162,4 -4,4\"/>\n<!-- 0 -->\n<g id=\"node1\" class=\"node\">\n<title>0</title>\n<polygon fill=\"none\" stroke=\"blue\" points=\"1387,-5330 1322,-5330 1322,-5265 1387,-5265 1387,-5330\"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"1334,-5330 1322,-5318 \"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"1322,-5277 1334,-5265 \"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"1375,-5265 1387,-5277 \"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"1387,-5318 1375,-5330 \"/>\n<text text-anchor=\"middle\" x=\"1354.5\" y=\"-5293.8\" font-family=\"Times,serif\" font-size=\"14.00\">START</text>\n</g>\n<!-- 6 -->\n<g id=\"node7\" class=\"node\">\n<title>6</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"797,-5001.5 797,-5227.5 1912,-5227.5 1912,-5001.5 797,-5001.5\"/>\n<text text-anchor=\"start\" x=\"805\" y=\"-5110.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_4</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"839,-5001.5 839,-5227.5 \"/>\n<text text-anchor=\"start\" x=\"847\" y=\"-5212.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423029 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8824 = internal_423023;</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5197.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423495 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; const_size_in_1_bambu_artificial_ParmMgr_Write_valid(16u, 16u, const_size_in_1);</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5182.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423508 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; const_size_out_1_bambu_artificial_ParmMgr_Write_valid(16u, 4u, const_size_out_1);</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5167.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423297 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8932 = w2;</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5152.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423235 [ &#160;10.00&#45;&#45;&#45; &#160;11.59( &#160;&#160;1.59)] &#45;&#45;&gt; _8917 = (unsigned int*)(((unsigned char*)layer2_out) + 4); </text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5137.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423237 [ &#160;10.00&#45;&#45;&#45; &#160;11.59( &#160;&#160;1.59)] &#45;&#45;&gt; _8919 = (unsigned int*)(((unsigned char*)layer2_out) + 8); </text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5122.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423239 [ &#160;10.00&#45;&#45;&#45; &#160;11.59( &#160;&#160;1.59)] &#45;&#45;&gt; _8921 = (unsigned int*)(((unsigned char*)layer2_out) + 12); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"839,-5114.5 1861,-5114.5 \"/>\n<text text-anchor=\"start\" x=\"847\" y=\"-5099.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423029 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8824 = internal_423023;</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5084.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423495 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; const_size_in_1_bambu_artificial_ParmMgr_Write_valid(16u, 16u, const_size_in_1);</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5069.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423508 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; const_size_out_1_bambu_artificial_ParmMgr_Write_valid(16u, 4u, const_size_out_1);</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5054.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423297 [ &#160;10.00&#45;&#45;&#45; &#160;10.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8932 = w2;</text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5039.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423235 [ &#160;10.00&#45;&#45;&#45; &#160;11.59( &#160;&#160;1.59)] &#45;&#45;&gt; _8917 = (unsigned int*)(((unsigned char*)layer2_out) + 4); </text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5024.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423237 [ &#160;10.00&#45;&#45;&#45; &#160;11.59( &#160;&#160;1.59)] &#45;&#45;&gt; _8919 = (unsigned int*)(((unsigned char*)layer2_out) + 8); </text>\n<text text-anchor=\"start\" x=\"847\" y=\"-5009.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423239 [ &#160;10.00&#45;&#45;&#45; &#160;11.59( &#160;&#160;1.59)] &#45;&#45;&gt; _8921 = (unsigned int*)(((unsigned char*)layer2_out) + 12); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1861,-5001.5 1861,-5227.5 \"/>\n<text text-anchor=\"start\" x=\"1869\" y=\"-5110.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB3 </text>\n</g>\n<!-- 0&#45;&gt;6 -->\n<g id=\"edge8\" class=\"edge\">\n<title>0&#45;&gt;6</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1354.5,-5264.97C1354.5,-5256.93 1354.5,-5247.78 1354.5,-5238.07\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1358,-5237.77 1354.5,-5227.77 1351,-5237.77 1358,-5237.77\"/>\n</g>\n<!-- 1 -->\n<g id=\"node2\" class=\"node\">\n<title>1</title>\n<polygon fill=\"none\" stroke=\"blue\" points=\"573.5,-50 523.5,-50 523.5,0 573.5,0 573.5,-50\"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"535.5,-50 523.5,-38 \"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"523.5,-12 535.5,0 \"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"561.5,0 573.5,-12 \"/>\n<polyline fill=\"none\" stroke=\"blue\" points=\"573.5,-38 561.5,-50 \"/>\n<text text-anchor=\"middle\" x=\"548.5\" y=\"-21.3\" font-family=\"Times,serif\" font-size=\"14.00\">END</text>\n</g>\n<!-- 2 -->\n<g id=\"node3\" class=\"node\">\n<title>2</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"801,-4152.5 801,-4963.5 1908,-4963.5 1908,-4152.5 801,-4152.5\"/>\n<text text-anchor=\"start\" x=\"809\" y=\"-4554.3\" font-family=\"Times,serif\" font-size=\"14.00\">S_0</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"843,-4152.5 843,-4963.5 \"/>\n<text text-anchor=\"start\" x=\"851\" y=\"-4948.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422654 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8831 = gimple_phi(&lt;_8880, BB2&gt;, &lt;0u, BB3&gt;) */</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4933.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423536 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8989 = gimple_phi(&lt;_8988, BB3&gt;, &lt;_8830, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4918.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423540 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8991 = gimple_phi(&lt;_8990, BB3&gt;, &lt;_8847, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4903.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423544 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8993 = gimple_phi(&lt;_8992, BB3&gt;, &lt;_8858, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4888.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423548 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8995 = gimple_phi(&lt;_8994, BB3&gt;, &lt;_8869, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4873.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423291 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8930 = _8831 &lt;&lt; (2u); </text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4858.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422655 [ &#160;20.00&#45;&#45;&#45; &#160;21.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8833 = (struct class_ac_fixed*)(((unsigned char*)dense_input) + _8930); </text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4843.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_423458 [ &#160;22.26&#45;&#45;&#45; &#160;32.58( &#160;10.32)] &#45;&#45;&gt; _8976 = dense_input_bambu_artificial_ParmMgr_Read_array(0u, 32u, 0u, _8833); </text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4828.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422657 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8835 = _8831 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4813.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423299 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8933 = _8835 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4798.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422660 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8838 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8933);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4783.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_422661 [ &#160;21.55&#45;&#45;&#45; &#160;32.78( &#160;11.23)] &#45;&#45;&gt; if(1u) _8839 = (*((unsigned int*)(_8838))); </text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4768.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422668 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8846 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8933);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4753.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422670 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8848 = _8835 | (1u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4738.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423318 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8940 = _8848 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4723.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422671 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8849 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8940);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4708.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_422672 [ &#160;21.55&#45;&#45;&#45; &#160;32.78( &#160;11.23)] &#45;&#45;&gt; if(1u) _8850 = (*((unsigned int*)(_8849))); </text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4693.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422679 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8857 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8940);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4678.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422681 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8859 = _8835 | (2u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4663.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423337 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8947 = _8859 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4648.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422682 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8860 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8947);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4633.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422690 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8868 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8947);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4618.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422692 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8870 = _8835 | (3u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4603.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423356 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8954 = _8870 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4588.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422693 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8871 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8954);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4573.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422701 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8879 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8954);</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4558.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422703 [ &#160;20.00&#45;&#45;&#45; &#160;21.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8880 = (unsigned int)(_8831 + (1u));</text>\n<text text-anchor=\"start\" x=\"851\" y=\"-4543.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423376 [ &#160;22.26&#45;&#45;&#45; &#160;23.63( &#160;&#160;1.38)] &#45;&#45;&gt; _8960 = _8880 == (16u);</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"843,-4535.5 1857,-4535.5 \"/>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4520.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422654 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8831 = gimple_phi(&lt;_8880, BB2&gt;, &lt;0u, BB3&gt;) */</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4505.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423536 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8989 = gimple_phi(&lt;_8988, BB3&gt;, &lt;_8830, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4490.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423540 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8991 = gimple_phi(&lt;_8990, BB3&gt;, &lt;_8847, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4475.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423544 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8993 = gimple_phi(&lt;_8992, BB3&gt;, &lt;_8858, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4460.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423548 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8995 = gimple_phi(&lt;_8994, BB3&gt;, &lt;_8869, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4445.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423291 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8930 = _8831 &lt;&lt; (2u); </text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4430.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422655 [ &#160;20.00&#45;&#45;&#45; &#160;21.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8833 = (struct class_ac_fixed*)(((unsigned char*)dense_input) + _8930); </text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4415.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422657 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8835 = _8831 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4400.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423299 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8933 = _8835 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4385.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422660 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8838 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8933);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4370.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422668 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8846 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8933);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4355.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422670 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8848 = _8835 | (1u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4340.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423318 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8940 = _8848 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4325.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422671 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8849 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8940);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4310.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422679 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8857 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8940);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4295.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422681 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8859 = _8835 | (2u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4280.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423337 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8947 = _8859 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4265.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422682 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8860 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8947);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4250.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422690 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8868 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8947);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4235.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422692 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8870 = _8835 | (3u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4220.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423356 [ &#160;20.00&#45;&#45;&#45; &#160;20.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8954 = _8870 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4205.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422693 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8871 = (struct Internal_422756(*)[64])(((unsigned char*)_8932) + _8954);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4190.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422701 [ &#160;20.00&#45;&#45;&#45; &#160;21.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8879 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8954);</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4175.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422703 [ &#160;20.00&#45;&#45;&#45; &#160;21.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8880 = (unsigned int)(_8831 + (1u));</text>\n<text text-anchor=\"start\" x=\"878.5\" y=\"-4160.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423376 [ &#160;22.26&#45;&#45;&#45; &#160;23.63( &#160;&#160;1.38)] &#45;&#45;&gt; _8960 = _8880 == (16u);</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1857,-4152.5 1857,-4963.5 \"/>\n<text text-anchor=\"start\" x=\"1865\" y=\"-4554.3\" font-family=\"Times,serif\" font-size=\"14.00\">BB2 </text>\n</g>\n<!-- 3 -->\n<g id=\"node4\" class=\"node\">\n<title>3</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"510,-3243.5 510,-4114.5 1617,-4114.5 1617,-3243.5 510,-3243.5\"/>\n<text text-anchor=\"start\" x=\"518\" y=\"-3675.3\" font-family=\"Times,serif\" font-size=\"14.00\">S_1</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"552,-3243.5 552,-4114.5 \"/>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-4099.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422658 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8836 = _8976 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-4084.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423294 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8931 = (int) (_8836);</text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-4069.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422659 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8837 = _8931 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-4054.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423515 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8985 = _8837;</text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-4039.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423513 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8984 = _8837;</text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-4024.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423511 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8983 = _8837;</text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-4009.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422662 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8840 = _8839 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3994.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423302 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8934 = (int) (_8840); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3979.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422663 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8841 = _8934 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3964.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422664 [ &#160;32.78&#45;&#45;&#45; &#160;37.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8842 = ((int)(_8841)) * ((int)(_8837)); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3949.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423306 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8935 = (unsigned int) (_8842); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3934.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422665 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8843 = _8935 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3919.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422666 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8844 = _8843 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3904.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423309 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8936 = (int) (_8844); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3889.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422667 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8845 = _8936 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3874.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423313 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8938 = (unsigned int) (_8845); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3859.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422673 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8851 = _8850 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3844.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423321 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8941 = (int) (_8851); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3829.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422674 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8852 = _8941 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3814.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422675 [ &#160;32.78&#45;&#45;&#45; &#160;37.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8853 = ((int)(_8852)) * ((int)(_8983)); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3799.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423325 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8942 = (unsigned int) (_8853); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3784.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422676 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8854 = _8942 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3769.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422677 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8855 = _8854 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3754.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423328 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8943 = (int) (_8855); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3739.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422678 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8856 = _8943 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3724.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423332 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8945 = (unsigned int) (_8856); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3709.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_422683 [ &#160;30.00&#45;&#45;&#45; &#160;42.78( &#160;12.78)] &#45;&#45;&gt; if(1u) _8861 = (*((unsigned int*)(_8860))); </text>\n<text text-anchor=\"start\" x=\"701.5\" y=\"-3694.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_422694 [ &#160;30.00&#45;&#45;&#45; &#160;42.78( &#160;12.78)] &#45;&#45;&gt; if(1u) _8872 = (*((unsigned int*)(_8871))); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"552,-3686.5 1566,-3686.5 \"/>\n<text text-anchor=\"start\" x=\"560\" y=\"-3671.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_423458 [ &#160;22.26&#45;&#45;&#45; &#160;32.58( &#160;10.32)] &#45;&#45;&gt; _8976 = dense_input_bambu_artificial_ParmMgr_Read_array(0u, 32u, 0u, _8833); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3656.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_422661 [ &#160;21.55&#45;&#45;&#45; &#160;32.78( &#160;11.23)] &#45;&#45;&gt; if(1u) _8839 = (*((unsigned int*)(_8838))); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3641.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_422672 [ &#160;21.55&#45;&#45;&#45; &#160;32.78( &#160;11.23)] &#45;&#45;&gt; if(1u) _8850 = (*((unsigned int*)(_8849))); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3626.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422658 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8836 = _8976 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3611.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423294 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8931 = (int) (_8836);</text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3596.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422659 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8837 = _8931 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3581.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423515 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8985 = _8837;</text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3566.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423513 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8984 = _8837;</text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3551.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423511 [ &#160;32.58&#45;&#45;&#45; &#160;32.58( &#160;&#160;0.00)] &#45;&#45;&gt; _8983 = _8837;</text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3536.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422662 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8840 = _8839 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3521.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423302 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8934 = (int) (_8840); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3506.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422663 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8841 = _8934 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3491.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422664 [ &#160;32.78&#45;&#45;&#45; &#160;37.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8842 = ((int)(_8841)) * ((int)(_8837)); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3476.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423306 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8935 = (unsigned int) (_8842); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3461.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422665 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8843 = _8935 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3446.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422666 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8844 = _8843 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3431.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423309 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8936 = (int) (_8844); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3416.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422667 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8845 = _8936 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3401.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423313 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8938 = (unsigned int) (_8845); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3386.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422673 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8851 = _8850 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3371.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423321 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8941 = (int) (_8851); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3356.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422674 [ &#160;32.78&#45;&#45;&#45; &#160;32.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8852 = _8941 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3341.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422675 [ &#160;32.78&#45;&#45;&#45; &#160;37.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8853 = ((int)(_8852)) * ((int)(_8983)); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3326.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423325 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8942 = (unsigned int) (_8853); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3311.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422676 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8854 = _8942 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3296.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422677 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8855 = _8854 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3281.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423328 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8943 = (int) (_8855); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3266.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422678 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8856 = _8943 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"560\" y=\"-3251.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423332 [ &#160;38.36&#45;&#45;&#45; &#160;38.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8945 = (unsigned int) (_8856); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1566,-3243.5 1566,-4114.5 \"/>\n<text text-anchor=\"start\" x=\"1574\" y=\"-3675.3\" font-family=\"Times,serif\" font-size=\"14.00\">BB2 </text>\n</g>\n<!-- 2&#45;&gt;3 -->\n<g id=\"edge1\" class=\"edge\">\n<title>2&#45;&gt;3</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1220.18,-4152.19C1217.11,-4142.95 1214.04,-4133.68 1210.96,-4124.41\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1214.23,-4123.13 1207.75,-4114.75 1207.58,-4125.34 1214.23,-4123.13\"/>\n</g>\n<!-- 4 -->\n<g id=\"node5\" class=\"node\">\n<title>4</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"758.5,-2485.5 758.5,-3191.5 1582.5,-3191.5 1582.5,-2485.5 758.5,-2485.5\"/>\n<text text-anchor=\"start\" x=\"766.5\" y=\"-2834.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_2</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"800.5,-2485.5 800.5,-3191.5 \"/>\n<text text-anchor=\"start\" x=\"811\" y=\"-3176.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"blue\">myproject_422558_422669 [ &#160;40.00&#45;&#45;&#45; &#160;43.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8846))) = _8938; </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3161.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"blue\">myproject_422558_422680 [ &#160;40.00&#45;&#45;&#45; &#160;43.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8857))) = _8945; </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3146.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422684 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8862 = _8861 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3131.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423340 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8948 = (int) (_8862); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3116.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422685 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8863 = _8948 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3101.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422686 [ &#160;42.78&#45;&#45;&#45; &#160;47.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8864 = ((int)(_8863)) * ((int)(_8984)); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3086.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423344 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8949 = (unsigned int) (_8864); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3071.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422687 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8865 = _8949 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3056.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422688 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8866 = _8865 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3041.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423347 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8950 = (int) (_8866); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3026.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422689 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8867 = _8950 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-3011.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423351 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8952 = (unsigned int) (_8867); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2996.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422695 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8873 = _8872 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2981.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423359 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8955 = (int) (_8873); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2966.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422696 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8874 = _8955 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2951.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422697 [ &#160;42.78&#45;&#45;&#45; &#160;47.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8875 = ((int)(_8874)) * ((int)(_8985)); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2936.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423363 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8956 = (unsigned int) (_8875); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2921.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422698 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8876 = _8956 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2906.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422699 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8877 = _8876 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2891.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423366 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8957 = (int) (_8877); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2876.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422700 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8878 = _8957 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"811\" y=\"-2861.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423370 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8959 = (unsigned int) (_8878); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"800.5,-2853.5 1531.5,-2853.5 \"/>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2838.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_422683 [ &#160;30.00&#45;&#45;&#45; &#160;42.78( &#160;12.78)] &#45;&#45;&gt; if(1u) _8861 = (*((unsigned int*)(_8860))); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2823.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_422694 [ &#160;30.00&#45;&#45;&#45; &#160;42.78( &#160;12.78)] &#45;&#45;&gt; if(1u) _8872 = (*((unsigned int*)(_8871))); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2808.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"blue\">myproject_422558_422669 [ &#160;40.00&#45;&#45;&#45; &#160;43.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8846))) = _8938; </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2793.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"blue\">myproject_422558_422680 [ &#160;40.00&#45;&#45;&#45; &#160;43.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8857))) = _8945; </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2778.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422684 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8862 = _8861 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2763.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423340 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8948 = (int) (_8862); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2748.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422685 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8863 = _8948 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2733.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422686 [ &#160;42.78&#45;&#45;&#45; &#160;47.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8864 = ((int)(_8863)) * ((int)(_8984)); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2718.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423344 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8949 = (unsigned int) (_8864); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2703.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422687 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8865 = _8949 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2688.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422688 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8866 = _8865 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2673.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423347 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8950 = (int) (_8866); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2658.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422689 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8867 = _8950 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2643.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423351 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8952 = (unsigned int) (_8867); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2628.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422695 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8873 = _8872 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2613.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423359 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8955 = (int) (_8873); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2598.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422696 [ &#160;42.78&#45;&#45;&#45; &#160;42.78( &#160;&#160;0.00)] &#45;&#45;&gt; _8874 = _8955 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2583.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422697 [ &#160;42.78&#45;&#45;&#45; &#160;47.85( &#160;&#160;5.07)] &#45;&#45;&gt; _8875 = ((int)(_8874)) * ((int)(_8985)); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2568.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423363 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8956 = (unsigned int) (_8875); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2553.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422698 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8876 = _8956 &gt;&gt; (10u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2538.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422699 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8877 = _8876 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2523.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423366 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8957 = (int) (_8877); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2508.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422700 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8878 = _8957 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"808.5\" y=\"-2493.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423370 [ &#160;48.36&#45;&#45;&#45; &#160;48.36( &#160;&#160;0.00)] &#45;&#45;&gt; _8959 = (unsigned int) (_8878); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1531.5,-2485.5 1531.5,-3191.5 \"/>\n<text text-anchor=\"start\" x=\"1539.5\" y=\"-2834.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB2 </text>\n</g>\n<!-- 3&#45;&gt;4 -->\n<g id=\"edge2\" class=\"edge\">\n<title>3&#45;&gt;4</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1118.96,-3243.4C1120.74,-3229.43 1122.52,-3215.48 1124.29,-3201.61\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1127.78,-3201.89 1125.58,-3191.53 1120.84,-3201.01 1127.78,-3201.89\"/>\n</g>\n<!-- 5 -->\n<g id=\"node6\" class=\"node\">\n<title>5</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"998,-2341.5 998,-2447.5 1817,-2447.5 1817,-2341.5 998,-2341.5\"/>\n<text text-anchor=\"start\" x=\"1006\" y=\"-2390.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_3</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1040,-2341.5 1040,-2447.5 \"/>\n<text text-anchor=\"start\" x=\"1048\" y=\"-2432.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422691 [ &#160;50.00&#45;&#45;&#45; &#160;53.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8868))) = _8952; </text>\n<text text-anchor=\"start\" x=\"1048\" y=\"-2417.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422702 [ &#160;50.00&#45;&#45;&#45; &#160;53.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8879))) = _8959; </text>\n<text text-anchor=\"start\" x=\"1048\" y=\"-2402.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422705 [ &#160;50.00&#45;&#45;&#45; &#160;50.00( &#160;&#160;0.00)] &#45;&#45;&gt; if (_8960)</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1040,-2394.5 1766,-2394.5 \"/>\n<text text-anchor=\"start\" x=\"1048\" y=\"-2379.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422691 [ &#160;50.00&#45;&#45;&#45; &#160;53.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8868))) = _8952; </text>\n<text text-anchor=\"start\" x=\"1048\" y=\"-2364.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_422702 [ &#160;50.00&#45;&#45;&#45; &#160;53.08( &#160;&#160;3.08)] &#45;&#45;&gt; if(1u) (*((unsigned int*)(_8879))) = _8959; </text>\n<text text-anchor=\"start\" x=\"1048\" y=\"-2349.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422705 [ &#160;50.00&#45;&#45;&#45; &#160;50.00( &#160;&#160;0.00)] &#45;&#45;&gt; if (_8960)</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1766,-2341.5 1766,-2447.5 \"/>\n<text text-anchor=\"start\" x=\"1774\" y=\"-2390.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB2 </text>\n</g>\n<!-- 4&#45;&gt;5 -->\n<g id=\"edge3\" class=\"edge\">\n<title>4&#45;&gt;5</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1359.25,-2485.48C1364.75,-2475.22 1369.94,-2465.56 1374.72,-2456.64\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1377.91,-2458.09 1379.55,-2447.62 1371.74,-2454.78 1377.91,-2458.09\"/>\n</g>\n<!-- 5&#45;&gt;2 -->\n<g id=\"edge7\" class=\"edge\">\n<title>5&#45;&gt;2</title>\n<path fill=\"none\" stroke=\"#00ee00\" d=\"M1554.67,-2447.57C1569.04,-2457.95 1581.84,-2470.31 1591.5,-2485 1989.48,-3090.53 1822.27,-3417.63 1625.5,-4115 1622.89,-4124.24 1620.03,-4133.48 1616.94,-4142.7\"/>\n<polygon fill=\"#00ee00\" stroke=\"#00ee00\" points=\"1613.58,-4141.71 1613.64,-4152.31 1620.2,-4143.99 1613.58,-4141.71\"/>\n<text text-anchor=\"middle\" x=\"1940.5\" y=\"-3213.8\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422705(F)</text>\n</g>\n<!-- 7 -->\n<g id=\"node8\" class=\"node\">\n<title>7</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"888.5,-1673.5 888.5,-2289.5 1926.5,-2289.5 1926.5,-1673.5 888.5,-1673.5\"/>\n<text text-anchor=\"start\" x=\"896.5\" y=\"-1977.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_5</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"930.5,-1673.5 930.5,-2289.5 \"/>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2274.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423129 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8882 = gimple_phi(&lt;_8926, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2259.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423130 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8883 = gimple_phi(&lt;_8927, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2244.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423131 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8884 = gimple_phi(&lt;_8928, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2229.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423132 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8885 = gimple_phi(&lt;_8929, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2214.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423133 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8886 = gimple_phi(&lt;_8912, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2199.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423134 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8888 = _8886 &lt;&lt; (2u); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2184.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423389 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8961 = _8888 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2169.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423135 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8889 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8961);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2154.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_423136 [ &#160;61.55&#45;&#45;&#45; &#160;73.08( &#160;11.53)] &#45;&#45;&gt; if(1u) _8890 = (*((unsigned int*)(_8889))); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2139.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423140 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8894 = _8888 | (1u); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2124.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423394 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8963 = _8894 &lt;&lt; (2u); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2109.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423141 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8895 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8963); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2094.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_423142 [ &#160;61.55&#45;&#45;&#45; &#160;73.08( &#160;11.53)] &#45;&#45;&gt; if(1u) _8896 = (*((unsigned int*)(_8895))); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2079.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423146 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8900 = _8888 | (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2064.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423399 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8965 = _8900 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2049.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423147 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8901 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8965);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2034.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423152 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8906 = _8888 | (3u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2019.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423404 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8967 = _8906 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-2004.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423153 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8907 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8967);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1989.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423158 [ &#160;60.00&#45;&#45;&#45; &#160;61.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8912 = (unsigned int)(_8886 + (1u));</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1974.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423409 [ &#160;62.26&#45;&#45;&#45; &#160;63.63( &#160;&#160;1.38)] &#45;&#45;&gt; _8969 = _8912 == (16u);</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"930.5,-1966.5 1875.5,-1966.5 \"/>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1951.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423129 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8882 = gimple_phi(&lt;_8926, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1936.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423130 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8883 = gimple_phi(&lt;_8927, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1921.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423131 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8884 = gimple_phi(&lt;_8928, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1906.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423132 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8885 = gimple_phi(&lt;_8929, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1891.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423133 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8886 = gimple_phi(&lt;_8912, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1876.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423134 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8888 = _8886 &lt;&lt; (2u); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1861.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423389 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8961 = _8888 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1846.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423135 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8889 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8961);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1831.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423140 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8894 = _8888 | (1u); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1816.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423394 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8963 = _8894 &lt;&lt; (2u); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1801.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423141 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8895 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8963); </text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1786.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423146 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8900 = _8888 | (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1771.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423399 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8965 = _8900 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1756.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423147 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8901 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8965);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1741.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423152 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8906 = _8888 | (3u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1726.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423404 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8967 = _8906 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1711.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423153 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8907 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8967);</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1696.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423158 [ &#160;60.00&#45;&#45;&#45; &#160;61.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8912 = (unsigned int)(_8886 + (1u));</text>\n<text text-anchor=\"start\" x=\"938.5\" y=\"-1681.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423409 [ &#160;62.26&#45;&#45;&#45; &#160;63.63( &#160;&#160;1.38)] &#45;&#45;&gt; _8969 = _8912 == (16u);</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1875.5,-1673.5 1875.5,-2289.5 \"/>\n<text text-anchor=\"start\" x=\"1883.5\" y=\"-1977.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB8 </text>\n</g>\n<!-- 5&#45;&gt;7 -->\n<g id=\"edge6\" class=\"edge\">\n<title>5&#45;&gt;7</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1407.5,-2341.45C1407.5,-2329.13 1407.5,-2315.11 1407.5,-2299.91\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1411,-2299.76 1407.5,-2289.76 1404,-2299.76 1411,-2299.76\"/>\n<text text-anchor=\"middle\" x=\"1514.5\" y=\"-2311.8\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_422705(T)</text>\n</g>\n<!-- 6&#45;&gt;2 -->\n<g id=\"edge9\" class=\"edge\">\n<title>6&#45;&gt;2</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1354.5,-5001.29C1354.5,-4992.42 1354.5,-4983.2 1354.5,-4973.69\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1358,-4973.68 1354.5,-4963.68 1351,-4973.68 1358,-4973.68\"/>\n</g>\n<!-- 8 -->\n<g id=\"node9\" class=\"node\">\n<title>8</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"995.5,-1229.5 995.5,-1635.5 1819.5,-1635.5 1819.5,-1229.5 995.5,-1229.5\"/>\n<text text-anchor=\"start\" x=\"1003.5\" y=\"-1428.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_6</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1037.5,-1229.5 1037.5,-1635.5 \"/>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1620.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423137 [ &#160;73.08&#45;&#45;&#45; &#160;74.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8891 = (unsigned int)(_8890 + _8885);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1605.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423138 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8892 = _8891 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1590.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423392 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8962 = (int) (_8892);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1575.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423139 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8893 = _8962 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1560.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423143 [ &#160;73.08&#45;&#45;&#45; &#160;74.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8897 = (unsigned int)(_8896 + _8884);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1545.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423144 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8898 = _8897 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1530.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423397 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8964 = (int) (_8898);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1515.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423145 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8899 = _8964 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1500.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_423148 [ &#160;70.00&#45;&#45;&#45; &#160;83.08( &#160;13.08)] &#45;&#45;&gt; if(1u) _8902 = (*((unsigned int*)(_8901))); </text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1485.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_423154 [ &#160;70.00&#45;&#45;&#45; &#160;83.08( &#160;13.08)] &#45;&#45;&gt; if(1u) _8908 = (*((unsigned int*)(_8907))); </text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1470.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423286 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8928 = (unsigned int) (_8899);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1455.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423289 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8929 = (unsigned int) (_8893);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1440.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423160 [ &#160;80.00&#45;&#45;&#45; &#160;80.00( &#160;&#160;0.00)] &#45;&#45;&gt; if (_8969) </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1037.5,-1432.5 1768.5,-1432.5 \"/>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1417.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_423136 [ &#160;61.55&#45;&#45;&#45; &#160;73.08( &#160;11.53)] &#45;&#45;&gt; if(1u) _8890 = (*((unsigned int*)(_8889))); </text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1402.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_423142 [ &#160;61.55&#45;&#45;&#45; &#160;73.08( &#160;11.53)] &#45;&#45;&gt; if(1u) _8896 = (*((unsigned int*)(_8895))); </text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1387.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423137 [ &#160;73.08&#45;&#45;&#45; &#160;74.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8891 = (unsigned int)(_8890 + _8885);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1372.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423138 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8892 = _8891 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1357.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423392 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8962 = (int) (_8892);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1342.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423139 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8893 = _8962 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1327.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423143 [ &#160;73.08&#45;&#45;&#45; &#160;74.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8897 = (unsigned int)(_8896 + _8884);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1312.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423144 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8898 = _8897 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1297.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423397 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8964 = (int) (_8898);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1282.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423145 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8899 = _8964 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1267.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423286 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8928 = (unsigned int) (_8899);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1252.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423289 [ &#160;74.42&#45;&#45;&#45; &#160;74.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8929 = (unsigned int) (_8893);</text>\n<text text-anchor=\"start\" x=\"1045.5\" y=\"-1237.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423160 [ &#160;80.00&#45;&#45;&#45; &#160;80.00( &#160;&#160;0.00)] &#45;&#45;&gt; if (_8969) </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1768.5,-1229.5 1768.5,-1635.5 \"/>\n<text text-anchor=\"start\" x=\"1776.5\" y=\"-1428.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB8 </text>\n</g>\n<!-- 7&#45;&gt;8 -->\n<g id=\"edge4\" class=\"edge\">\n<title>7&#45;&gt;8</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1407.5,-1673.42C1407.5,-1664.22 1407.5,-1655.07 1407.5,-1646.02\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1411,-1645.83 1407.5,-1635.83 1404,-1645.83 1411,-1645.83\"/>\n</g>\n<!-- 9 -->\n<g id=\"node10\" class=\"node\">\n<title>9</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"0,-501.5 0,-907.5 1097,-907.5 1097,-501.5 0,-501.5\"/>\n<text text-anchor=\"start\" x=\"8\" y=\"-700.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_8</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"42,-501.5 42,-907.5 \"/>\n<text text-anchor=\"start\" x=\"50\" y=\"-892.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423149 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8903 = (unsigned int)(_8902 + _8883);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-877.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423150 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8904 = _8903 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-862.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423402 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8966 = (int) (_8904);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-847.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423151 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8905 = _8966 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-832.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423155 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8909 = (unsigned int)(_8908 + _8882);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-817.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423156 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8910 = _8909 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-802.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423407 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8968 = (int) (_8910);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-787.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423157 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8911 = _8968 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-772.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423280 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8926 = (unsigned int) (_8911);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-757.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423283 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8927 = (unsigned int) (_8905);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-742.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423472 [ &#160;90.00&#45;&#45;&#45; &#160;92.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8929, layer2_out); </text>\n<text text-anchor=\"start\" x=\"50\" y=\"-727.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423475 [ &#160;90.00&#45;&#45;&#45; &#160;92.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8928, _8917); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"42,-719.5 1037,-719.5 \"/>\n<text text-anchor=\"start\" x=\"50\" y=\"-704.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_423148 [ &#160;70.00&#45;&#45;&#45; &#160;83.08( &#160;13.08)] &#45;&#45;&gt; if(1u) _8902 = (*((unsigned int*)(_8901))); </text>\n<text text-anchor=\"start\" x=\"50\" y=\"-689.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_423154 [ &#160;70.00&#45;&#45;&#45; &#160;83.08( &#160;13.08)] &#45;&#45;&gt; if(1u) _8908 = (*((unsigned int*)(_8907))); </text>\n<text text-anchor=\"start\" x=\"50\" y=\"-674.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423149 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8903 = (unsigned int)(_8902 + _8883);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-659.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423150 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8904 = _8903 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-644.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423402 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8966 = (int) (_8904);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-629.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423151 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8905 = _8966 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-614.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423155 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8909 = (unsigned int)(_8908 + _8882);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-599.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423156 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8910 = _8909 &lt;&lt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-584.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423407 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8968 = (int) (_8910);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-569.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423157 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8911 = _8968 &gt;&gt; (16u);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-554.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423280 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8926 = (unsigned int) (_8911);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-539.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423283 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8927 = (unsigned int) (_8905);</text>\n<text text-anchor=\"start\" x=\"50\" y=\"-524.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423472 [ &#160;90.00&#45;&#45;&#45; &#160;92.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8929, layer2_out); </text>\n<text text-anchor=\"start\" x=\"50\" y=\"-509.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423475 [ &#160;90.00&#45;&#45;&#45; &#160;92.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8928, _8917); </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1037,-501.5 1037,-907.5 \"/>\n<text text-anchor=\"start\" x=\"1045\" y=\"-700.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB10 </text>\n</g>\n<!-- 8&#45;&gt;9 -->\n<g id=\"edge11\" class=\"edge\">\n<title>8&#45;&gt;9</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1166.33,-1229.25C1145.74,-1211.93 1125.25,-1194.67 1105.5,-1178 1003.36,-1091.81 890.91,-996.5 793.95,-914.19\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"796,-911.33 786.11,-907.53 791.47,-916.67 796,-911.33\"/>\n<text text-anchor=\"middle\" x=\"1245.5\" y=\"-1199.8\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423160(T)</text>\n</g>\n<!-- 11 -->\n<g id=\"node12\" class=\"node\">\n<title>11</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1115,-231.5 1115,-1177.5 2158,-1177.5 2158,-231.5 1115,-231.5\"/>\n<text text-anchor=\"start\" x=\"1123\" y=\"-700.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_10</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1166,-231.5 1166,-1177.5 \"/>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1162.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423149 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8903 = (unsigned int)(_8902 + _8883); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1147.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423150 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8904 = _8903 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1132.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423402 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8966 = (int) (_8904); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1117.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423151 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8905 = _8966 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1102.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423155 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8909 = (unsigned int)(_8908 + _8882); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1087.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423156 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8910 = _8909 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1072.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423407 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8968 = (int) (_8910); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1057.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423157 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8911 = _8968 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1042.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423280 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8926 = (unsigned int) (_8911); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1027.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423283 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8927 = (unsigned int) (_8905); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-1012.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423129 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8882 = gimple_phi(&lt;_8926, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-997.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423130 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8883 = gimple_phi(&lt;_8927, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-982.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423131 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8884 = gimple_phi(&lt;_8928, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-967.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423132 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8885 = gimple_phi(&lt;_8929, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-952.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423133 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8886 = gimple_phi(&lt;_8912, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-937.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423134 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8888 = _8886 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-922.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423389 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8961 = _8888 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-907.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423135 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8889 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8961);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-892.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_423136 [ &#160;61.55&#45;&#45;&#45; &#160;73.08( &#160;11.53)] &#45;&#45;&gt; if(1u) _8890 = (*((unsigned int*)(_8889))); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-877.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423140 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8894 = _8888 | (1u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-862.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423394 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8963 = _8894 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-847.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423141 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8895 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8963);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-832.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#eec900\">myproject_422558_423142 [ &#160;61.55&#45;&#45;&#45; &#160;73.08( &#160;11.53)] &#45;&#45;&gt; if(1u) _8896 = (*((unsigned int*)(_8895))); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-817.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423146 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8900 = _8888 | (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-802.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423399 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8965 = _8900 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-787.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423147 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8901 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8965);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-772.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423152 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8906 = _8888 | (3u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-757.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423404 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8967 = _8906 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-742.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423153 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8907 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8967);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-727.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423158 [ &#160;60.00&#45;&#45;&#45; &#160;61.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8912 = (unsigned int)(_8886 + (1u));</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-712.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423409 [ &#160;62.26&#45;&#45;&#45; &#160;63.63( &#160;&#160;1.38)] &#45;&#45;&gt; _8969 = _8912 == (16u);</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1166,-704.5 2107,-704.5 \"/>\n<text text-anchor=\"start\" x=\"1174\" y=\"-689.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_423148 [ &#160;70.00&#45;&#45;&#45; &#160;83.08( &#160;13.08)] &#45;&#45;&gt; if(1u) _8902 = (*((unsigned int*)(_8901))); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-674.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#00ee00\">myproject_422558_423154 [ &#160;70.00&#45;&#45;&#45; &#160;83.08( &#160;13.08)] &#45;&#45;&gt; if(1u) _8908 = (*((unsigned int*)(_8907))); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-659.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423149 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8903 = (unsigned int)(_8902 + _8883); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-644.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423150 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8904 = _8903 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-629.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423402 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8966 = (int) (_8904); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-614.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423151 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8905 = _8966 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-599.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423155 [ &#160;83.08&#45;&#45;&#45; &#160;84.42( &#160;&#160;1.34)] &#45;&#45;&gt; _8909 = (unsigned int)(_8908 + _8882); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-584.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423156 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8910 = _8909 &lt;&lt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-569.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423407 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8968 = (int) (_8910); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-554.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423157 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8911 = _8968 &gt;&gt; (16u); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-539.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423280 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8926 = (unsigned int) (_8911); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-524.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423283 [ &#160;84.42&#45;&#45;&#45; &#160;84.42( &#160;&#160;0.00)] &#45;&#45;&gt; _8927 = (unsigned int) (_8905); </text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-509.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423129 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8882 = gimple_phi(&lt;_8926, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-494.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423130 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8883 = gimple_phi(&lt;_8927, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-479.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423131 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8884 = gimple_phi(&lt;_8928, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-464.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423132 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8885 = gimple_phi(&lt;_8929, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-449.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423133 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; /* _8886 = gimple_phi(&lt;_8912, BB8&gt;, &lt;0u, BB2&gt;) */</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-434.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423134 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8888 = _8886 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-419.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423389 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8961 = _8888 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-404.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423135 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8889 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8961);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-389.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423140 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8894 = _8888 | (1u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-374.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423394 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8963 = _8894 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-359.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423141 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8895 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8963);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-344.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423146 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8900 = _8888 | (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-329.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423399 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8965 = _8900 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-314.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423147 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8901 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8965);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-299.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423152 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8906 = _8888 | (3u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-284.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423404 [ &#160;60.00&#45;&#45;&#45; &#160;60.00( &#160;&#160;0.00)] &#45;&#45;&gt; _8967 = _8906 &lt;&lt; (2u);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-269.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423153 [ &#160;60.00&#45;&#45;&#45; &#160;61.04( &#160;&#160;1.04)] &#45;&#45;&gt; _8907 = (struct class_ac_fixed(*)[64])(((unsigned char*)_8824) + _8967);</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-254.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423158 [ &#160;60.00&#45;&#45;&#45; &#160;61.75( &#160;&#160;1.75)] &#45;&#45;&gt; _8912 = (unsigned int)(_8886 + (1u));</text>\n<text text-anchor=\"start\" x=\"1174\" y=\"-239.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423409 [ &#160;62.26&#45;&#45;&#45; &#160;63.63( &#160;&#160;1.38)] &#45;&#45;&gt; _8969 = _8912 == (16u);</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"2107,-231.5 2107,-1177.5 \"/>\n<text text-anchor=\"start\" x=\"2115\" y=\"-700.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB8 </text>\n</g>\n<!-- 8&#45;&gt;11 -->\n<g id=\"edge12\" class=\"edge\">\n<title>8&#45;&gt;11</title>\n<path fill=\"none\" stroke=\"#00ee00\" d=\"M1402.65,-1229.48C1404.15,-1218.1 1406.07,-1206.87 1408.5,-1196 1409.11,-1193.25 1409.75,-1190.49 1410.39,-1187.74\"/>\n<polygon fill=\"#00ee00\" stroke=\"#00ee00\" points=\"1413.86,-1188.29 1412.81,-1177.75 1407.06,-1186.64 1413.86,-1188.29\"/>\n<text text-anchor=\"middle\" x=\"1515.5\" y=\"-1199.8\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423160(F)</text>\n</g>\n<!-- 10 -->\n<g id=\"node11\" class=\"node\">\n<title>10</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"13.5,-87.5 13.5,-193.5 1083.5,-193.5 1083.5,-87.5 13.5,-87.5\"/>\n<text text-anchor=\"start\" x=\"21.5\" y=\"-136.8\" font-family=\"Times,serif\" font-size=\"14.00\">S_9</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"55.5,-87.5 55.5,-193.5 \"/>\n<text text-anchor=\"start\" x=\"63.5\" y=\"-178.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423478 [ 100.00&#45;&#45;&#45; 102.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8927, _8919);</text>\n<text text-anchor=\"start\" x=\"63.5\" y=\"-163.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423481 [ 100.00&#45;&#45;&#45; 102.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8926, _8921);</text>\n<text text-anchor=\"start\" x=\"63.5\" y=\"-148.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423241 [ 103.11&#45;&#45;&#45; 103.11( &#160;&#160;0.00)] &#45;&#45;&gt; return ; </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"55.5,-140.5 1023.5,-140.5 \"/>\n<text text-anchor=\"start\" x=\"63.5\" y=\"-125.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423478 [ 100.00&#45;&#45;&#45; 102.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8927, _8919);</text>\n<text text-anchor=\"start\" x=\"63.5\" y=\"-110.3\" font-family=\"Times,serif\" font-size=\"14.00\">myproject_422558_423481 [ 100.00&#45;&#45;&#45; 102.58( &#160;&#160;2.58)] &#45;&#45;&gt; layer2_out_bambu_artificial_ParmMgr_Write_array(1u, 32u, _8926, _8921);</text>\n<text text-anchor=\"start\" x=\"63.5\" y=\"-95.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#cd0000\">myproject_422558_423241 [ 103.11&#45;&#45;&#45; 103.11( &#160;&#160;0.00)] &#45;&#45;&gt; return ; </text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1023.5,-87.5 1023.5,-193.5 \"/>\n<text text-anchor=\"start\" x=\"1031.5\" y=\"-136.8\" font-family=\"Times,serif\" font-size=\"14.00\">BB10 </text>\n</g>\n<!-- 9&#45;&gt;10 -->\n<g id=\"edge5\" class=\"edge\">\n<title>9&#45;&gt;10</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M548.5,-501.4C548.5,-396.42 548.5,-275.46 548.5,-203.9\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"552,-203.71 548.5,-193.71 545,-203.71 552,-203.71\"/>\n</g>\n<!-- 10&#45;&gt;1 -->\n<g id=\"edge10\" class=\"edge\">\n<title>10&#45;&gt;1</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M548.5,-87.4C548.5,-78.12 548.5,-68.67 548.5,-60.06\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"552,-60.04 548.5,-50.04 545,-60.04 552,-60.04\"/>\n</g>\n<!-- 11&#45;&gt;8 -->\n<g id=\"edge13\" class=\"edge\">\n<title>11&#45;&gt;8</title>\n<path fill=\"none\" stroke=\"#cd0000\" d=\"M1635.04,-1177.55C1631.29,-1188.91 1627.12,-1200.08 1622.5,-1211 1621.2,-1214.08 1619.83,-1217.14 1618.4,-1220.18\"/>\n<polygon fill=\"#cd0000\" stroke=\"#cd0000\" points=\"1615.22,-1218.71 1613.94,-1229.23 1621.5,-1221.81 1615.22,-1218.71\"/>\n</g>\n</g>\n</svg>\n",
      "text/plain": [
       "<graphviz.sources.Source at 0x7fb9e81d8520>"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from graphviz import Source\n",
    "Source.from_file('HLS_output/dot/myproject/HLS_STGraph.dot')"
   ]
  }
 ],
 "metadata": {
  "interpreter": {
   "hash": "79a72cc50b94134f536fa6863b85f04552858fdb20f5b4d5988284fd31abe4fb"
  },
  "kernelspec": {
   "display_name": "Python 3.8.11 64-bit ('hls4ml': conda)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.8"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
