{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768092464871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768092464871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 16:47:44 2026 " "Processing started: Sat Jan 10 16:47:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768092464871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768092464871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part3 -c Lab1_Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part3 -c Lab1_Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768092464871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768092465210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768092465210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab1_part3.v(22) " "Verilog HDL information at lab1_part3.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1768092470899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab1_part3.v 2 2 " "Using design file lab1_part3.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InputFeeder " "Found entity 1: InputFeeder" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768092470900 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_Part3 " "Found entity 2: Lab1_Part3" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768092470900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1768092470900 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 lab1_part3.v(260) " "Verilog HDL Implicit Net warning at lab1_part3.v(260): created implicit net for \"HEX6\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768092470900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_Part3 " "Elaborating entity \"Lab1_Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768092470902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX6 lab1_part3.v(260) " "Verilog HDL or VHDL warning at lab1_part3.v(260): object \"HEX6\" assigned a value but never read" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768092470902 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lab1_part3.v(171) " "Verilog HDL assignment warning at lab1_part3.v(171): truncated value with size 32 to match size of target (25)" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768092470902 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lab1_part3.v(189) " "Verilog HDL assignment warning at lab1_part3.v(189): truncated value with size 32 to match size of target (25)" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768092470903 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 lab1_part3.v(260) " "Verilog HDL assignment warning at lab1_part3.v(260): truncated value with size 7 to match size of target (1)" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768092470904 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR lab1_part3.v(67) " "Output port \"DRAM_ADDR\" at lab1_part3.v(67) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA lab1_part3.v(68) " "Output port \"DRAM_BA\" at lab1_part3.v(68) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B lab1_part3.v(119) " "Output port \"VGA_B\" at lab1_part3.v(119) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G lab1_part3.v(121) " "Output port \"VGA_G\" at lab1_part3.v(121) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R lab1_part3.v(123) " "Output port \"VGA_R\" at lab1_part3.v(123) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST lab1_part3.v(47) " "Output port \"ADC_CONVST\" at lab1_part3.v(47) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN lab1_part3.v(48) " "Output port \"ADC_DIN\" at lab1_part3.v(48) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK lab1_part3.v(50) " "Output port \"ADC_SCLK\" at lab1_part3.v(50) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT lab1_part3.v(56) " "Output port \"AUD_DACDAT\" at lab1_part3.v(56) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK lab1_part3.v(58) " "Output port \"AUD_XCK\" at lab1_part3.v(58) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N lab1_part3.v(69) " "Output port \"DRAM_CAS_N\" at lab1_part3.v(69) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE lab1_part3.v(70) " "Output port \"DRAM_CKE\" at lab1_part3.v(70) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK lab1_part3.v(71) " "Output port \"DRAM_CLK\" at lab1_part3.v(71) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N lab1_part3.v(72) " "Output port \"DRAM_CS_N\" at lab1_part3.v(72) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM lab1_part3.v(74) " "Output port \"DRAM_LDQM\" at lab1_part3.v(74) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N lab1_part3.v(75) " "Output port \"DRAM_RAS_N\" at lab1_part3.v(75) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM lab1_part3.v(76) " "Output port \"DRAM_UDQM\" at lab1_part3.v(76) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N lab1_part3.v(77) " "Output port \"DRAM_WE_N\" at lab1_part3.v(77) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK lab1_part3.v(80) " "Output port \"FPGA_I2C_SCLK\" at lab1_part3.v(80) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD lab1_part3.v(93) " "Output port \"IRDA_TXD\" at lab1_part3.v(93) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N lab1_part3.v(114) " "Output port \"TD_RESET_N\" at lab1_part3.v(114) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N lab1_part3.v(118) " "Output port \"VGA_BLANK_N\" at lab1_part3.v(118) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK lab1_part3.v(120) " "Output port \"VGA_CLK\" at lab1_part3.v(120) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS lab1_part3.v(122) " "Output port \"VGA_HS\" at lab1_part3.v(122) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N lab1_part3.v(124) " "Output port \"VGA_SYNC_N\" at lab1_part3.v(124) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470905 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS lab1_part3.v(126) " "Output port \"VGA_VS\" at lab1_part3.v(126) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768092470906 "|Lab1_Part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputFeeder InputFeeder:u0 " "Elaborating entity \"InputFeeder\" for hierarchy \"InputFeeder:u0\"" {  } { { "lab1_part3.v" "u0" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768092470915 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InputBuffer.data_a 0 lab1_part3.v(10) " "Net \"InputBuffer.data_a\" at lab1_part3.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768092470916 "|Lab1_Part3|InputFeeder:u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InputBuffer.waddr_a 0 lab1_part3.v(10) " "Net \"InputBuffer.waddr_a\" at lab1_part3.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768092470916 "|Lab1_Part3|InputFeeder:u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InputBuffer.we_a 0 lab1_part3.v(10) " "Net \"InputBuffer.we_a\" at lab1_part3.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768092470916 "|Lab1_Part3|InputFeeder:u0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "current_clk " "Found clock multiplexer current_clk" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 140 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1768092471041 "|Lab1_Part3|current_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1768092471041 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "InputFeeder:u0\|InputBuffer " "RAM logic \"InputFeeder:u0\|InputBuffer\" is uninferred due to inappropriate RAM size" {  } { { "lab1_part3.v" "InputBuffer" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1768092471114 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1768092471114 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/db/Lab1_Part3.ram0_InputFeeder_43fb2b5b.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/db/Lab1_Part3.ram0_InputFeeder_43fb2b5b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1768092471115 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768092471221 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1768092471221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768092471243 "|Lab1_Part3|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768092471243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768092471299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.map.smsg " "Generated suppressed messages file C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768092471452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768092471548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768092471548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768092471582 "|Lab1_Part3|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768092471582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768092471584 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768092471584 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1768092471584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768092471584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768092471584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768092471604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 16:47:51 2026 " "Processing ended: Sat Jan 10 16:47:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768092471604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768092471604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768092471604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768092471604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1768092473511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768092473511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 16:47:52 2026 " "Processing started: Sat Jan 10 16:47:52 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768092473511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768092473511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1_Part3 -c Lab1_Part3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1_Part3 -c Lab1_Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768092473511 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768092473631 ""}
{ "Info" "0" "" "Project  = Lab1_Part3" {  } {  } 0 0 "Project  = Lab1_Part3" 0 0 "Fitter" 0 0 1768092473631 ""}
{ "Info" "0" "" "Revision = Lab1_Part3" {  } {  } 0 0 "Revision = Lab1_Part3" 0 0 "Fitter" 0 0 1768092473631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1768092473718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1768092473719 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1_Part3 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Lab1_Part3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768092473836 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1768092473871 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1768092473871 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768092474149 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1768092474258 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1768092483921 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 52 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 52 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1768092484237 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1768092484237 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768092484238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768092484240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768092484241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768092484243 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768092484244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768092484244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768092484245 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_Part3.SDC " "Reading SDC File: 'Lab1_Part3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768092484979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_Part3.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at Lab1_Part3.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092484982 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_Part3.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at Lab1_Part3.sdc(18): Option -period: Invalid clock period" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 29 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Lab1_Part3.sdc(29): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768092484983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_Part3.sdc 29 Argument <targets> is not an object ID " "Ignored create_clock at Lab1_Part3.sdc(29): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092484983 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 30 altera_reserved_tdi port " "Ignored filter at Lab1_Part3.sdc(30): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768092484983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 30 altera_reserved_tck clock " "Ignored filter at Lab1_Part3.sdc(30): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at Lab1_Part3.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092484984 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at Lab1_Part3.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 31 altera_reserved_tms port " "Ignored filter at Lab1_Part3.sdc(31): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at Lab1_Part3.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092484984 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 31 Argument -clock is not an object ID " "Ignored set_input_delay at Lab1_Part3.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 32 altera_reserved_tdo port " "Ignored filter at Lab1_Part3.sdc(32): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 32 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab1_Part3.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092484984 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 32 Argument -clock is not an object ID " "Ignored set_output_delay at Lab1_Part3.sdc(32): Argument -clock is not an object ID" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1768092484984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 101 VGA_BLANK port " "Ignored filter at Lab1_Part3.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768092484987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab1_Part3.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092484987 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab1_Part3.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092484987 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768092484987 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hex1_buffer\[0\] KEY\[1\] " "Register hex1_buffer\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768092484989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768092484989 "|Lab1_Part3|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1768092484991 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768092484991 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768092484991 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768092484991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768092485018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1768092485018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768092485018 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768092485180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768092489413 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1768092489911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768092493185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768092499988 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768092500490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768092500490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768092501801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1768092504212 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768092504212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1768092504466 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1768092504466 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768092504466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768092504469 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1768092505993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768092506022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768092506476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768092506477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768092506983 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768092510065 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1768092510322 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1768092510322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.fit.smsg " "Generated suppressed messages file C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768092510395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7457 " "Peak virtual memory: 7457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768092510850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 16:48:30 2026 " "Processing ended: Sat Jan 10 16:48:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768092510850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768092510850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768092510850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768092510850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768092512325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768092512326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 16:48:31 2026 " "Processing started: Sat Jan 10 16:48:31 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768092512326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768092512326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1_Part3 -c Lab1_Part3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1_Part3 -c Lab1_Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768092512326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1768092513041 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1768092516924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768092517691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 16:48:37 2026 " "Processing ended: Sat Jan 10 16:48:37 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768092517691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768092517691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768092517691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768092517691 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768092518312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768092519344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768092519344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 16:48:38 2026 " "Processing started: Sat Jan 10 16:48:38 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768092519344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1768092519344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1_Part3 -c Lab1_Part3 " "Command: quartus_sta Lab1_Part3 -c Lab1_Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1768092519344 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1768092519484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1768092519978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1768092519978 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1768092520011 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1768092520011 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_Part3.SDC " "Reading SDC File: 'Lab1_Part3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1768092520392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_Part3.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at Lab1_Part3.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092520395 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_Part3.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at Lab1_Part3.sdc(18): Option -period: Invalid clock period" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 29 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Lab1_Part3.sdc(29): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_Part3.sdc 29 Argument <targets> is not an object ID " "Ignored create_clock at Lab1_Part3.sdc(29): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092520396 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 30 altera_reserved_tdi port " "Ignored filter at Lab1_Part3.sdc(30): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 30 altera_reserved_tck clock " "Ignored filter at Lab1_Part3.sdc(30): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at Lab1_Part3.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092520397 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at Lab1_Part3.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 31 altera_reserved_tms port " "Ignored filter at Lab1_Part3.sdc(31): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at Lab1_Part3.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092520397 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab1_Part3.sdc 31 Argument -clock is not an object ID " "Ignored set_input_delay at Lab1_Part3.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 32 altera_reserved_tdo port " "Ignored filter at Lab1_Part3.sdc(32): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 32 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab1_Part3.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092520397 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 32 Argument -clock is not an object ID " "Ignored set_output_delay at Lab1_Part3.sdc(32): Argument -clock is not an object ID" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1768092520397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_Part3.sdc 101 VGA_BLANK port " "Ignored filter at Lab1_Part3.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab1_Part3.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092520399 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab1_Part3.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab1_Part3.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1768092520399 ""}  } { { "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1768092520399 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hex1_buffer\[0\] KEY\[1\] " "Register hex1_buffer\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768092520401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768092520401 "|Lab1_Part3|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768092520403 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1768092520404 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1768092520415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.354 " "Worst-case setup slack is 16.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.354               0.000 CLOCK_50  " "   16.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092520427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 CLOCK_50  " "    0.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092520430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092520431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092520434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.232 " "Worst-case minimum pulse width slack is 9.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.232               0.000 CLOCK_50  " "    9.232               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092520435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092520435 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1768092520442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1768092520468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1768092521288 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hex1_buffer\[0\] KEY\[1\] " "Register hex1_buffer\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768092521371 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768092521371 "|Lab1_Part3|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768092521371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.412 " "Worst-case setup slack is 16.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.412               0.000 CLOCK_50  " "   16.412               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092521378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK_50  " "    0.377               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092521381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092521383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092521386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.286 " "Worst-case minimum pulse width slack is 9.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092521388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092521388 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1768092521395 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1768092521518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1768092522243 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hex1_buffer\[0\] KEY\[1\] " "Register hex1_buffer\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768092522288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768092522288 "|Lab1_Part3|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768092522288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.915 " "Worst-case setup slack is 17.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.915               0.000 CLOCK_50  " "   17.915               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092522291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092522294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092522296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092522298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.103 " "Worst-case minimum pulse width slack is 9.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.103               0.000 CLOCK_50  " "    9.103               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092522301 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1768092522307 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hex1_buffer\[0\] KEY\[1\] " "Register hex1_buffer\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768092522438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768092522438 "|Lab1_Part3|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768092522438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.082 " "Worst-case setup slack is 18.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.082               0.000 CLOCK_50  " "   18.082               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092522442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092522444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092522446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768092522448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.067 " "Worst-case minimum pulse width slack is 9.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.067               0.000 CLOCK_50  " "    9.067               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768092522450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768092522450 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768092524396 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768092524397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5259 " "Peak virtual memory: 5259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768092524470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 16:48:44 2026 " "Processing ended: Sat Jan 10 16:48:44 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768092524470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768092524470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768092524470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1768092524470 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 187 s " "Quartus Prime Full Compilation was successful. 0 errors, 187 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1768092525156 ""}
