// Seed: 1370294839
module module_0 (
    input tri id_0,
    input tri id_1[-1 'b0 : -1],
    output tri0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5
    , id_17 = 1 + 1,
    input wand id_6,
    output supply1 id_7,
    input uwire id_8,
    output supply0 id_9,
    input supply0 id_10,
    input wand id_11,
    output uwire id_12,
    input wire id_13,
    input uwire id_14,
    output wand id_15
);
  assign id_7 = id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd77,
    parameter id_25 = 32'd10,
    parameter id_4  = 32'd62
) (
    input wand id_0,
    output wor id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wand _id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    output logic id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    input wire id_12,
    input wire _id_13,
    output wire id_14,
    output wor id_15,
    input uwire id_16,
    input uwire id_17,
    input wand id_18
);
  assign id_8 = id_10 / id_13;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_1,
      id_1,
      id_5,
      id_0,
      id_1,
      id_17,
      id_14,
      id_9,
      id_9,
      id_2,
      id_0,
      id_7,
      id_14
  );
  logic id_20;
  assign id_15 = id_0;
  always id_8 = id_0;
  always if ((1) - -1 ^ "");
  wire id_21;
  wire id_22, id_23, id_24;
  wire _id_25;
  wire [id_25 : id_4] id_26, id_27;
endmodule
