// Seed: 1868739926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_26 = id_10;
  wire id_29;
  assign id_29 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output tri1 id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  output supply1 id_1;
  wire id_16;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_12,
      id_14,
      id_16,
      id_16,
      id_7,
      id_5,
      id_11,
      id_11,
      id_9,
      id_7,
      id_7,
      id_13,
      id_16,
      id_10,
      id_1,
      id_11,
      id_11,
      id_7,
      id_11,
      id_16,
      id_11,
      id_16,
      id_2,
      id_16,
      id_9,
      id_11
  );
  assign id_3[-1<->id_4] = id_16;
  assign id_1 = -1;
  localparam id_17 = 1 - 1;
  parameter id_18 = id_17;
  assign id_13 = 1;
  assign id_10 = id_15 - -1'b0;
  assign id_1  = id_9;
endmodule
