Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Drew\Documents\altera_quartus\UART\uart_2.qsys --block-symbol-file --output-directory=C:\Users\Drew\Documents\altera_quartus\UART\uart_2 --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading UART/uart_2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding uart_0 [altera_avalon_uart 17.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_2.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: uart_2.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: uart_2.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: uart_2.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: uart_2.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Drew\Documents\altera_quartus\UART\uart_2.qsys --synthesis=VHDL --output-directory=C:\Users\Drew\Documents\altera_quartus\UART\uart_2\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading UART/uart_2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding uart_0 [altera_avalon_uart 17.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_2.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: uart_2.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: uart_2.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: uart_2.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: uart_2.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: uart_2: Generating uart_2 "uart_2" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "uart_2" instantiated altera_hps "hps_0"
Info: uart_0: Starting RTL generation for module 'uart_2_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_2_uart_0 --dir=C:/Users/Drew/AppData/Local/Temp/alt7661_2278367823539847744.dir/0002_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Drew/AppData/Local/Temp/alt7661_2278367823539847744.dir/0002_uart_0_gen//uart_2_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'uart_2_uart_0'
Info: uart_0: "uart_2" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "uart_2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "uart_2" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: uart_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "uart_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: uart_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "uart_0_s1_agent"
Info: uart_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "uart_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: uart_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "uart_0_s1_burst_adapter"
Info: Reusing file C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_axi_master_wr_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_rsp_width_adapter"
Info: Reusing file C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: uart_2: Done "uart_2" with 23 modules, 80 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
