Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May 16 23:26:56 2022
| Host         : DESKTOP-HC8675R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.422        0.000                      0                 2255        0.083        0.000                      0                 2255       -0.876       -1.751                       2                  1085  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.422        0.000                      0                 2255        0.083        0.000                      0                 2255        2.725        0.000                       0                  1073  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.901        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.753ns (17.199%)  route 3.625ns (82.801%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.645ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.244    -1.813    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y71         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.216    -1.597 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/Q
                         net (fo=4, routed)           0.485    -1.112    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13]_45[4]
    SLICE_X56Y75         LUT4 (Prop_lut4_I3_O)        0.051    -1.061 f  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.418    -0.643    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.129    -0.514 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4/O
                         net (fo=15, routed)          0.404    -0.110    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4_n_0
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.054    -0.056 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19/O
                         net (fo=1, routed)           0.418     0.362    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.131     0.493 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11/O
                         net (fo=3, routed)           0.344     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3/O
                         net (fo=16, routed)          0.373     1.253    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.043     1.296 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.428     1.723    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.766 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2/O
                         net (fo=11, routed)          0.377     2.143    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.043     2.186 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_1/O
                         net (fo=5, routed)           0.378     2.565    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2
    SLICE_X55Y76         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.131     4.987    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X55Y76         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][3]/C
                         clock pessimism             -0.645     4.342    
                         clock uncertainty           -0.060     4.282    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.295     3.987    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.753ns (17.199%)  route 3.625ns (82.801%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.645ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.244    -1.813    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y71         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.216    -1.597 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/Q
                         net (fo=4, routed)           0.485    -1.112    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13]_45[4]
    SLICE_X56Y75         LUT4 (Prop_lut4_I3_O)        0.051    -1.061 f  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.418    -0.643    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.129    -0.514 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4/O
                         net (fo=15, routed)          0.404    -0.110    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4_n_0
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.054    -0.056 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19/O
                         net (fo=1, routed)           0.418     0.362    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.131     0.493 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11/O
                         net (fo=3, routed)           0.344     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3/O
                         net (fo=16, routed)          0.373     1.253    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.043     1.296 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.428     1.723    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.766 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2/O
                         net (fo=11, routed)          0.377     2.143    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.043     2.186 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_1/O
                         net (fo=5, routed)           0.378     2.565    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2
    SLICE_X55Y76         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.131     4.987    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X55Y76         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][4]/C
                         clock pessimism             -0.645     4.342    
                         clock uncertainty           -0.060     4.282    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.295     3.987    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.753ns (17.264%)  route 3.609ns (82.736%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.645ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.244    -1.813    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y71         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.216    -1.597 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/Q
                         net (fo=4, routed)           0.485    -1.112    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13]_45[4]
    SLICE_X56Y75         LUT4 (Prop_lut4_I3_O)        0.051    -1.061 f  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.418    -0.643    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.129    -0.514 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4/O
                         net (fo=15, routed)          0.404    -0.110    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4_n_0
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.054    -0.056 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19/O
                         net (fo=1, routed)           0.418     0.362    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.131     0.493 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11/O
                         net (fo=3, routed)           0.344     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3/O
                         net (fo=16, routed)          0.373     1.253    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.043     1.296 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.428     1.723    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.766 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2/O
                         net (fo=11, routed)          0.377     2.143    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.043     2.186 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_1/O
                         net (fo=5, routed)           0.362     2.549    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2
    SLICE_X55Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.130     4.986    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X55Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][2]/C
                         clock pessimism             -0.645     4.341    
                         clock uncertainty           -0.060     4.281    
    SLICE_X55Y75         FDRE (Setup_fdre_C_R)       -0.295     3.986    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                          3.986    
                         arrival time                          -2.549    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.753ns (17.473%)  route 3.557ns (82.527%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 4.984 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.244    -1.813    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y71         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.216    -1.597 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/Q
                         net (fo=4, routed)           0.485    -1.112    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13]_45[4]
    SLICE_X56Y75         LUT4 (Prop_lut4_I3_O)        0.051    -1.061 f  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.418    -0.643    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.129    -0.514 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4/O
                         net (fo=15, routed)          0.404    -0.110    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4_n_0
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.054    -0.056 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19/O
                         net (fo=1, routed)           0.418     0.362    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.131     0.493 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11/O
                         net (fo=3, routed)           0.344     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3/O
                         net (fo=16, routed)          0.373     1.253    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.043     1.296 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.428     1.723    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.766 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2/O
                         net (fo=11, routed)          0.377     2.143    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.043     2.186 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_1/O
                         net (fo=5, routed)           0.310     2.496    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2
    SLICE_X56Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.128     4.984    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]/C
                         clock pessimism             -0.590     4.394    
                         clock uncertainty           -0.060     4.334    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.295     4.039    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.753ns (17.473%)  route 3.557ns (82.527%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 4.984 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.244    -1.813    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y71         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.216    -1.597 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13][4]/Q
                         net (fo=4, routed)           0.485    -1.112    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[13]_45[4]
    SLICE_X56Y75         LUT4 (Prop_lut4_I3_O)        0.051    -1.061 f  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.418    -0.643    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_6_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.129    -0.514 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4/O
                         net (fo=15, routed)          0.404    -0.110    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_4_n_0
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.054    -0.056 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19/O
                         net (fo=1, routed)           0.418     0.362    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_19_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.131     0.493 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11/O
                         net (fo=3, routed)           0.344     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_11_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3/O
                         net (fo=16, routed)          0.373     1.253    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.043     1.296 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6/O
                         net (fo=1, routed)           0.428     1.723    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_6_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.766 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2/O
                         net (fo=11, routed)          0.377     2.143    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg[3][4]_i_2_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.043     2.186 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][4]_i_1/O
                         net (fo=5, routed)           0.310     2.496    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2
    SLICE_X56Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.128     4.984    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][1]/C
                         clock pessimism             -0.590     4.394    
                         clock uncertainty           -0.060     4.334    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.295     4.039    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.780ns (19.525%)  route 3.215ns (80.475%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.250    -1.807    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X66Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.254    -1.553 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/Q
                         net (fo=5, routed)           0.658    -0.895    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1]_40[3]
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.050    -0.845 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18/O
                         net (fo=1, routed)           0.399    -0.446    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I3_O)        0.126    -0.320 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=16, routed)          0.336     0.015    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I2_O)        0.049     0.064 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29/O
                         net (fo=1, routed)           0.408     0.472    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.129     0.601 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=3, routed)           0.236     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4/O
                         net (fo=12, routed)          0.343     1.222    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.265 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10/O
                         net (fo=1, routed)           0.290     1.555    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.598 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=7, routed)           0.259     1.857    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I0_O)        0.043     1.900 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1/O
                         net (fo=6, routed)           0.288     2.188    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.130     4.986    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]/C
                         clock pessimism             -0.590     4.396    
                         clock uncertainty           -0.060     4.336    
    SLICE_X56Y77         FDRE (Setup_fdre_C_R)       -0.295     4.041    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]
  -------------------------------------------------------------------
                         required time                          4.041    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.780ns (19.525%)  route 3.215ns (80.475%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.250    -1.807    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X66Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.254    -1.553 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/Q
                         net (fo=5, routed)           0.658    -0.895    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1]_40[3]
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.050    -0.845 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18/O
                         net (fo=1, routed)           0.399    -0.446    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I3_O)        0.126    -0.320 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=16, routed)          0.336     0.015    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I2_O)        0.049     0.064 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29/O
                         net (fo=1, routed)           0.408     0.472    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.129     0.601 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=3, routed)           0.236     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4/O
                         net (fo=12, routed)          0.343     1.222    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.265 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10/O
                         net (fo=1, routed)           0.290     1.555    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.598 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=7, routed)           0.259     1.857    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I0_O)        0.043     1.900 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1/O
                         net (fo=6, routed)           0.288     2.188    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.130     4.986    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]/C
                         clock pessimism             -0.590     4.396    
                         clock uncertainty           -0.060     4.336    
    SLICE_X56Y77         FDRE (Setup_fdre_C_R)       -0.295     4.041    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]
  -------------------------------------------------------------------
                         required time                          4.041    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.780ns (19.529%)  route 3.214ns (80.471%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.250    -1.807    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X66Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.254    -1.553 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/Q
                         net (fo=5, routed)           0.658    -0.895    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1]_40[3]
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.050    -0.845 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18/O
                         net (fo=1, routed)           0.399    -0.446    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I3_O)        0.126    -0.320 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=16, routed)          0.336     0.015    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I2_O)        0.049     0.064 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29/O
                         net (fo=1, routed)           0.408     0.472    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.129     0.601 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=3, routed)           0.236     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4/O
                         net (fo=12, routed)          0.343     1.222    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.265 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10/O
                         net (fo=1, routed)           0.290     1.555    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.598 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=7, routed)           0.259     1.857    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I0_O)        0.043     1.900 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1/O
                         net (fo=6, routed)           0.287     2.187    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1_n_0
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.131     4.987    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]/C
                         clock pessimism             -0.590     4.397    
                         clock uncertainty           -0.060     4.337    
    SLICE_X57Y78         FDRE (Setup_fdre_C_R)       -0.295     4.042    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.780ns (19.529%)  route 3.214ns (80.471%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.250    -1.807    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X66Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.254    -1.553 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/Q
                         net (fo=5, routed)           0.658    -0.895    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1]_40[3]
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.050    -0.845 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18/O
                         net (fo=1, routed)           0.399    -0.446    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I3_O)        0.126    -0.320 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=16, routed)          0.336     0.015    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I2_O)        0.049     0.064 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29/O
                         net (fo=1, routed)           0.408     0.472    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.129     0.601 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=3, routed)           0.236     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4/O
                         net (fo=12, routed)          0.343     1.222    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.265 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10/O
                         net (fo=1, routed)           0.290     1.555    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.598 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=7, routed)           0.259     1.857    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I0_O)        0.043     1.900 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1/O
                         net (fo=6, routed)           0.287     2.187    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1_n_0
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.131     4.987    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]/C
                         clock pessimism             -0.590     4.397    
                         clock uncertainty           -0.060     4.337    
    SLICE_X57Y78         FDRE (Setup_fdre_C_R)       -0.295     4.042    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.780ns (19.529%)  route 3.214ns (80.471%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.250    -1.807    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X66Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.254    -1.553 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1][3]/Q
                         net (fo=5, routed)           0.658    -0.895    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg2_reg_reg[1]_40[3]
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.050    -0.845 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18/O
                         net (fo=1, routed)           0.399    -0.446    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_18_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I3_O)        0.126    -0.320 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=16, routed)          0.336     0.015    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I2_O)        0.049     0.064 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29/O
                         net (fo=1, routed)           0.408     0.472    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_29_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.129     0.601 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=3, routed)           0.236     0.837    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4/O
                         net (fo=12, routed)          0.343     1.222    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.265 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10/O
                         net (fo=1, routed)           0.290     1.555    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_10_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.598 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=7, routed)           0.259     1.857    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I0_O)        0.043     1.900 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1/O
                         net (fo=6, routed)           0.287     2.187    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1_n_0
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.131     4.987    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]/C
                         clock pessimism             -0.590     4.397    
                         clock uncertainty           -0.060     4.337    
    SLICE_X57Y78         FDRE (Setup_fdre_C_R)       -0.295     4.042    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                  1.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.130ns (37.251%)  route 0.219ns (62.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.581    -0.580    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X55Y76         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.480 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.219    -0.261    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg_n_0_[3][3]
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.030    -0.231 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg3[3]
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.800    -0.592    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]/C
                         clock pessimism              0.203    -0.389    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.075    -0.314    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.441%)  route 0.058ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.597    -0.564    u_lane_original/clk_out1
    SLICE_X63Y92         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.100    -0.464 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[17]/Q
                         net (fo=2, routed)           0.058    -0.406    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[17]
    SLICE_X62Y92         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.815    -0.577    u_lane_original/clk_out1
    SLICE_X62Y92         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]/C
                         clock pessimism              0.024    -0.553    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.059    -0.494    u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.127ns (33.422%)  route 0.253ns (66.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.587    -0.574    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.474 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2][0]/Q
                         net (fo=9, routed)           0.253    -0.221    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2]_52[0]
    SLICE_X54Y82         LUT3 (Prop_lut3_I1_O)        0.027    -0.194 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    u_lane_original/gearbox32to66_cmp/u_block_sync/p_0_in__2[2]
    SLICE_X54Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.804    -0.588    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X54Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2][2]/C
                         clock pessimism              0.203    -0.385    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.093    -0.292    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg1_reg_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.996%)  route 0.218ns (63.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.582    -0.579    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X51Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg1_reg_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.479 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg1_reg_reg[15][0]/Q
                         net (fo=1, routed)           0.218    -0.261    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg1_reg_reg_n_0_[15][0]
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.028    -0.233 r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[3][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2[3][0]
    SLICE_X56Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.796    -0.596    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X56Y75         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]/C
                         clock pessimism              0.203    -0.393    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.060    -0.333    u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.130ns (61.911%)  route 0.080ns (38.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.598    -0.563    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[6]/Q
                         net (fo=1, routed)           0.080    -0.383    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/p_0_in1_in[7]
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.030    -0.353 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.353    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold[7]_i_2_n_0
    SLICE_X62Y96         FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.816    -0.576    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X62Y96         FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[7]/C
                         clock pessimism              0.024    -0.552    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.096    -0.456    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.592    -0.569    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X59Y91         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.100    -0.469 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[38]/Q
                         net (fo=1, routed)           0.055    -0.414    u_lane_original/gearbox32to66_cmp/buffer194[38]
    SLICE_X59Y91         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.811    -0.581    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X59Y91         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[70]/C
                         clock pessimism              0.012    -0.569    
    SLICE_X59Y91         FDCE (Hold_fdce_C_D)         0.047    -0.522    u_lane_original/gearbox32to66_cmp/buffer194_reg[70]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.072%)  route 0.082ns (38.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.587    -0.574    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X69Y73         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.474 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19][3]/Q
                         net (fo=7, routed)           0.082    -0.392    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19]_67[3]
    SLICE_X68Y73         LUT6 (Prop_lut6_I4_O)        0.028    -0.364 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[19][5]_i_2/O
                         net (fo=1, routed)           0.000    -0.364    u_lane_original/gearbox32to66_cmp/u_block_sync/p_0_in__17[5]
    SLICE_X68Y73         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.803    -0.589    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X68Y73         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19][5]/C
                         clock pessimism              0.026    -0.563    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.087    -0.476    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[19][5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.260%)  route 0.183ns (66.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.592    -0.569    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X55Y92         FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.091    -0.478 r  u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/Q
                         net (fo=531, routed)         0.183    -0.295    u_lane_original/gearbox32to66_cmp/u_block_sync/gearbox_data66_valid
    SLICE_X57Y89         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.810    -0.582    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y89         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[11]/C
                         clock pessimism              0.203    -0.379    
    SLICE_X57Y89         FDRE (Hold_fdre_C_CE)       -0.028    -0.407    u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.260%)  route 0.183ns (66.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.592    -0.569    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X55Y92         FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.091    -0.478 r  u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/Q
                         net (fo=531, routed)         0.183    -0.295    u_lane_original/gearbox32to66_cmp/u_block_sync/gearbox_data66_valid
    SLICE_X57Y89         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.810    -0.582    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y89         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[3]/C
                         clock pessimism              0.203    -0.379    
    SLICE_X57Y89         FDRE (Hold_fdre_C_CE)       -0.028    -0.407    u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.260%)  route 0.183ns (66.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.592    -0.569    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X55Y92         FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.091    -0.478 r  u_lane_original/gearbox32to66_cmp/data66_valid_i_reg/Q
                         net (fo=531, routed)         0.183    -0.295    u_lane_original/gearbox32to66_cmp/u_block_sync/gearbox_data66_valid
    SLICE_X57Y89         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.810    -0.582    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X57Y89         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[51]/C
                         clock pessimism              0.203    -0.379    
    SLICE_X57Y89         FDRE (Hold_fdre_C_CE)       -0.028    -0.407    u_lane_original/gearbox32to66_cmp/u_block_sync/buffer_reg[51]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.349         6.250       4.901      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X59Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[50]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X64Y90     u_lane_original/gearbox32to66_cmp/buffer194_reg[53]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X63Y91     u_lane_original/gearbox32to66_cmp/buffer194_reg[55]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X53Y92     u_lane_original/gearbox32to66_cmp/data66_t_valid_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X58Y98     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/meq_min_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X56Y95     u_lane_original/valid_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X56Y94     u_lane_original/valid_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X58Y95     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/msxor_ctd_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X59Y95     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/msxor_ctdx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X58Y95     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/msxor_cti_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X60Y92     u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X60Y92     u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X60Y92     u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X59Y95     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/msxor_ctix_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X67Y87     u_lane_original/gearbox32to66_cmp/buffer194_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X49Y77     u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[63][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X66Y87     u_lane_original/gearbox32to66_cmp/buffer194_reg[109]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X66Y87     u_lane_original/gearbox32to66_cmp/buffer194_reg[115]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X67Y87     u_lane_original/gearbox32to66_cmp/buffer194_reg[117]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X67Y87     u_lane_original/gearbox32to66_cmp/buffer194_reg[121]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X66Y87     u_lane_original/gearbox32to66_cmp/buffer194_reg[123]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X48Y82     u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[44][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X48Y82     u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[44][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X48Y82     u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[44][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.563
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y1  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X1Y2  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.349         1.563       0.213      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937         1.563       0.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y1  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X1Y2  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.798    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.901ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         6.250       4.901      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBOUT



