Source Block: oh/src/common/hdl/oh_memory_dp.v@36:77@HdlStmIf
    input [AW-1:0]  bist_addr, // address
    input [DW-1:0]  bist_din  // data input
    );
   
   generate
      if(ASIC)
	begin : asic
	   oh_memory_ram #(.DW(DW),
			   .DEPTH(DEPTH))	     
	   i_sram (//read port
		  .rd_dout	(rd_dout[DW-1:0]),
		  .rd_clk	(rd_clk),
		  .rd_en	(rd_en),
		  .rd_addr	(rd_addr[AW-1:0]),
		  //write port
		  .wr_en	(wr_en),
		  .wr_clk	(wr_clk),
		  .wr_addr	(wr_addr[AW-1:0]),
		  .wr_wem	(wr_wem[DW-1:0]),
		  .wr_din	(wr_din[DW-1:0]));
	end // if (ASIC)
      else
	begin : generic
	   oh_memory_ram #(.DW(DW),
			   .DEPTH(DEPTH))	     
	   oh_memory_ram (//read port
			  .rd_dout	(rd_dout[DW-1:0]),
			  .rd_clk	(rd_clk),
			  .rd_en	(rd_en),
			  .rd_addr	(rd_addr[AW-1:0]),
			  //write port
			  .wr_en	(wr_en),
			  .wr_clk	(wr_clk),
			  .wr_addr	(wr_addr[AW-1:0]),
			  .wr_wem	(wr_wem[DW-1:0]),
			  .wr_din	(wr_din[DW-1:0]));
	end // else: !if(ASIC)
      endgenerate
   
   
      
endmodule // oh_memory_dp

Diff Content:
- 45 	   i_sram (//read port
- 46 		  .rd_dout	(rd_dout[DW-1:0]),
- 47 		  .rd_clk	(rd_clk),
- 48 		  .rd_en	(rd_en),
- 49 		  .rd_addr	(rd_addr[AW-1:0]),
- 51 		  .wr_en	(wr_en),
- 52 		  .wr_clk	(wr_clk),
- 53 		  .wr_addr	(wr_addr[AW-1:0]),
- 54 		  .wr_wem	(wr_wem[DW-1:0]),
- 55 		  .wr_din	(wr_din[DW-1:0]));
- 61 	   oh_memory_ram (//read port
- 62 			  .rd_dout	(rd_dout[DW-1:0]),
- 63 			  .rd_clk	(rd_clk),
- 64 			  .rd_en	(rd_en),
- 65 			  .rd_addr	(rd_addr[AW-1:0]),
- 67 			  .wr_en	(wr_en),
- 68 			  .wr_clk	(wr_clk),
- 69 			  .wr_addr	(wr_addr[AW-1:0]),
- 70 			  .wr_wem	(wr_wem[DW-1:0]),
- 71 			  .wr_din	(wr_din[DW-1:0]));
+ 55 	   memory_dp (//read port
+ 55 		      .rd_dout	(rd_dout[DW-1:0]),
+ 55 		      .rd_clk	(rd_clk),
+ 55 		      .rd_en	(rd_en),
+ 55 		      .rd_addr	(rd_addr[AW-1:0]),
+ 55 		      .wr_en	(wr_en),
+ 55 		      .wr_clk	(wr_clk),
+ 55 		      .wr_addr	(wr_addr[AW-1:0]),
+ 55 		      .wr_wem	(wr_wem[DW-1:0]),
+ 55 		      .wr_din	(wr_din[DW-1:0]));
+ 71 	   memory_dp (//read port
+ 71 		      .rd_dout	(rd_dout[DW-1:0]),
+ 71 		      .rd_clk	(rd_clk),
+ 71 		      .rd_en	(rd_en),
+ 71 		      .rd_addr	(rd_addr[AW-1:0]),
+ 71 		      .wr_en	(wr_en),
+ 71 		      .wr_clk	(wr_clk),
+ 71 		      .wr_addr	(wr_addr[AW-1:0]),
+ 71 		      .wr_wem	(wr_wem[DW-1:0]),
+ 71 		      .wr_din	(wr_din[DW-1:0]));

Clone Blocks:
