Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  3 21:48:09 2019
| Host         : DESKTOP-ECJ1OG7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIFO4_8_timing_summary_routed.rpt -pb FIFO4_8_timing_summary_routed.pb -rpx FIFO4_8_timing_summary_routed.rpx -warn_on_violation
| Design       : FIFO4_8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.853        0.000                      0                   76        0.105        0.000                      0                   76        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.853        0.000                      0                   76        0.105        0.000                      0                   76        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.651ns (37.689%)  route 2.730ns (62.311%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.656     9.490    readPtr_1/SR[0]
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[0]/C
                         clock pessimism              0.297    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X56Y51         FDRE (Setup_fdre_C_R)       -0.731    14.343    readPtr_1/rPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.651ns (37.689%)  route 2.730ns (62.311%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.656     9.490    readPtr_1/SR[0]
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[1]/C
                         clock pessimism              0.297    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X56Y51         FDRE (Setup_fdre_C_R)       -0.731    14.343    readPtr_1/rPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.651ns (37.689%)  route 2.730ns (62.311%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.656     9.490    readPtr_1/SR[0]
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
                         clock pessimism              0.297    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X56Y51         FDRE (Setup_fdre_C_R)       -0.731    14.343    readPtr_1/rPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.651ns (37.689%)  route 2.730ns (62.311%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.656     9.490    readPtr_1/SR[0]
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[3]/C
                         clock pessimism              0.297    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X56Y51         FDRE (Setup_fdre_C_R)       -0.731    14.343    readPtr_1/rPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.651ns (37.689%)  route 2.730ns (62.311%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.656     9.490    readPtr_1/SR[0]
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[4]/C
                         clock pessimism              0.297    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X56Y51         FDRE (Setup_fdre_C_R)       -0.731    14.343    readPtr_1/rPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.651ns (37.689%)  route 2.730ns (62.311%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.656     9.490    readPtr_1/SR[0]
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[5]/C
                         clock pessimism              0.297    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X56Y51         FDRE (Setup_fdre_C_R)       -0.731    14.343    readPtr_1/rPtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.651ns (38.644%)  route 2.621ns (61.356%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.547     9.382    readPtr_1/SR[0]
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[6]/C
                         clock pessimism              0.272    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X56Y52         FDRE (Setup_fdre_C_R)       -0.731    14.318    readPtr_1/rPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.651ns (38.644%)  route 2.621ns (61.356%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.547     9.382    readPtr_1/SR[0]
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[7]/C
                         clock pessimism              0.272    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X56Y52         FDRE (Setup_fdre_C_R)       -0.731    14.318    readPtr_1/rPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.651ns (38.644%)  route 2.621ns (61.356%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           1.239     6.826    writePtr_1/full0_carry__1[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.295     7.121 r  writePtr_1/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.121    memory_array_1/rPtr_reg[0][0]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.657 f  memory_array_1/empty_carry/CO[2]
                         net (fo=3, routed)           0.835     8.492    writePtr_1/CO[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.342     8.834 r  writePtr_1/rPtr[8]_i_1/O
                         net (fo=9, routed)           0.547     9.382    readPtr_1/SR[0]
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.812    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[8]/C
                         clock pessimism              0.272    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X56Y52         FDRE (Setup_fdre_C_R)       -0.731    14.318    readPtr_1/rPtr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 readPtr_1/rPtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writePtr_1/wPtr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.827ns (43.483%)  route 2.375ns (56.517%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.558     5.109    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  readPtr_1/rPtr_reg[1]/Q
                         net (fo=9, routed)           1.219     6.846    writePtr_1/full0_carry__1[1]
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.970 r  writePtr_1/full0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.970    memory_array_1/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.520 r  memory_array_1/full0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.521    memory_array_1/full0_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  memory_array_1/full0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    memory_array_1/full0_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.857 f  memory_array_1/full0_carry__1/O[0]
                         net (fo=4, routed)           0.432     8.289    writePtr_1/O[0]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.299     8.588 r  writePtr_1/wPtr[8]_i_1/O
                         net (fo=9, routed)           0.723     9.311    writePtr_1/wPtr[8]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  writePtr_1/wPtr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506    14.877    writePtr_1/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  writePtr_1/wPtr_reg[6]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X60Y50         FDRE (Setup_fdre_C_R)       -0.524    14.577    writePtr_1/wPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.319%)  route 0.183ns (52.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  readPtr_1/rPtr_reg[3]/Q
                         net (fo=7, routed)           0.183     1.825    memory_array_1/memory_reg_0[3]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.720    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.641%)  route 0.230ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  readPtr_1/rPtr_reg[7]/Q
                         net (fo=6, routed)           0.230     1.872    memory_array_1/memory_reg_0[7]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.720    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.347%)  route 0.233ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  readPtr_1/rPtr_reg[1]/Q
                         net (fo=9, routed)           0.233     1.875    memory_array_1/memory_reg_0[1]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.720    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.926%)  route 0.247ns (60.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  readPtr_1/rPtr_reg[5]/Q
                         net (fo=5, routed)           0.247     1.889    memory_array_1/memory_reg_0[5]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.720    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.746%)  route 0.249ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  readPtr_1/rPtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  readPtr_1/rPtr_reg[6]/Q
                         net (fo=6, routed)           0.249     1.891    memory_array_1/memory_reg_0[6]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.720    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.865%)  route 0.269ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  readPtr_1/rPtr_reg[0]/Q
                         net (fo=10, routed)          0.269     1.912    memory_array_1/memory_reg_0[0]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.720    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readPtr_1/rPtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.666%)  route 0.125ns (37.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  readPtr_1/rPtr_reg[1]/Q
                         net (fo=9, routed)           0.125     1.767    readPtr_1/Q[1]
    SLICE_X56Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  readPtr_1/rPtr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    readPtr_1/p_0_in__0[5]
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.833     1.992    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[5]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.121     1.599    readPtr_1/rPtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.815%)  route 0.254ns (63.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  readPtr_1/rPtr_reg[4]/Q
                         net (fo=6, routed)           0.254     1.880    memory_array_1/memory_reg_0[4]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     1.666    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 wEnable_in_not_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wEnable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  wEnable_in_not_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  wEnable_in_not_reg/Q
                         net (fo=1, routed)           0.156     1.776    wEnable_in_not
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.042     1.818 r  wEnable_i_1/O
                         net (fo=1, routed)           0.000     1.818    wEnable0
    SLICE_X57Y52         FDRE                                         r  wEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.833     1.992    clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  wEnable_reg/C
                         clock pessimism             -0.513     1.478    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.107     1.585    wEnable_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 readPtr_1/rPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_array_1/memory_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.891%)  route 0.276ns (65.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.478    readPtr_1/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  readPtr_1/rPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  readPtr_1/rPtr_reg[2]/Q
                         net (fo=8, routed)           0.276     1.903    memory_array_1/memory_reg_0[2]
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.034    memory_array_1/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  memory_array_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130     1.667    memory_array_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20    memory_array_1/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20    memory_array_1/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y52    rEnable_in_not_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y52    rEnable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y51    readPtr_1/rPtr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y51    readPtr_1/rPtr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y51    readPtr_1/rPtr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y51    readPtr_1/rPtr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y51    readPtr_1/rPtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y52    rEnable_in_not_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y52    rEnable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y52    readPtr_1/rPtr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y52    readPtr_1/rPtr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y50    writePtr_1/wPtr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y50    writePtr_1/wPtr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y50    writePtr_1/wPtr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y50    writePtr_1/wPtr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y50    writePtr_1/wPtr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y50    writePtr_1/wPtr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y52    rEnable_in_not_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y52    rEnable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y51    readPtr_1/rPtr_reg[1]/C



