Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 24 10:21:40 2018
| Host         : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[0]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[10]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[11]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[12]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[13]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[14]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[15]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[16]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[17]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[18]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[19]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[1]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[20]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[21]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[22]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[23]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[24]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[2]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[3]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[4]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[5]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[6]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[7]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[8]/C (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 609 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.827        0.000                      0                   82        0.217        0.000                      0                   82        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 25.000}     50.000          20.000          
  clkout0    {0.000 19.853}     39.706          25.185          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                     47.845        0.000                       0                     3  
  clkout0          33.827        0.000                      0                   82        0.217        0.000                      0                   82       19.353        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/pll_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pixel_clock/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       33.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.352ns (26.849%)  route 3.684ns (73.151%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.197 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.784     4.122    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.511    38.197    u_vga_contoller/CLK
    SLICE_X50Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[3]/C
                         clock pessimism              0.487    38.684    
                         clock uncertainty           -0.211    38.473    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    37.949    u_vga_contoller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.949    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.352ns (26.849%)  route 3.684ns (73.151%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.197 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.784     4.122    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.511    38.197    u_vga_contoller/CLK
    SLICE_X50Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[4]/C
                         clock pessimism              0.487    38.684    
                         clock uncertainty           -0.211    38.473    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    37.949    u_vga_contoller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.949    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.836ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.352ns (26.390%)  route 3.771ns (73.610%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.199 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.872     4.210    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.513    38.199    u_vga_contoller/CLK
    SLICE_X49Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[6]/C
                         clock pessimism              0.487    38.686    
                         clock uncertainty           -0.211    38.475    
    SLICE_X49Y95         FDRE (Setup_fdre_C_R)       -0.429    38.046    u_vga_contoller/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.046    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 33.836    

Slack (MET) :             33.836ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.352ns (26.390%)  route 3.771ns (73.610%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.199 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.872     4.210    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.513    38.199    u_vga_contoller/CLK
    SLICE_X49Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[7]/C
                         clock pessimism              0.487    38.686    
                         clock uncertainty           -0.211    38.475    
    SLICE_X49Y95         FDRE (Setup_fdre_C_R)       -0.429    38.046    u_vga_contoller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.046    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 33.836    

Slack (MET) :             33.876ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.352ns (27.115%)  route 3.634ns (72.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.197 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.735     4.072    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.511    38.197    u_vga_contoller/CLK
    SLICE_X50Y94         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/C
                         clock pessimism              0.487    38.684    
                         clock uncertainty           -0.211    38.473    
    SLICE_X50Y94         FDRE (Setup_fdre_C_R)       -0.524    37.949    u_vga_contoller/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.949    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.876    

Slack (MET) :             33.876ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.352ns (27.115%)  route 3.634ns (72.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.197 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.735     4.072    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.511    38.197    u_vga_contoller/CLK
    SLICE_X50Y94         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/C
                         clock pessimism              0.487    38.684    
                         clock uncertainty           -0.211    38.473    
    SLICE_X50Y94         FDRE (Setup_fdre_C_R)       -0.524    37.949    u_vga_contoller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.949    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.876    

Slack (MET) :             33.922ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.352ns (26.849%)  route 3.684ns (73.151%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.197 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.784     4.122    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.511    38.197    u_vga_contoller/CLK
    SLICE_X51Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
                         clock pessimism              0.487    38.684    
                         clock uncertainty           -0.211    38.473    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    38.044    u_vga_contoller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.044    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 33.922    

Slack (MET) :             33.922ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.352ns (26.849%)  route 3.684ns (73.151%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.197 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.784     4.122    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.511    38.197    u_vga_contoller/CLK
    SLICE_X51Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[2]/C
                         clock pessimism              0.487    38.684    
                         clock uncertainty           -0.211    38.473    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    38.044    u_vga_contoller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.044    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 33.922    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.352ns (27.892%)  route 3.495ns (72.108%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.191 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.477     3.061    u_vga_contoller/eqOp
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.185 r  u_vga_contoller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.749     3.933    u_vga_contoller/hcounter[10]_i_1_n_0
    SLICE_X56Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.505    38.191    u_vga_contoller/CLK
    SLICE_X56Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[3]/C
                         clock pessimism              0.579    38.770    
                         clock uncertainty           -0.211    38.559    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.524    38.035    u_vga_contoller/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.035    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.169ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.352ns (28.223%)  route 3.438ns (71.777%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.199 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.626    -0.914    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=17, routed)          1.238     0.743    u_vga_contoller/connect_h_count[8]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.330     1.073 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     1.526    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.355     1.881 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.579     2.459    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.630     3.214    u_vga_contoller/eqOp
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     3.877    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          1.513    38.199    u_vga_contoller/CLK
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[10]/C
                         clock pessimism              0.487    38.686    
                         clock uncertainty           -0.211    38.475    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429    38.046    u_vga_contoller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.046    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                 34.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.110%)  route 0.145ns (40.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.565    -0.599    u_vga_contoller/CLK
    SLICE_X56Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  u_vga_contoller/hcounter_reg[3]/Q
                         net (fo=23, routed)          0.145    -0.291    u_vga_contoller/connect_h_count[3]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  u_vga_contoller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_vga_contoller/plusOp__0[5]
    SLICE_X56Y94         FDRE                                         r  u_vga_contoller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.835    -0.838    u_vga_contoller/CLK
    SLICE_X56Y94         FDRE                                         r  u_vga_contoller/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.121    -0.462    u_vga_contoller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.566    -0.598    u_vga_contoller/CLK
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u_vga_contoller/vcounter_reg[10]/Q
                         net (fo=6, routed)           0.134    -0.323    u_vga_contoller/connect_v_count[10]
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  u_vga_contoller/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.278    u_vga_contoller/plusOp__1[10]
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.837    -0.836    u_vga_contoller/CLK
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[10]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.092    -0.506    u_vga_contoller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_tick_gen/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.569    -0.595    u_tick_gen/CLK
    SLICE_X42Y99         FDCE                                         r  u_tick_gen/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  u_tick_gen/counter_reg_reg[24]/Q
                         net (fo=27, routed)          0.160    -0.271    u_tick_gen/counter_reg[24]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  u_tick_gen/counter_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    u_tick_gen/counter_reg[24]_i_1_n_0
    SLICE_X42Y99         FDCE                                         r  u_tick_gen/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.839    -0.834    u_tick_gen/CLK
    SLICE_X42Y99         FDCE                                         r  u_tick_gen/counter_reg_reg[24]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X42Y99         FDCE (Hold_fdce_C_D)         0.121    -0.474    u_tick_gen/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.566    -0.598    u_vga_contoller/CLK
    SLICE_X49Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u_vga_contoller/vcounter_reg[6]/Q
                         net (fo=17, routed)          0.180    -0.277    u_vga_contoller/connect_v_count[6]
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.042    -0.235 r  u_vga_contoller/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    u_vga_contoller/plusOp__1[7]
    SLICE_X49Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.837    -0.836    u_vga_contoller/CLK
    SLICE_X49Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[7]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.107    -0.491    u_vga_contoller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_tick_gen/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.535%)  route 0.189ns (47.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.569    -0.595    u_tick_gen/CLK
    SLICE_X42Y99         FDCE                                         r  u_tick_gen/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  u_tick_gen/counter_reg_reg[23]/Q
                         net (fo=27, routed)          0.189    -0.242    u_tick_gen/counter_reg[23]
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.197 r  u_tick_gen/counter_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    u_tick_gen/counter_reg[19]_i_1_n_0
    SLICE_X42Y98         FDCE                                         r  u_tick_gen/counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.839    -0.834    u_tick_gen/CLK
    SLICE_X42Y98         FDCE                                         r  u_tick_gen/counter_reg_reg[19]/C
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.121    -0.458    u_tick_gen/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.565    -0.599    u_vga_contoller/CLK
    SLICE_X56Y94         FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  u_vga_contoller/hcounter_reg[2]/Q
                         net (fo=12, routed)          0.187    -0.248    u_vga_contoller/connect_h_count[2]
    SLICE_X56Y94         LUT3 (Prop_lut3_I0_O)        0.043    -0.205 r  u_vga_contoller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    u_vga_contoller/plusOp__0[2]
    SLICE_X56Y94         FDRE                                         r  u_vga_contoller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.835    -0.838    u_vga_contoller/CLK
    SLICE_X56Y94         FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.133    -0.466    u_vga_contoller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.546%)  route 0.189ns (47.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.565    -0.599    u_vga_contoller/CLK
    SLICE_X50Y95         FDRE                                         r  u_vga_contoller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  u_vga_contoller/vcounter_reg[3]/Q
                         net (fo=18, routed)          0.189    -0.247    u_vga_contoller/connect_v_count[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  u_vga_contoller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    u_vga_contoller/plusOp__1[5]
    SLICE_X50Y94         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.835    -0.838    u_vga_contoller/CLK
    SLICE_X50Y94         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.120    -0.463    u_vga_contoller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_tick_gen/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.272%)  route 0.191ns (47.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.569    -0.595    u_tick_gen/CLK
    SLICE_X42Y99         FDCE                                         r  u_tick_gen/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  u_tick_gen/counter_reg_reg[23]/Q
                         net (fo=27, routed)          0.191    -0.240    u_tick_gen/counter_reg[23]
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  u_tick_gen/counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_tick_gen/counter_reg[18]_i_1_n_0
    SLICE_X42Y98         FDCE                                         r  u_tick_gen/counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.839    -0.834    u_tick_gen/CLK
    SLICE_X42Y98         FDCE                                         r  u_tick_gen/counter_reg_reg[18]/C
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.120    -0.459    u_tick_gen/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.566    -0.598    u_vga_contoller/CLK
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u_vga_contoller/vcounter_reg[8]/Q
                         net (fo=9, routed)           0.190    -0.267    u_vga_contoller/connect_v_count[8]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.042    -0.225 r  u_vga_contoller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    u_vga_contoller/plusOp__1[9]
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.837    -0.836    u_vga_contoller/CLK
    SLICE_X49Y96         FDRE                                         r  u_vga_contoller/vcounter_reg[9]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.107    -0.491    u_vga_contoller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.565    -0.599    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_vga_contoller/hcounter_reg[6]/Q
                         net (fo=28, routed)          0.192    -0.267    u_vga_contoller/connect_h_count[6]
    SLICE_X57Y95         LUT3 (Prop_lut3_I0_O)        0.042    -0.225 r  u_vga_contoller/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    u_vga_contoller/plusOp__0[6]
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=49, routed)          0.835    -0.838    u_vga_contoller/CLK
    SLICE_X57Y95         FDRE                                         r  u_vga_contoller/hcounter_reg[6]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X57Y95         FDRE (Hold_fdre_C_D)         0.105    -0.494    u_vga_contoller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 19.853 }
Period(ns):         39.706
Sources:            { pixel_clock/pll_base_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.706      37.551     BUFGCTRL_X0Y16   pixel_clock/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.706      38.457     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X44Y97     u_tick_gen/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X42Y96     u_tick_gen/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X42Y96     u_tick_gen/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X46Y96     u_tick_gen/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X44Y97     u_tick_gen/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X44Y97     u_tick_gen/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X42Y97     u_tick_gen/counter_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X42Y97     u_tick_gen/counter_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.706      173.654    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y96     u_tick_gen/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y96     u_tick_gen/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X46Y96     u_tick_gen/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.853      19.353     SLICE_X49Y96     u_vga_contoller/vcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.853      19.353     SLICE_X49Y95     u_vga_contoller/vcounter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y94     u_tick_gen/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X46Y95     u_tick_gen/counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y94     u_tick_gen/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y94     u_tick_gen/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X46Y95     u_tick_gen/counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X44Y97     u_tick_gen/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y96     u_tick_gen/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y96     u_tick_gen/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X46Y96     u_tick_gen/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X44Y97     u_tick_gen/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X44Y97     u_tick_gen/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y97     u_tick_gen/counter_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X42Y97     u_tick_gen/counter_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X44Y98     u_tick_gen/counter_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.853      19.353     SLICE_X50Y94     u_vga_contoller/vcounter_reg[0]/C



