#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec  6 13:43:24 2018
# Process ID: 13888
# Current directory: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1
# Command line: vivado -log rsa_project_wrapper.vdi -applog -tempDir /tmp -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper.vdi
# Journal file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.012 ; gain = 360.164 ; free physical = 7903 ; free virtual = 43712
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1483.035 ; gain = 48.008 ; free physical = 7902 ; free virtual = 43712
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: fc9192bc

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1108b9e25

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1893.527 ; gain = 0.000 ; free physical = 7547 ; free virtual = 43357

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 17 load pin(s).
INFO: [Opt 31-10] Eliminated 349 cells.
Phase 2 Constant Propagation | Checksum: 1bd67557b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.527 ; gain = 0.000 ; free physical = 7547 ; free virtual = 43356

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1165 unconnected nets.
INFO: [Opt 31-11] Eliminated 395 unconnected cells.
Phase 3 Sweep | Checksum: 10a9aefd2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1893.527 ; gain = 0.000 ; free physical = 7546 ; free virtual = 43356

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1893.527 ; gain = 0.000 ; free physical = 7546 ; free virtual = 43356
Ending Logic Optimization Task | Checksum: 10a9aefd2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1893.527 ; gain = 0.000 ; free physical = 7546 ; free virtual = 43356

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10a9aefd2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1893.527 ; gain = 0.000 ; free physical = 7546 ; free virtual = 43356
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1893.527 ; gain = 458.500 ; free physical = 7546 ; free virtual = 43356
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1925.543 ; gain = 0.000 ; free physical = 7544 ; free virtual = 43355
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1941.551 ; gain = 0.000 ; free physical = 7539 ; free virtual = 43353
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1941.551 ; gain = 0.000 ; free physical = 7539 ; free virtual = 43353

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 58689435

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1941.551 ; gain = 0.000 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 58689435

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.551 ; gain = 0.000 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.5 DSPChecker
Phase 1.1.1.5 DSPChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.6 DisallowedInsts
Phase 1.1.1.6 DisallowedInsts | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.7 DanglingIBUFDSChecker
Phase 1.1.1.7 DanglingIBUFDSChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.8 ShapesExcludeCompatibilityChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.9 GTChecker
Phase 1.1.1.8 ShapesExcludeCompatibilityChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.10 HdioRelatedChecker
Phase 1.1.1.9 GTChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.11 CheckerForUnsupportedConstraints
Phase 1.1.1.10 HdioRelatedChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.12 CascadeElementConstraintsChecker
Phase 1.1.1.12 CascadeElementConstraintsChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.13 OverlappingPBlocksChecker
Phase 1.1.1.13 OverlappingPBlocksChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.570 ; gain = 40.020 ; free physical = 7539 ; free virtual = 43353
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.15 IO and Clk Clean Up

Phase 1.1.1.15.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.15.1 Constructing HAPIClkRuleMgr | Checksum: 58689435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7519 ; free virtual = 43332
Phase 1.1.1.15 IO and Clk Clean Up | Checksum: 58689435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7519 ; free virtual = 43332

Phase 1.1.1.16 Implementation Feasibility check On IDelay
Phase 1.1.1.16 Implementation Feasibility check On IDelay | Checksum: 58689435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7519 ; free virtual = 43332

Phase 1.1.1.17 Commit IO Placement
Phase 1.1.1.17 Commit IO Placement | Checksum: 941ae8a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7519 ; free virtual = 43332
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 941ae8a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7519 ; free virtual = 43332
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18eabead2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7519 ; free virtual = 43332

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 16e0d7379

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7507 ; free virtual = 43321

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 16e0d7379

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.562 ; gain = 49.012 ; free physical = 7477 ; free virtual = 43291
Phase 1.2.1 Place Init Design | Checksum: 1e2ee0b37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.996 ; gain = 102.445 ; free physical = 7429 ; free virtual = 43243
Phase 1.2 Build Placer Netlist Model | Checksum: 1e2ee0b37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.996 ; gain = 102.445 ; free physical = 7429 ; free virtual = 43243

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e2ee0b37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.996 ; gain = 102.445 ; free physical = 7429 ; free virtual = 43243
Phase 1 Placer Initialization | Checksum: 1e2ee0b37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.996 ; gain = 102.445 ; free physical = 7429 ; free virtual = 43243

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 227b6fff4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7413 ; free virtual = 43226

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 227b6fff4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7413 ; free virtual = 43227

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1561db699

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7412 ; free virtual = 43226

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15a1e395e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7412 ; free virtual = 43226

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 15a1e395e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7412 ; free virtual = 43226

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 227355110

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7412 ; free virtual = 43226

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 227355110

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7412 ; free virtual = 43226

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19746cbe1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7410 ; free virtual = 43224

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b52b9792

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7410 ; free virtual = 43224

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b52b9792

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7410 ; free virtual = 43224

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1b52b9792

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7409 ; free virtual = 43223
Phase 3 Detail Placement | Checksum: 1b52b9792

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7409 ; free virtual = 43223

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1e9ec8676

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7393 ; free virtual = 43207

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.233. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 217046f79

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7372 ; free virtual = 43201
Phase 4.1 Post Commit Optimization | Checksum: 217046f79

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7377 ; free virtual = 43200

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 217046f79

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7383 ; free virtual = 43200

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 217046f79

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7385 ; free virtual = 43199

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 217046f79

Time (s): cpu = 00:01:37 ; elapsed = 00:01:16 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7385 ; free virtual = 43199

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 217046f79

Time (s): cpu = 00:01:37 ; elapsed = 00:01:16 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7385 ; free virtual = 43199

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 2314fefa6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7385 ; free virtual = 43199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2314fefa6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7385 ; free virtual = 43200
Ending Placer Task | Checksum: 15c18ea84

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7385 ; free virtual = 43200
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 2100.023 ; gain = 158.473 ; free physical = 7385 ; free virtual = 43200
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7357 ; free virtual = 43201
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7380 ; free virtual = 43202
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7380 ; free virtual = 43202
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7380 ; free virtual = 43202
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7380 ; free virtual = 43202

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 125ccf115

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.233 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 125ccf115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7363 ; free virtual = 43201

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net rsa_project_i/rsa_wrapper_0/inst/exp/mont/shift_select. Net driver rsa_project_i/rsa_wrapper_0/inst/exp/mont/FSM_onehot_state_reg[13] was replaced.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 0 new instance.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.233 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7364 ; free virtual = 43200
Phase 21 Very High Fanout Optimization | Checksum: 1a1d9223c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7364 ; free virtual = 43200

Phase 22 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 22 Placement Based Optimization | Checksum: 1a1d9223c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7364 ; free virtual = 43200

Phase 23 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.233 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.233 | TNS=0.000 |
Phase 23 Critical Path Optimization | Checksum: 1a1d9223c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7364 ; free virtual = 43200

Phase 24 BRAM Enable Optimization
Phase 24 BRAM Enable Optimization | Checksum: 1a1d9223c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7364 ; free virtual = 43200
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7364 ; free virtual = 43200
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.233 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed (s)  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |            2  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           2  |            2  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1c2d7bde0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7354 ; free virtual = 43200
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7354 ; free virtual = 43200
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2100.023 ; gain = 0.000 ; free physical = 7331 ; free virtual = 43200
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: 83c96e0f ConstDB: 0 ShapeSum: 94150d25 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: acd3aac9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.363 ; gain = 12.363 ; free physical = 7345 ; free virtual = 43173

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: acd3aac9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.363 ; gain = 12.363 ; free physical = 7345 ; free virtual = 43173

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: acd3aac9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.363 ; gain = 12.363 ; free physical = 7325 ; free virtual = 43154

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: acd3aac9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.363 ; gain = 12.363 ; free physical = 7325 ; free virtual = 43154
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1495b6175

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.391 ; gain = 40.391 ; free physical = 7288 ; free virtual = 43116
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.419  | TNS=0.000  | WHS=-0.155 | THS=-274.331|

Phase 2 Router Initialization | Checksum: 1c1551145

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.391 ; gain = 40.391 ; free physical = 7286 ; free virtual = 43115

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 138a77dab

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7253 ; free virtual = 43081

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5325
 Number of Nodes with overlaps = 477
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ca2680c3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.149 | TNS=-0.248 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 14eb83c4a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 16b69b0d7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
Phase 4.1.2 GlobIterForTiming | Checksum: 13c2ea161

Time (s): cpu = 00:01:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
Phase 4.1 Global Iteration 0 | Checksum: 13c2ea161

Time (s): cpu = 00:01:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 24a826cf2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.194 | TNS=-0.197 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16aa1a004

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
Phase 4 Rip-up And Reroute | Checksum: 16aa1a004

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15417db2a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.149 | TNS=-0.248 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: eb045852

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eb045852

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
Phase 5 Delay and Skew Optimization | Checksum: eb045852

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1276608f0

Time (s): cpu = 00:01:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-0.163 | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f63d530c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072
Phase 6 Post Hold Fix | Checksum: f63d530c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: fced3e47

Time (s): cpu = 00:01:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-0.163 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: fced3e47

Time (s): cpu = 00:01:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43071

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 34.5785 %
  Global Horizontal Routing Utilization  = 35.6236 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X13Y77 -> INT_R_X13Y77
   INT_R_X13Y48 -> INT_R_X13Y48
   INT_L_X16Y45 -> INT_L_X16Y45
   INT_R_X19Y42 -> INT_R_X19Y42
   INT_R_X15Y34 -> INT_R_X15Y34
South Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y72 -> INT_L_X20Y72
   INT_L_X12Y71 -> INT_L_X12Y71
   INT_R_X15Y67 -> INT_R_X15Y67
   INT_R_X17Y67 -> INT_R_X17Y67
   INT_L_X14Y64 -> INT_L_X14Y64
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y66 -> INT_L_X10Y66
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y51 -> INT_L_X12Y51
Phase 8 Route finalize | Checksum: fced3e47

Time (s): cpu = 00:01:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43071

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: fced3e47

Time (s): cpu = 00:01:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43071

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: bcf26a49

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7243 ; free virtual = 43072

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2166.375 ; gain = 0.000 ; free physical = 7243 ; free virtual = 43072
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.007. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 188a18b39

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.375 ; gain = 0.000 ; free physical = 7220 ; free virtual = 43066
Phase 11 Incr Placement Change | Checksum: bcf26a49

Time (s): cpu = 00:02:02 ; elapsed = 00:00:54 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7220 ; free virtual = 43066

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: aab54e75

Time (s): cpu = 00:02:04 ; elapsed = 00:00:56 . Memory (MB): peak = 2166.375 ; gain = 53.375 ; free physical = 7238 ; free virtual = 43067

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 8023db32

Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 2166.379 ; gain = 53.379 ; free physical = 7237 ; free virtual = 43066

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 8023db32

Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 2166.379 ; gain = 53.379 ; free physical = 7237 ; free virtual = 43066

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 5f024ddb

Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 2166.379 ; gain = 53.379 ; free physical = 7237 ; free virtual = 43066
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 2483f659f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7200 ; free virtual = 43061
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.001 | TNS=-0.001 | WHS=-0.155 | THS=-269.341|

Phase 13 Router Initialization | Checksum: 26fbce767

Time (s): cpu = 00:02:20 ; elapsed = 00:01:02 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 16332dd97

Time (s): cpu = 00:02:20 ; elapsed = 00:01:02 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 200d56a77

Time (s): cpu = 00:02:31 ; elapsed = 00:01:04 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.098 | TNS=-0.098 | WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: cff801b7

Time (s): cpu = 00:02:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: caecb366

Time (s): cpu = 00:02:33 ; elapsed = 00:01:05 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059
Phase 15.1.2 GlobIterForTiming | Checksum: 12f9f6622

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059
Phase 15.1 Global Iteration 0 | Checksum: 12f9f6622

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 295
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: b1342963

Time (s): cpu = 00:02:40 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 90f338df

Time (s): cpu = 00:02:40 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43060
Phase 15 Rip-up And Reroute | Checksum: 90f338df

Time (s): cpu = 00:02:40 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43060

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 92e3a4eb

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7215 ; free virtual = 43060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 92e3a4eb

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7215 ; free virtual = 43060

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 92e3a4eb

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7215 ; free virtual = 43060
Phase 16 Delay and Skew Optimization | Checksum: 92e3a4eb

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7215 ; free virtual = 43060

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 10bcc0edb

Time (s): cpu = 00:02:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7215 ; free virtual = 43059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 9036aaa9

Time (s): cpu = 00:02:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7215 ; free virtual = 43059
Phase 17 Post Hold Fix | Checksum: 9036aaa9

Time (s): cpu = 00:02:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7215 ; free virtual = 43059

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1019c8362

Time (s): cpu = 00:02:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1019c8362

Time (s): cpu = 00:02:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 34.7497 %
  Global Horizontal Routing Utilization  = 35.676 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 1019c8362

Time (s): cpu = 00:02:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1019c8362

Time (s): cpu = 00:02:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1a354ced3

Time (s): cpu = 00:02:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7216 ; free virtual = 43059

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.057  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 141e7a974

Time (s): cpu = 00:02:56 ; elapsed = 00:01:13 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7198 ; free virtual = 43060
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:56 ; elapsed = 00:01:13 . Memory (MB): peak = 2171.875 ; gain = 58.875 ; free physical = 7197 ; free virtual = 43060

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:15 . Memory (MB): peak = 2171.879 ; gain = 71.855 ; free physical = 7197 ; free virtual = 43060
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2203.891 ; gain = 0.000 ; free physical = 7176 ; free virtual = 43059
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 13:46:48 2018...
