
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xcku15p-ffva1760-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcku15p-ffva1760-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.883 ; gain = 0.000 ; free physical = 31439 ; free virtual = 52074
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 53 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2518.883 ; gain = 1137.688 ; free physical = 31439 ; free virtual = 52074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2590.918 ; gain = 64.031 ; free physical = 31430 ; free virtual = 52064

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1523de1c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.949 ; gain = 103.031 ; free physical = 31218 ; free virtual = 51856

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 52 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b6d3c357

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31165 ; free virtual = 51803
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b6d3c357

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31165 ; free virtual = 51803
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1267c3efc

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31165 ; free virtual = 51803
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1267c3efc

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31164 ; free virtual = 51802
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1777c4b3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31160 ; free virtual = 51798
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1777c4b3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31160 ; free virtual = 51798
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31160 ; free virtual = 51798
Ending Logic Optimization Task | Checksum: 1777c4b3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2769.949 ; gain = 0.000 ; free physical = 31160 ; free virtual = 51798

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.767 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 14 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: f3971feb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30153 ; free virtual = 50817
Ending Power Optimization Task | Checksum: f3971feb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 4405.348 ; gain = 1635.398 ; free physical = 30156 ; free virtual = 50820

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f3971feb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30156 ; free virtual = 50820

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30156 ; free virtual = 50820
Ending Netlist Obfuscation Task | Checksum: 1a200f4b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30156 ; free virtual = 50820
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 4405.348 ; gain = 1886.465 ; free physical = 30155 ; free virtual = 50820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30155 ; free virtual = 50820
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30152 ; free virtual = 50819
INFO: [Common 17-1381] The checkpoint '/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30128 ; free virtual = 50771
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c7f7fd38

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30128 ; free virtual = 50771
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30128 ; free virtual = 50771

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 186f9b034

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30091 ; free virtual = 50730

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cecb55bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30086 ; free virtual = 50726

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cecb55bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30086 ; free virtual = 50726
Phase 1 Placer Initialization | Checksum: 1cecb55bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30086 ; free virtual = 50726

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23fa1932d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29976 ; free virtual = 50616

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29979 ; free virtual = 50618

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 228a5522d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29979 ; free virtual = 50618
Phase 2 Global Placement | Checksum: 136080b61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29978 ; free virtual = 50618

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 136080b61

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29978 ; free virtual = 50618

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 217b50baa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29973 ; free virtual = 50612

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b34e930c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29972 ; free virtual = 50612

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 15ce56ac4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29959 ; free virtual = 50598

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1dea1ce08

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29959 ; free virtual = 50598

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1520438f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29927 ; free virtual = 50567

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 18db1f6c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29957 ; free virtual = 50597

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18c481631

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29956 ; free virtual = 50595

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d9c6d2e8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29956 ; free virtual = 50596
Phase 3 Detail Placement | Checksum: 1d9c6d2e8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29956 ; free virtual = 50596

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d159ebb5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d159ebb5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29948 ; free virtual = 50589
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.795. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19386ea27

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29949 ; free virtual = 50591
Phase 4.1 Post Commit Optimization | Checksum: 19386ea27

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29949 ; free virtual = 50591

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19386ea27

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29970 ; free virtual = 50611
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29920 ; free virtual = 50559

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2020d8211

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29920 ; free virtual = 50560

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29920 ; free virtual = 50560
Phase 4.4 Final Placement Cleanup | Checksum: 2b14d0f04

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29920 ; free virtual = 50560
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b14d0f04

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 29920 ; free virtual = 50560
Ending Placer Task | Checksum: 1ce2c1913

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30048 ; free virtual = 50688
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30048 ; free virtual = 50688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30048 ; free virtual = 50688
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30045 ; free virtual = 50687
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30035 ; free virtual = 50685
INFO: [Common 17-1381] The checkpoint '/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30008 ; free virtual = 50650
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4405.348 ; gain = 0.000 ; free physical = 30048 ; free virtual = 50690
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7a639077 ConstDB: 0 ShapeSum: e541f0b2 RouteDB: 6e8697ea

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14e065ccb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 4513.305 ; gain = 107.957 ; free physical = 29678 ; free virtual = 50320
Post Restoration Checksum: NetGraph: 93d54d69 NumContArr: 96f10268 Constraints: 4e38497d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 178fe994e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 4513.305 ; gain = 107.957 ; free physical = 29648 ; free virtual = 50291

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 178fe994e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 4563.988 ; gain = 158.641 ; free physical = 29566 ; free virtual = 50209

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 178fe994e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 4563.988 ; gain = 158.641 ; free physical = 29566 ; free virtual = 50209

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b6ebb644

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 4634.457 ; gain = 229.109 ; free physical = 29553 ; free virtual = 50195

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 253840659

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 4634.457 ; gain = 229.109 ; free physical = 29557 ; free virtual = 50199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.824  | TNS=0.000  | WHS=-0.020 | THS=-0.021 |

Phase 2 Router Initialization | Checksum: 27484bd68

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 4634.457 ; gain = 229.109 ; free physical = 29556 ; free virtual = 50199

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 190bd8a66

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29537 ; free virtual = 50179

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.545  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 26545112d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29541 ; free virtual = 50183

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1faeda078

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29540 ; free virtual = 50183
Phase 4 Rip-up And Reroute | Checksum: 1faeda078

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29540 ; free virtual = 50183

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cb754bd8

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29549 ; free virtual = 50192

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cb754bd8

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29549 ; free virtual = 50192
Phase 5 Delay and Skew Optimization | Checksum: 1cb754bd8

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29549 ; free virtual = 50192

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 152336046

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29550 ; free virtual = 50193
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.545  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 152336046

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29550 ; free virtual = 50193
Phase 6 Post Hold Fix | Checksum: 152336046

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29550 ; free virtual = 50193

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.405739 %
  Global Horizontal Routing Utilization  = 0.0837775 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20f2323bb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29543 ; free virtual = 50185

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20f2323bb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29543 ; free virtual = 50185

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20f2323bb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29544 ; free virtual = 50187

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.545  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20f2323bb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29551 ; free virtual = 50193
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:01:07 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29661 ; free virtual = 50303

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:10 . Memory (MB): peak = 4636.887 ; gain = 231.539 ; free physical = 29661 ; free virtual = 50303
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4636.887 ; gain = 0.000 ; free physical = 29661 ; free virtual = 50303
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4636.887 ; gain = 0.000 ; free physical = 29656 ; free virtual = 50301
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4636.887 ; gain = 0.000 ; free physical = 29646 ; free virtual = 50300
INFO: [Common 17-1381] The checkpoint '/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4724.930 ; gain = 0.000 ; free physical = 29635 ; free virtual = 50281
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:56:46 2019...
