--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml decoder.twx decoder.ncd -o decoder.twr decoder.pcf

Design file:              decoder.ncd
Physical constraint file: decoder.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
channelin1<0>|   -0.378(R)|      FAST  |    1.796(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin1<1>|   -0.410(R)|      FAST  |    1.830(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin1<2>|   -0.422(R)|      FAST  |    1.846(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin1<3>|   -0.382(R)|      FAST  |    1.759(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin1<4>|   -0.403(R)|      FAST  |    1.837(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin1<5>|   -0.406(R)|      FAST  |    1.840(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin2<0>|   -0.464(R)|      FAST  |    1.884(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin2<1>|   -0.416(R)|      FAST  |    1.801(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin2<2>|   -0.459(R)|      FAST  |    1.876(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin2<3>|   -0.521(R)|      FAST  |    1.980(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin2<4>|   -0.593(R)|      FAST  |    2.044(R)|      SLOW  |clock_BUFGP       |   0.000|
channelin2<5>|   -0.604(R)|      FAST  |    2.058(R)|      SLOW  |clock_BUFGP       |   0.000|
start_output |    0.274(R)|      FAST  |    1.941(R)|      SLOW  |clock_BUFGP       |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
new_lambda1<0>|         7.458(R)|      SLOW  |         3.328(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda1<1>|         7.541(R)|      SLOW  |         3.344(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda1<2>|         7.752(R)|      SLOW  |         3.471(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda1<3>|         7.692(R)|      SLOW  |         3.460(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda1<4>|         7.841(R)|      SLOW  |         3.529(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda1<5>|         7.155(R)|      SLOW  |         3.119(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda2<0>|         7.059(R)|      SLOW  |         3.095(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda2<1>|         7.181(R)|      SLOW  |         3.137(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda2<2>|         7.290(R)|      SLOW  |         3.252(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda2<3>|         7.453(R)|      SLOW  |         3.316(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda2<4>|         7.164(R)|      SLOW  |         3.132(R)|      FAST  |clock_BUFGP       |   0.000|
new_lambda2<5>|         7.197(R)|      SLOW  |         3.159(R)|      FAST  |clock_BUFGP       |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.405|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 31 17:34:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 803 MB



