#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008b0df0 .scope module, "cpu_tb" "cpu_tb" 2 11;
 .timescale -9 -12;
v000000000095a9a0_0 .var "clock", 0 0;
v000000000095aa40_0 .var/i "i", 31 0;
v000000000095a400_0 .var "reset", 0 0;
S_00000000008b0f80 .scope module, "cpu0" "CPU" 2 16, 3 5 0, S_00000000008b0df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_00000000011f08f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008ed7b0 .functor XNOR 1, v0000000000958f30_0, L_00000000011f08f8, C4<0>, C4<0>;
L_00000000011f0940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008ed970 .functor XNOR 1, v0000000000958c10_0, L_00000000011f0940, C4<0>, C4<0>;
L_00000000011f0988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008ed9e0 .functor XNOR 1, v0000000000957d10_0, L_00000000011f0988, C4<0>, C4<0>;
L_00000000008eda50 .functor NOT 1, L_000000000095b290, C4<0>, C4<0>, C4<0>;
L_00000000008edba0 .functor AND 1, v0000000000957c70_0, L_000000000124b0a0, C4<1>, C4<1>;
v0000000000958850_0 .net "ALU_out", 31 0, L_000000000095bdd0;  1 drivers
v00000000009580d0_0 .net "AluSrc", 0 0, v0000000000958f30_0;  1 drivers
v0000000000958350_0 .net "Branch", 0 0, v0000000000957c70_0;  1 drivers
v00000000009583f0_0 .net "BranchCond", 0 0, v0000000000957f90_0;  1 drivers
v0000000000958710_0 .net "MemRead", 0 0, v00000000009587b0_0;  1 drivers
v0000000000958490_0 .net "MemToReg", 0 0, v0000000000957d10_0;  1 drivers
v00000000009585d0_0 .net "MemWrite", 0 0, v0000000000957db0_0;  1 drivers
v0000000000959e60_0 .net "RegDst", 0 0, v0000000000958c10_0;  1 drivers
v00000000009593c0_0 .net "RegWrite", 0 0, v0000000000958030_0;  1 drivers
v000000000095a4a0_0 .net "SrcB", 31 0, L_000000000095c050;  1 drivers
v0000000000959280_0 .net *"_ivl_21", 0 0, L_000000000095c4b0;  1 drivers
v0000000000959dc0_0 .net *"_ivl_22", 15 0, L_000000000095b330;  1 drivers
v000000000095a860_0 .net *"_ivl_25", 15 0, L_000000000095c7d0;  1 drivers
v000000000095aea0_0 .net/2u *"_ivl_28", 0 0, L_00000000011f08f8;  1 drivers
v0000000000959aa0_0 .net *"_ivl_30", 0 0, L_00000000008ed7b0;  1 drivers
v0000000000959be0_0 .net/2u *"_ivl_34", 0 0, L_00000000011f0940;  1 drivers
v000000000095ae00_0 .net *"_ivl_36", 0 0, L_00000000008ed970;  1 drivers
v000000000095a7c0_0 .net *"_ivl_39", 4 0, L_000000000095c0f0;  1 drivers
v000000000095a040_0 .net *"_ivl_41", 4 0, L_000000000095c190;  1 drivers
v000000000095af40_0 .net/2u *"_ivl_44", 0 0, L_00000000011f0988;  1 drivers
v000000000095a900_0 .net *"_ivl_46", 0 0, L_00000000008ed9e0;  1 drivers
v00000000009590a0_0 .net *"_ivl_50", 31 0, L_000000000095c910;  1 drivers
L_00000000011f09d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009595a0_0 .net *"_ivl_53", 30 0, L_00000000011f09d0;  1 drivers
L_00000000011f0a18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000000959640_0 .net/2u *"_ivl_54", 31 0, L_00000000011f0a18;  1 drivers
v000000000095acc0_0 .net *"_ivl_56", 0 0, L_000000000095c9b0;  1 drivers
v0000000000959a00_0 .net *"_ivl_58", 0 0, L_00000000008eda50;  1 drivers
v00000000009596e0_0 .net *"_ivl_6", 29 0, L_000000000095b5b0;  1 drivers
L_00000000011f0a60 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000959500_0 .net/2u *"_ivl_62", 31 0, L_00000000011f0a60;  1 drivers
v00000000009598c0_0 .net *"_ivl_67", 0 0, L_000000000124bfa0;  1 drivers
L_00000000011f0aa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000959b40_0 .net/2u *"_ivl_68", 31 0, L_00000000011f0aa8;  1 drivers
v000000000095ad60_0 .net *"_ivl_71", 0 0, L_00000000008edba0;  1 drivers
v0000000000959140_0 .net *"_ivl_72", 31 0, L_000000000124a100;  1 drivers
v0000000000959d20_0 .net *"_ivl_74", 29 0, L_000000000124b280;  1 drivers
L_00000000011f0af0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000095a680_0 .net *"_ivl_76", 1 0, L_00000000011f0af0;  1 drivers
v00000000009591e0_0 .net *"_ivl_78", 31 0, L_000000000124aec0;  1 drivers
L_00000000011f0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000095a540_0 .net *"_ivl_8", 1 0, L_00000000011f0238;  1 drivers
v000000000095a5e0_0 .net *"_ivl_80", 31 0, L_000000000124bbe0;  1 drivers
v0000000000959f00_0 .net "aluControl", 3 0, v0000000000957e50_0;  1 drivers
v000000000095a720_0 .net "clock", 0 0, v000000000095a9a0_0;  1 drivers
v0000000000959820_0 .net "extended", 31 0, L_000000000095bfb0;  1 drivers
v0000000000959960_0 .net "instructions", 31 0, L_000000000095ccd0;  1 drivers
v0000000000959c80_0 .var "pc", 31 0;
v0000000000959fa0_0 .net "pcDefiner", 0 0, L_000000000124b0a0;  1 drivers
v0000000000959780_0 .net/s "pc_next", 31 0, L_000000000124b1e0;  1 drivers
v000000000095aae0_0 .net/s "pc_step", 31 0, L_000000000124bf00;  1 drivers
v0000000000959320_0 .net "rd_registers_A", 31 0, L_00000000008edb30;  1 drivers
v000000000095a0e0_0 .net "rd_registers_B", 31 0, L_00000000008ee460;  1 drivers
v000000000095a180_0 .net "readData", 31 0, L_000000000095cf50;  1 drivers
v0000000000959460_0 .net "reset", 0 0, v000000000095a400_0;  1 drivers
v000000000095a220_0 .net "writeRegData", 31 0, L_000000000095c870;  1 drivers
v000000000095a2c0_0 .net "writenReg", 4 0, L_000000000095c410;  1 drivers
v000000000095a360_0 .net "zero", 0 0, L_000000000095b290;  1 drivers
E_00000000008e5c00/0 .event negedge, v00000000009559e0_0;
E_00000000008e5c00/1 .event posedge, v0000000000956700_0;
E_00000000008e5c00 .event/or E_00000000008e5c00/0, E_00000000008e5c00/1;
L_000000000095b5b0 .part v0000000000959c80_0, 2, 30;
L_000000000095ceb0 .concat [ 30 2 0 0], L_000000000095b5b0, L_00000000011f0238;
L_000000000095bab0 .part L_000000000095ccd0, 26, 6;
L_000000000095b510 .part L_000000000095ccd0, 0, 6;
L_000000000095b650 .part L_000000000095ccd0, 21, 5;
L_000000000095bb50 .part L_000000000095ccd0, 16, 5;
L_000000000095c4b0 .part L_000000000095ccd0, 15, 1;
LS_000000000095b330_0_0 .concat [ 1 1 1 1], L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0;
LS_000000000095b330_0_4 .concat [ 1 1 1 1], L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0;
LS_000000000095b330_0_8 .concat [ 1 1 1 1], L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0;
LS_000000000095b330_0_12 .concat [ 1 1 1 1], L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0, L_000000000095c4b0;
L_000000000095b330 .concat [ 4 4 4 4], LS_000000000095b330_0_0, LS_000000000095b330_0_4, LS_000000000095b330_0_8, LS_000000000095b330_0_12;
L_000000000095c7d0 .part L_000000000095ccd0, 0, 16;
L_000000000095bfb0 .concat [ 16 16 0 0], L_000000000095c7d0, L_000000000095b330;
L_000000000095c050 .functor MUXZ 32, L_00000000008ee460, L_000000000095bfb0, L_00000000008ed7b0, C4<>;
L_000000000095c0f0 .part L_000000000095ccd0, 11, 5;
L_000000000095c190 .part L_000000000095ccd0, 16, 5;
L_000000000095c410 .functor MUXZ 5, L_000000000095c190, L_000000000095c0f0, L_00000000008ed970, C4<>;
L_000000000095c870 .functor MUXZ 32, L_000000000095bdd0, L_000000000095cf50, L_00000000008ed9e0, C4<>;
L_000000000095c910 .concat [ 1 31 0 0], v0000000000957f90_0, L_00000000011f09d0;
L_000000000095c9b0 .cmp/eq 32, L_000000000095c910, L_00000000011f0a18;
L_000000000124b0a0 .functor MUXZ 1, L_000000000095b290, L_00000000008eda50, L_000000000095c9b0, C4<>;
L_000000000124bf00 .arith/sum 32, v0000000000959c80_0, L_00000000011f0a60;
L_000000000124bfa0 .reduce/nor v000000000095a400_0;
L_000000000124b280 .part L_000000000095bfb0, 0, 30;
L_000000000124a100 .concat [ 2 30 0 0], L_00000000011f0af0, L_000000000124b280;
L_000000000124aec0 .arith/sum 32, L_000000000124a100, L_000000000124bf00;
L_000000000124bbe0 .functor MUXZ 32, L_000000000124bf00, L_000000000124aec0, L_00000000008edba0, C4<>;
L_000000000124b1e0 .functor MUXZ 32, L_000000000124bbe0, L_00000000011f0aa8, L_000000000124bfa0, C4<>;
S_00000000008cb720 .scope module, "alu" "ALU" 3 26, 4 15 0, S_00000000008b0f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "inA";
    .port_info 3 /INPUT 32 "inB";
    .port_info 4 /INPUT 4 "op";
P_00000000008cb8b0 .param/l "ADD" 0 4 19, +C4<00000000000000000000000000000010>;
P_00000000008cb8e8 .param/l "AND" 0 4 17, +C4<00000000000000000000000000000000>;
P_00000000008cb920 .param/l "N" 0 4 23, +C4<00000000000000000000000000100000>;
P_00000000008cb958 .param/l "NOR" 0 4 22, +C4<00000000000000000000000000001100>;
P_00000000008cb990 .param/l "OR" 0 4 18, +C4<00000000000000000000000000000001>;
P_00000000008cb9c8 .param/l "SLT" 0 4 21, +C4<00000000000000000000000000000111>;
P_00000000008cba00 .param/l "SUB" 0 4 20, +C4<00000000000000000000000000000110>;
L_00000000008ed740 .functor AND 32, L_00000000008edb30, L_000000000095c050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000000008ed660 .functor OR 32, L_00000000008edb30, L_000000000095c050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008ed6d0 .functor OR 32, L_00000000008edb30, L_000000000095c050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008ee4d0 .functor NOT 32, L_00000000008ed6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000008f2ae0_0 .net *"_ivl_0", 31 0, L_000000000095b0b0;  1 drivers
v00000000008f1f00_0 .net *"_ivl_10", 31 0, L_000000000095b3d0;  1 drivers
L_00000000011f0508 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008f2540_0 .net *"_ivl_13", 27 0, L_00000000011f0508;  1 drivers
L_00000000011f0550 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000008f2180_0 .net/2u *"_ivl_14", 31 0, L_00000000011f0550;  1 drivers
v00000000008f1c80_0 .net *"_ivl_16", 0 0, L_000000000095c2d0;  1 drivers
v00000000008f1500_0 .net *"_ivl_18", 31 0, L_00000000008ed660;  1 drivers
v00000000008f22c0_0 .net *"_ivl_20", 31 0, L_000000000095bf10;  1 drivers
L_00000000011f0598 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008f2400_0 .net *"_ivl_23", 27 0, L_00000000011f0598;  1 drivers
L_00000000011f05e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000008f1be0_0 .net/2u *"_ivl_24", 31 0, L_00000000011f05e0;  1 drivers
v00000000008f1dc0_0 .net *"_ivl_26", 0 0, L_000000000095ca50;  1 drivers
v00000000008f25e0_0 .net *"_ivl_28", 31 0, L_000000000095b6f0;  1 drivers
L_00000000011f0478 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008f2680_0 .net *"_ivl_3", 27 0, L_00000000011f0478;  1 drivers
v00000000008f15a0_0 .net *"_ivl_30", 31 0, L_000000000095bc90;  1 drivers
L_00000000011f0628 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008f16e0_0 .net *"_ivl_33", 27 0, L_00000000011f0628;  1 drivers
L_00000000011f0670 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v00000000008f1780_0 .net/2u *"_ivl_34", 31 0, L_00000000011f0670;  1 drivers
v00000000008f18c0_0 .net *"_ivl_36", 0 0, L_000000000095be70;  1 drivers
v00000000008f2220_0 .net *"_ivl_38", 31 0, L_000000000095b790;  1 drivers
L_00000000011f04c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008f1960_0 .net/2u *"_ivl_4", 31 0, L_00000000011f04c0;  1 drivers
v00000000008f2b80_0 .net *"_ivl_40", 31 0, L_000000000095b150;  1 drivers
L_00000000011f06b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008f1aa0_0 .net *"_ivl_43", 27 0, L_00000000011f06b8;  1 drivers
L_00000000011f0700 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000000011e8bc0_0 .net/2u *"_ivl_44", 31 0, L_00000000011f0700;  1 drivers
v00000000009562a0_0 .net *"_ivl_46", 0 0, L_000000000095b8d0;  1 drivers
v00000000009567a0_0 .net *"_ivl_48", 0 0, L_000000000095c370;  1 drivers
L_00000000011f0748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000000956e80_0 .net/2u *"_ivl_50", 31 0, L_00000000011f0748;  1 drivers
L_00000000011f0790 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000956a20_0 .net/2u *"_ivl_52", 31 0, L_00000000011f0790;  1 drivers
v0000000000956980_0 .net *"_ivl_54", 31 0, L_000000000095b970;  1 drivers
v00000000009554e0_0 .net *"_ivl_56", 31 0, L_000000000095c690;  1 drivers
L_00000000011f07d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000955da0_0 .net *"_ivl_59", 27 0, L_00000000011f07d8;  1 drivers
v0000000000956f20_0 .net *"_ivl_6", 0 0, L_000000000095caf0;  1 drivers
L_00000000011f0820 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0000000000956ac0_0 .net/2u *"_ivl_60", 31 0, L_00000000011f0820;  1 drivers
v0000000000956480_0 .net *"_ivl_62", 0 0, L_000000000095ba10;  1 drivers
v0000000000956840_0 .net *"_ivl_64", 31 0, L_00000000008ed6d0;  1 drivers
v0000000000955300_0 .net *"_ivl_66", 31 0, L_00000000008ee4d0;  1 drivers
L_00000000011f0868 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000000000955f80_0 .net *"_ivl_68", 31 0, L_00000000011f0868;  1 drivers
v00000000009568e0_0 .net *"_ivl_70", 31 0, L_000000000095cb90;  1 drivers
v0000000000955580_0 .net *"_ivl_72", 31 0, L_000000000095bbf0;  1 drivers
v0000000000956b60_0 .net *"_ivl_74", 31 0, L_000000000095c730;  1 drivers
v0000000000956020_0 .net *"_ivl_76", 31 0, L_000000000095b1f0;  1 drivers
v00000000009551c0_0 .net *"_ivl_78", 31 0, L_000000000095bd30;  1 drivers
v0000000000955940_0 .net *"_ivl_8", 31 0, L_00000000008ed740;  1 drivers
L_00000000011f08b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000955620_0 .net/2u *"_ivl_82", 31 0, L_00000000011f08b0;  1 drivers
v0000000000955440_0 .net/s "inA", 31 0, L_00000000008edb30;  alias, 1 drivers
v0000000000955800_0 .net/s "inB", 31 0, L_000000000095c050;  alias, 1 drivers
v0000000000956c00_0 .net "op", 3 0, v0000000000957e50_0;  alias, 1 drivers
v0000000000956660_0 .net "out", 31 0, L_000000000095bdd0;  alias, 1 drivers
v0000000000955d00_0 .net "zero", 0 0, L_000000000095b290;  alias, 1 drivers
L_000000000095b0b0 .concat [ 4 28 0 0], v0000000000957e50_0, L_00000000011f0478;
L_000000000095caf0 .cmp/eq 32, L_000000000095b0b0, L_00000000011f04c0;
L_000000000095b3d0 .concat [ 4 28 0 0], v0000000000957e50_0, L_00000000011f0508;
L_000000000095c2d0 .cmp/eq 32, L_000000000095b3d0, L_00000000011f0550;
L_000000000095bf10 .concat [ 4 28 0 0], v0000000000957e50_0, L_00000000011f0598;
L_000000000095ca50 .cmp/eq 32, L_000000000095bf10, L_00000000011f05e0;
L_000000000095b6f0 .arith/sum 32, L_00000000008edb30, L_000000000095c050;
L_000000000095bc90 .concat [ 4 28 0 0], v0000000000957e50_0, L_00000000011f0628;
L_000000000095be70 .cmp/eq 32, L_000000000095bc90, L_00000000011f0670;
L_000000000095b790 .arith/sub 32, L_00000000008edb30, L_000000000095c050;
L_000000000095b150 .concat [ 4 28 0 0], v0000000000957e50_0, L_00000000011f06b8;
L_000000000095b8d0 .cmp/eq 32, L_000000000095b150, L_00000000011f0700;
L_000000000095c370 .cmp/gt.s 32, L_000000000095c050, L_00000000008edb30;
L_000000000095b970 .functor MUXZ 32, L_00000000011f0790, L_00000000011f0748, L_000000000095c370, C4<>;
L_000000000095c690 .concat [ 4 28 0 0], v0000000000957e50_0, L_00000000011f07d8;
L_000000000095ba10 .cmp/eq 32, L_000000000095c690, L_00000000011f0820;
L_000000000095cb90 .functor MUXZ 32, L_00000000011f0868, L_00000000008ee4d0, L_000000000095ba10, C4<>;
L_000000000095bbf0 .functor MUXZ 32, L_000000000095cb90, L_000000000095b970, L_000000000095b8d0, C4<>;
L_000000000095c730 .functor MUXZ 32, L_000000000095bbf0, L_000000000095b790, L_000000000095be70, C4<>;
L_000000000095b1f0 .functor MUXZ 32, L_000000000095c730, L_000000000095b6f0, L_000000000095ca50, C4<>;
L_000000000095bd30 .functor MUXZ 32, L_000000000095b1f0, L_00000000008ed660, L_000000000095c2d0, C4<>;
L_000000000095bdd0 .functor MUXZ 32, L_000000000095bd30, L_00000000008ed740, L_000000000095caf0, C4<>;
L_000000000095b290 .cmp/eq 32, L_000000000095bdd0, L_00000000011f08b0;
S_00000000008cba40 .scope module, "cpu_DataMem" "Memory" 3 20, 4 40 0, S_00000000008b0f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_00000000008ee310 .functor BUFZ 32, L_000000000095bdd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011f02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000008ee380 .functor XNOR 1, v0000000000957db0_0, L_00000000011f02c8, C4<0>, C4<0>;
L_00000000011f0310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008ee3f0 .functor XNOR 1, v00000000009587b0_0, L_00000000011f0310, C4<0>, C4<0>;
L_00000000008ed900 .functor AND 1, L_00000000008ee380, L_00000000008ee3f0, C4<1>, C4<1>;
v0000000000955a80_0 .net *"_ivl_11", 0 0, L_00000000008ed900;  1 drivers
v0000000000955260_0 .net *"_ivl_12", 31 0, L_000000000095cc30;  1 drivers
v0000000000956ca0_0 .net *"_ivl_15", 9 0, L_000000000095ce10;  1 drivers
v0000000000956d40_0 .net *"_ivl_16", 13 0, L_000000000095b470;  1 drivers
L_00000000011f0358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000955e40_0 .net *"_ivl_19", 3 0, L_00000000011f0358;  1 drivers
v0000000000955c60_0 .net/2u *"_ivl_2", 0 0, L_00000000011f02c8;  1 drivers
L_00000000011f03a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000000000955ee0_0 .net *"_ivl_20", 31 0, L_00000000011f03a0;  1 drivers
v00000000009558a0_0 .net *"_ivl_4", 0 0, L_00000000008ee380;  1 drivers
v00000000009560c0_0 .net/2u *"_ivl_6", 0 0, L_00000000011f0310;  1 drivers
v0000000000956200_0 .net *"_ivl_8", 0 0, L_00000000008ee3f0;  1 drivers
v0000000000956de0_0 .net "addr", 31 0, L_000000000095bdd0;  alias, 1 drivers
v0000000000956700_0 .net "clock", 0 0, v000000000095a9a0_0;  alias, 1 drivers
v00000000009553a0 .array "data", 0 4095, 31 0;
v0000000000955080_0 .net "din", 31 0, L_00000000008ee460;  alias, 1 drivers
v00000000009556c0_0 .net "dout", 31 0, L_000000000095cf50;  alias, 1 drivers
v0000000000955760_0 .net "final_addr", 31 0, L_00000000008ee310;  1 drivers
v00000000009563e0_0 .net "ren", 0 0, v00000000009587b0_0;  alias, 1 drivers
v00000000009559e0_0 .net "reset", 0 0, v000000000095a400_0;  alias, 1 drivers
v0000000000955b20_0 .net "wen", 0 0, v0000000000957db0_0;  alias, 1 drivers
E_00000000008e5d80 .event negedge, v0000000000956700_0;
E_00000000008e5880 .event posedge, v0000000000955b20_0, v00000000009563e0_0;
E_00000000008e6a80 .event edge, v0000000000955b20_0, v00000000009563e0_0;
L_000000000095cc30 .array/port v00000000009553a0, L_000000000095b470;
L_000000000095ce10 .part L_00000000008ee310, 0, 10;
L_000000000095b470 .concat [ 10 4 0 0], L_000000000095ce10, L_00000000011f0358;
L_000000000095cf50 .functor MUXZ 32, L_00000000011f03a0, L_000000000095cc30, L_00000000008ed900, C4<>;
S_00000000008ab9b0 .scope module, "cpu_IMem" "Memory" 3 18, 4 40 0, S_00000000008b0f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_00000000008ee0e0 .functor BUFZ 32, L_000000000095ceb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011f01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000011f0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000008ee230 .functor XNOR 1, L_00000000011f01f0, L_00000000011f0088, C4<0>, C4<0>;
L_00000000011f01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000011f00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008ee150 .functor XNOR 1, L_00000000011f01a8, L_00000000011f00d0, C4<0>, C4<0>;
L_00000000008ee1c0 .functor AND 1, L_00000000008ee230, L_00000000008ee150, C4<1>, C4<1>;
v0000000000955bc0_0 .net *"_ivl_11", 0 0, L_00000000008ee1c0;  1 drivers
v0000000000956160_0 .net *"_ivl_12", 31 0, L_000000000095ab80;  1 drivers
v0000000000956340_0 .net *"_ivl_15", 9 0, L_000000000095ac20;  1 drivers
v0000000000956520_0 .net *"_ivl_16", 13 0, L_000000000095cd70;  1 drivers
L_00000000011f0118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000009565c0_0 .net *"_ivl_19", 3 0, L_00000000011f0118;  1 drivers
v0000000000955120_0 .net/2u *"_ivl_2", 0 0, L_00000000011f0088;  1 drivers
L_00000000011f0160 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000000000958ad0_0 .net *"_ivl_20", 31 0, L_00000000011f0160;  1 drivers
v0000000000957590_0 .net *"_ivl_4", 0 0, L_00000000008ee230;  1 drivers
v0000000000957630_0 .net/2u *"_ivl_6", 0 0, L_00000000011f00d0;  1 drivers
v00000000009582b0_0 .net *"_ivl_8", 0 0, L_00000000008ee150;  1 drivers
v00000000009578b0_0 .net "addr", 31 0, L_000000000095ceb0;  1 drivers
v0000000000958cb0_0 .net "clock", 0 0, v000000000095a9a0_0;  alias, 1 drivers
v0000000000958d50 .array "data", 0 4095, 31 0;
L_00000000011f0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009576d0_0 .net "din", 31 0, L_00000000011f0280;  1 drivers
v0000000000957b30_0 .net "dout", 31 0, L_000000000095ccd0;  alias, 1 drivers
v0000000000958530_0 .net "final_addr", 31 0, L_00000000008ee0e0;  1 drivers
v00000000009588f0_0 .net "ren", 0 0, L_00000000011f01a8;  1 drivers
v00000000009573b0_0 .net "reset", 0 0, v000000000095a400_0;  alias, 1 drivers
v0000000000957310_0 .net "wen", 0 0, L_00000000011f01f0;  1 drivers
E_00000000008e7280 .event posedge, v0000000000957310_0, v00000000009588f0_0;
E_00000000008e7240 .event edge, v0000000000957310_0, v00000000009588f0_0;
L_000000000095ab80 .array/port v0000000000958d50, L_000000000095cd70;
L_000000000095ac20 .part L_00000000008ee0e0, 0, 10;
L_000000000095cd70 .concat [ 10 4 0 0], L_000000000095ac20, L_00000000011f0118;
L_000000000095ccd0 .functor MUXZ 32, L_00000000011f0160, L_000000000095ab80, L_00000000008ee1c0, C4<>;
S_00000000008a6ec0 .scope module, "cpu_regs" "RegFile" 3 24, 4 74 0, S_00000000008b0f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_00000000008edb30 .functor BUFZ 32, L_000000000095c230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008ee460 .functor BUFZ 32, L_000000000095c5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000957270_0 .net *"_ivl_0", 31 0, L_000000000095c230;  1 drivers
v0000000000958a30_0 .net *"_ivl_10", 6 0, L_000000000095b830;  1 drivers
L_00000000011f0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000957090_0 .net *"_ivl_13", 1 0, L_00000000011f0430;  1 drivers
v0000000000957450_0 .net *"_ivl_2", 6 0, L_000000000095c550;  1 drivers
L_00000000011f03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000009574f0_0 .net *"_ivl_5", 1 0, L_00000000011f03e8;  1 drivers
v0000000000957770_0 .net *"_ivl_8", 31 0, L_000000000095c5f0;  1 drivers
v0000000000957bd0_0 .net "clock", 0 0, v000000000095a9a0_0;  alias, 1 drivers
v0000000000958df0 .array "data", 0 31, 31 0;
v0000000000957810_0 .var/i "i", 31 0;
v0000000000957950_0 .net "raA", 4 0, L_000000000095b650;  1 drivers
v00000000009579f0_0 .net "raB", 4 0, L_000000000095bb50;  1 drivers
v0000000000957130_0 .net/s "rdA", 31 0, L_00000000008edb30;  alias, 1 drivers
v0000000000957a90_0 .net/s "rdB", 31 0, L_00000000008ee460;  alias, 1 drivers
v0000000000958b70_0 .net "reset", 0 0, v000000000095a400_0;  alias, 1 drivers
v00000000009571d0_0 .net "wa", 4 0, L_000000000095c410;  alias, 1 drivers
v0000000000958670_0 .net/s "wd", 31 0, L_000000000095c870;  alias, 1 drivers
v0000000000957ef0_0 .net "wen", 0 0, v0000000000958030_0;  alias, 1 drivers
E_00000000008e6300 .event negedge, v00000000009559e0_0, v0000000000956700_0;
L_000000000095c230 .array/port v0000000000958df0, L_000000000095c550;
L_000000000095c550 .concat [ 5 2 0 0], L_000000000095b650, L_00000000011f03e8;
L_000000000095c5f0 .array/port v0000000000958df0, L_000000000095b830;
L_000000000095b830 .concat [ 5 2 0 0], L_000000000095bb50, L_00000000011f0430;
S_00000000008c0f50 .scope module, "fsMachine" "fsm" 3 22, 4 109 0, S_00000000008b0f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "RegWrite";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "AluSrc";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "BranchCond";
    .port_info 8 /OUTPUT 4 "alu_Control";
    .port_info 9 /INPUT 6 "opcode";
    .port_info 10 /INPUT 6 "func";
v0000000000958e90_0 .var "ALUOp", 1 0;
v0000000000958f30_0 .var "AluSrc", 0 0;
v0000000000957c70_0 .var "Branch", 0 0;
v0000000000957f90_0 .var "BranchCond", 0 0;
v00000000009587b0_0 .var "MemRead", 0 0;
v0000000000957d10_0 .var "MemToReg", 0 0;
v0000000000957db0_0 .var "MemWrite", 0 0;
v0000000000958c10_0 .var "RegDst", 0 0;
v0000000000958030_0 .var "RegWrite", 0 0;
v0000000000957e50_0 .var "alu_Control", 3 0;
v0000000000958210_0 .net "func", 5 0, L_000000000095b510;  1 drivers
v0000000000958170_0 .net "opcode", 5 0, L_000000000095bab0;  1 drivers
E_00000000008e7440 .event edge, v0000000000958210_0, v0000000000958e90_0;
E_00000000008e67c0 .event edge, v0000000000958170_0;
    .scope S_00000000008ab9b0;
T_0 ;
    %wait E_00000000008e7240;
    %load/vec4 v00000000009588f0_0;
    %load/vec4 v0000000000957310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 4 54 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008ab9b0;
T_1 ;
    %wait E_00000000008e7280;
    %load/vec4 v0000000000958530_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 58 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008ab9b0;
T_2 ;
    %wait E_00000000008e5d80;
    %load/vec4 v00000000009573b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000957310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009588f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000009576d0_0;
    %load/vec4 v0000000000958530_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000000000958d50, 4, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008cba40;
T_3 ;
    %wait E_00000000008e6a80;
    %load/vec4 v00000000009563e0_0;
    %load/vec4 v0000000000955b20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 4 54 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008cba40;
T_4 ;
    %wait E_00000000008e5880;
    %load/vec4 v0000000000955760_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 4 58 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008cba40;
T_5 ;
    %wait E_00000000008e5d80;
    %load/vec4 v00000000009559e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000955b20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009563e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000955080_0;
    %load/vec4 v0000000000955760_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v00000000009553a0, 4, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008c0f50;
T_6 ;
    %wait E_00000000008e67c0;
    %load/vec4 v0000000000958170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000958030_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000958c10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000958f30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000957c70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000957f90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000957db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009587b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000957d10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000000000958e90_0, 0, 2;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009587b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957d10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000958e90_0, 0, 2;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009587b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000957d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000958e90_0, 0, 2;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958030_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000958c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000957db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009587b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000957d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000958e90_0, 0, 2;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958030_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000958c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000957c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009587b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000957d10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000958e90_0, 0, 2;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958030_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000958c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000957c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000957f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009587b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000957d10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000958e90_0, 0, 2;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009587b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000957d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000958e90_0, 0, 2;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008c0f50;
T_7 ;
    %wait E_00000000008e7440;
    %load/vec4 v0000000000958e90_0;
    %load/vec4 v0000000000958210_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 63, 8;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 8;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 164, 0, 8;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/z;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/z;
    %jmp/1 T_7.6, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000000957e50_0, 0, 4;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008a6ec0;
T_8 ;
    %wait E_00000000008e6300;
    %load/vec4 v0000000000958b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000957810_0, 0, 32;
T_8.2 ;
    %load/vec4 v0000000000957810_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000000000957810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000958df0, 0, 4;
    %load/vec4 v0000000000957810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000957810_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000957ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0000000000958670_0;
    %load/vec4 v00000000009571d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000958df0, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008b0f80;
T_9 ;
    %wait E_00000000008e5c00;
    %load/vec4 v0000000000959460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000959c80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000959780_0;
    %assign/vec4 v0000000000959c80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000008b0df0;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v000000000095a9a0_0;
    %inv;
    %store/vec4 v000000000095a9a0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008b0df0;
T_11 ;
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
T_11.0 ;
    %load/vec4 v000000000095aa40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000000000958df0, v000000000095aa40_0 > {0 0 0};
    %load/vec4 v000000000095aa40_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
T_11.2 ;
    %load/vec4 v000000000095aa40_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000000000958d50, v000000000095aa40_0 > {0 0 0};
    %load/vec4 v000000000095aa40_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
T_11.4 ;
    %load/vec4 v000000000095aa40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_11.5, 5;
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000000009553a0, v000000000095aa40_0 > {0 0 0};
    %load/vec4 v000000000095aa40_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000095a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000095a400_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000095a400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
T_11.6 ;
    %load/vec4 v000000000095aa40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.7, 5;
    %load/vec4 v000000000095aa40_0;
    %ix/getv/s 4, v000000000095aa40_0;
    %store/vec4a v0000000000958df0, 4, 0;
    %load/vec4 v000000000095aa40_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000095aa40_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %vpi_call 2 47 "$readmemh", "/Users/Aggelos/Desktop/lab5/program2.hex", v0000000000958d50 {0 0 0};
    %delay 800000, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "lab4_testbench_input.v";
    "./cpu.v";
    "./lab4_library_input.v";
