// Seed: 3389124268
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9
);
  assign id_3[1] = 1 ? 1 : (id_2[1]);
  logic id_10;
  wor   id_11;
  assign id_11[1] = 1;
  logic id_12;
endmodule
