
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023998                       # Number of seconds simulated
sim_ticks                                 23998289121                       # Number of ticks simulated
final_tick                                23998289121                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97601                       # Simulator instruction rate (inst/s)
host_op_rate                                    97601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19927081                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696944                       # Number of bytes of host memory used
host_seconds                                  1204.31                       # Real time elapsed on the host
sim_insts                                   117541957                       # Number of instructions simulated
sim_ops                                     117541957                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        180992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       3351552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         58176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2779648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst         12096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       2620544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst         16192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2742848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst         29376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       2882624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst         16384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2814272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst         21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       2694016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst         13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       2736128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst         23488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       2958912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         21312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       2908992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst         12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       2840704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst         17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       2874944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst         14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       3042496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst         37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       2972992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst         13888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       2855936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst         34240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       2870528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46470400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       180992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        58176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst        29376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst        13632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst        23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        21312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst        17216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst        37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst        13888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        523264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     32593600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32593600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          52368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          43432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst            189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          40946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst            253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          42857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst            459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          45041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst            256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          43973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst            332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          42094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst            213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          42752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst            367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          46233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          45453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst            199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          44386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst            269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          44921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst            231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          47539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst            586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          46453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst            217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          44624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst            535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          44852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              726100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        509275                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             509275                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          7541871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        139657956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          2424173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        115826924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           504036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        109197118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           674715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        114293481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1224087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        120117896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           682715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        117269693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           885396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        112258669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           568040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        114013461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           978736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        123296789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           888063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        121216641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           530704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        118371105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           717384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        119797873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           616044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        126779704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1562778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        123883498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           578708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        119005817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1426768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        119613860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1936404706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      7541871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      2424173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       504036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       674715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1224087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       682715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       885396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       568040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       978736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       888063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       530704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       717384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       616044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1562778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       578708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1426768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21804221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1358163486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1358163486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1358163486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         7541871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       139657956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         2424173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       115826924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          504036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       109197118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          674715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       114293481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1224087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       120117896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          682715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       117269693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          885396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       112258669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          568040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       114013461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          978736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       123296789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          888063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       121216641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          530704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       118371105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          717384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       119797873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          616044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       126779704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1562778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       123883498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          578708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       119005817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1426768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       119613860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3294568192                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                583617                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          468149                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           11287                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             386312                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                272619                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           70.569643                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 45320                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               90                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          8883                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             8024                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            859                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          259                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    5817198                       # DTB read hits
system.cpu00.dtb.read_misses                     8477                       # DTB read misses
system.cpu00.dtb.read_acv                           5                       # DTB read access violations
system.cpu00.dtb.read_accesses                5825675                       # DTB read accesses
system.cpu00.dtb.write_hits                    650161                       # DTB write hits
system.cpu00.dtb.write_misses                   10045                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                660206                       # DTB write accesses
system.cpu00.dtb.data_hits                    6467359                       # DTB hits
system.cpu00.dtb.data_misses                    18522                       # DTB misses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_accesses                6485881                       # DTB accesses
system.cpu00.itb.fetch_hits                    840404                       # ITB hits
system.cpu00.itb.fetch_misses                     234                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                840638                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls              66236                       # Number of system calls
system.cpu00.numCycles                       19587176                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           227069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      9333750                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    583617                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           325963                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    18883153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 29778                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.TlbCycles                       51                       # Number of cycles fetch has spent waiting for tlb
system.cpu00.fetch.MiscStallCycles                775                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles        10013                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles         1689                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  840404                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                3922                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         19137639                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.487717                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.767476                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               17533098     91.62%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 121263      0.63%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 130900      0.68%     92.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 120644      0.63%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 157339      0.82%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 108326      0.57%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                 107381      0.56%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  96021      0.50%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 762667      3.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           19137639                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.029796                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.476524                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 393462                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            17562434                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  623094                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              546287                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                12362                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              54876                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                2564                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              9027885                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts               10272                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                12362                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 581989                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles              11549924                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       823435                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  916373                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             5253556                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              8954672                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                5342                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1458037                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              2813489                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents              1353817                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           7170643                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            13248280                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        6922170                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         6324739                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             6840478                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 330165                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts            14460                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts        13000                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3347503                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            2316597                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            690468                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           92576                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          68390                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  8735980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded             19489                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                12165021                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            8565                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        416536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       249005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved         2610                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     19137639                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.635659                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.477808                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          14972735     78.24%     78.24% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1316743      6.88%     85.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            752960      3.93%     89.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            421543      2.20%     91.25% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            972027      5.08%     96.33% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            323672      1.69%     98.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            178952      0.94%     98.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             94507      0.49%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8            104500      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      19137639                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  9556      0.93%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               56033      5.45%      6.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      6.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      6.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult              89855      8.74%     15.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                  49      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     15.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               848955     82.55%     97.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               24015      2.34%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             2662064     21.88%     21.88% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                898      0.01%     21.89% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     21.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           2140107     17.59%     39.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp            114813      0.94%     40.43% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.43% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           738371      6.07%     46.50% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              9052      0.07%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.57% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            5837050     47.98%     94.55% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            662666      5.45%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             12165021                       # Type of FU issued
system.cpu00.iq.rate                         0.621071                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   1028463                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.084543                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         27140541                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         3800684                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      3300996                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          17364168                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          5373020                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      5272065                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4083553                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               9109931                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          39582                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        95663                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation         1740                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        64592                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads         1065                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      3661415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                12362                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               6876674                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles             3759096                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           8899077                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            2168                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             2316597                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             690468                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts            12796                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents               117439                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents             3530641                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents         1740                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         4190                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         5798                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               9988                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            12148783                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             5825721                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           16238                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      143608                       # number of nop insts executed
system.cpu00.iew.exec_refs                    6485943                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 499323                       # Number of branches executed
system.cpu00.iew.exec_stores                   660222                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.620242                       # Inst execution rate
system.cpu00.iew.wb_sent                      8595895                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     8573061                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 5808245                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 7319306                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.437687                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.793551                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        417698                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls         16879                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            8760                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     19074202                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.443978                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.605719                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     17163192     89.98%     89.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       424306      2.22%     92.21% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       292987      1.54%     93.74% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       193874      1.02%     94.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4       135903      0.71%     95.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       105165      0.55%     96.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        89200      0.47%     96.49% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        84613      0.44%     96.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       584962      3.07%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     19074202                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            8468526                       # Number of instructions committed
system.cpu00.commit.committedOps              8468526                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                      2846810                       # Number of memory references committed
system.cpu00.commit.loads                     2220934                       # Number of loads committed
system.cpu00.commit.membars                      5494                       # Number of memory barriers committed
system.cpu00.commit.branches                   465656                       # Number of branches committed
system.cpu00.commit.fp_insts                  5254286                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 5443330                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              33950                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass       129594      1.53%      1.53% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        2494615     29.46%     30.99% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           770      0.01%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      2131323     25.17%     56.16% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp       114740      1.35%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       736165      8.69%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         9014      0.11%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead       2226428     26.29%     92.61% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       625877      7.39%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         8468526                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              584962                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   27341950                       # The number of ROB reads
system.cpu00.rob.rob_writes                  17833370                       # The number of ROB writes
system.cpu00.timesIdled                          9347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        449537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                    1083188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   8338932                       # Number of Instructions Simulated
system.cpu00.committedOps                     8338932                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.348883                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.348883                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.425734                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.425734                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               10213247                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2323845                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 6290868                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                4702648                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                 30323                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                13945                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          337954                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.557429                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1770367                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          338018                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            5.237493                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        72911961                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.557429                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.993085                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.993085                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         6062131                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        6062131                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1421789                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1421789                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       326717                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       326717                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         6229                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         6229                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         6968                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         6968                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1748506                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1748506                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1748506                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1748506                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       804082                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       804082                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       292188                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       292188                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          861                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          861                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1096270                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1096270                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1096270                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1096270                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data 118193208696                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total 118193208696                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  62672268055                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  62672268055                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data     11455587                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total     11455587                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        35991                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data 180865476751                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total 180865476751                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data 180865476751                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total 180865476751                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      2225871                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2225871                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       618905                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       618905                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         7090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         7090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      2844776                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      2844776                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      2844776                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      2844776                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.361244                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.361244                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.472105                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.472105                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.121439                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.121439                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.385363                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.385363                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.385363                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.385363                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 146991.486809                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 146991.486809                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 214492.956778                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 214492.956778                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 13304.979094                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 13304.979094                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        11997                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        11997                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 164982.601687                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 164982.601687                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 164982.601687                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 164982.601687                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      9002299                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          240634                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    37.410752                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       222444                       # number of writebacks
system.cpu00.dcache.writebacks::total          222444                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       527894                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       527894                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data       219748                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total       219748                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          475                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          475                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       747642                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       747642                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       747642                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       747642                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       276188                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       276188                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        72440                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        72440                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          386                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       348628                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       348628                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       348628                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       348628                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  51721463304                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  51721463304                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data  16933197892                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total  16933197892                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      5964057                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      5964057                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  68654661196                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  68654661196                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  68654661196                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  68654661196                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.124081                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.124081                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.117045                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.117045                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.054443                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.054443                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.122550                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.122550                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.122550                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.122550                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 187269.046099                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 187269.046099                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 233754.802485                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 233754.802485                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 15450.924870                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15450.924870                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        10836                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        10836                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 196928.133128                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 196928.133128                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 196928.133128                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 196928.133128                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           11719                       # number of replacements
system.cpu00.icache.tags.tagsinuse         510.040114                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            826366                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           12231                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           67.563241                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle      1366769835                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   510.040114                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.996172                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.996172                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1692999                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1692999                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       826366                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        826366                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       826366                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         826366                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       826366                       # number of overall hits
system.cpu00.icache.overall_hits::total        826366                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst        14018                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        14018                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst        14018                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        14018                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst        14018                       # number of overall misses
system.cpu00.icache.overall_misses::total        14018                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst   1295563327                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total   1295563327                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst   1295563327                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total   1295563327                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst   1295563327                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total   1295563327                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       840384                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       840384                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       840384                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       840384                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       840384                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       840384                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.016680                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.016680                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.016680                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.016680                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.016680                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.016680                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 92421.410116                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 92421.410116                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 92421.410116                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 92421.410116                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 92421.410116                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 92421.410116                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          985                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              27                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    36.481481                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        11719                       # number of writebacks
system.cpu00.icache.writebacks::total           11719                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1786                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1786                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1786                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1786                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1786                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1786                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst        12232                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total        12232                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst        12232                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total        12232                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst        12232                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total        12232                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    996935551                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    996935551                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    996935551                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    996935551                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    996935551                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    996935551                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.014555                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.014555                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.014555                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.014555                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.014555                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.014555                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 81502.252371                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 81502.252371                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 81502.252371                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 81502.252371                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 81502.252371                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 81502.252371                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                314896                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          282132                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            3597                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             199657                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                155614                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           77.940668                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 12393                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            25                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             25                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5538667                       # DTB read hits
system.cpu01.dtb.read_misses                     2501                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5541168                       # DTB read accesses
system.cpu01.dtb.write_hits                    460955                       # DTB write hits
system.cpu01.dtb.write_misses                     541                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                461496                       # DTB write accesses
system.cpu01.dtb.data_hits                    5999622                       # DTB hits
system.cpu01.dtb.data_misses                     3042                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                6002664                       # DTB accesses
system.cpu01.itb.fetch_hits                    608951                       # ITB hits
system.cpu01.itb.fetch_misses                      91                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                609042                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                       17990301                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           163176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      7566265                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    314896                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           168007                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    17567342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  9015                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.MiscStallCycles                681                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         6703                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles         2551                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  608951                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                1008                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         17744973                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.426389                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.673542                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               16477686     92.86%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  88771      0.50%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  93935      0.53%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  92663      0.52%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 115228      0.65%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  77904      0.44%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  74753      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  79579      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 644454      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           17744973                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.017504                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.420575                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 281104                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            16523486                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  439653                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              496564                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 4156                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              18446                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 359                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              7441107                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1438                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 4156                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 446451                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles              11250616                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles       451415                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  706518                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             4885807                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              7414180                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                3872                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1471154                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              2787237                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents              1012533                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           6173441                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11283642                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4985526                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         6298113                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             6073360                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 100081                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             4649                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         4650                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3114285                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            2022658                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            470632                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           46065                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          34612                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  7351624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              4612                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                10842291                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            4921                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        117893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        82352                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          325                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     17744973                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.611006                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.439092                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          13965433     78.70%     78.70% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1231888      6.94%     85.64% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            678596      3.82%     89.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            367763      2.07%     91.54% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            916671      5.17%     96.71% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            275621      1.55%     98.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            143971      0.81%     99.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             78933      0.44%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             86097      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      17744973                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5492      0.55%      0.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               54875      5.54%      6.09% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      6.09% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      6.09% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult              92674      9.35%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                  30      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               828076     83.53%     98.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               10223      1.03%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1853196     17.09%     17.09% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                298      0.00%     17.10% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     17.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           2121107     19.56%     36.66% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp            114757      1.06%     37.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           739296      6.82%     44.54% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              9039      0.08%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.62% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5542881     51.12%     95.74% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            461713      4.26%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             10842291                       # Type of FU issued
system.cpu01.iq.rate                         0.602674                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    991370                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.091435                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         23190451                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2167622                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2057079                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          17235395                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          5306725                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      5238613                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2788106                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               9045551                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          14073                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        35974                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        12195                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          851                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      3647080                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 4156                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               7202675                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles             3163597                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           7400106                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             658                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             2022658                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             470632                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             4592                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents               125212                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents             2923399                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1759                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect         1754                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               3513                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            10837889                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5541173                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            4402                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       43870                       # number of nop insts executed
system.cpu01.iew.exec_refs                    6002669                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 295247                       # Number of branches executed
system.cpu01.iew.exec_stores                   461496                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.602430                       # Inst execution rate
system.cpu01.iew.wb_sent                      7299607                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     7295692                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 5167684                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 6352466                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.405535                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.813493                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        118738                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          4287                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            3246                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     17724566                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.410757                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.554834                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     16112582     90.91%     90.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       338465      1.91%     92.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       242020      1.37%     94.18% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       173599      0.98%     95.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       103461      0.58%     95.74% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        92222      0.52%     96.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        80267      0.45%     96.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        74964      0.42%     97.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       506986      2.86%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     17724566                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            7280494                       # Number of instructions committed
system.cpu01.commit.committedOps              7280494                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      2445121                       # Number of memory references committed
system.cpu01.commit.loads                     1986684                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.branches                   286585                       # Number of branches committed
system.cpu01.commit.fp_insts                  5228591                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 4367251                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              10363                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        42155      0.58%      0.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1813802     24.91%     25.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           296      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      2117610     29.09%     54.58% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp       114677      1.58%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       737818     10.13%     66.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1986698     27.29%     93.70% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       458438      6.30%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         7280494                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              506986                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   24607452                       # The number of ROB reads
system.cpu01.rob.rob_writes                  14816385                       # The number of ROB writes
system.cpu01.timesIdled                          9240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                        245328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                    2585503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   7238343                       # Number of Instructions Simulated
system.cpu01.committedOps                     7238343                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.485417                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.485417                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.402347                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.402347                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                8454696                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1446911                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 6271947                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                4680140                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  4752                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   33                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          307919                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          59.876408                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1443224                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          307983                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.686051                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1659452130                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    59.876408                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.935569                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.935569                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5210550                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5210550                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1214914                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1214914                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       220991                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       220991                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           11                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1435905                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1435905                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1435905                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1435905                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       775717                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       775717                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       237431                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       237431                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data      1013148                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1013148                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data      1013148                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1013148                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data 114777004509                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total 114777004509                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data  53274815011                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total  53274815011                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        44118                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        44118                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data 168051819520                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total 168051819520                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data 168051819520                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total 168051819520                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      1990631                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1990631                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       458422                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       458422                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      2449053                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2449053                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      2449053                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2449053                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.389684                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.389684                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.517931                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.517931                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.413690                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.413690                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.413690                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.413690                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 147962.471506                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 147962.471506                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 224380.198925                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 224380.198925                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  7297.714286                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  7297.714286                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 11029.500000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 11029.500000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 165870.948292                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 165870.948292                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 165870.948292                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 165870.948292                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      8791407                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          235716                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    37.296607                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           54                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       208434                       # number of writebacks
system.cpu01.dcache.writebacks::total          208434                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       520086                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       520086                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data       177156                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total       177156                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       697242                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       697242                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       697242                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       697242                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       255631                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       255631                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        60275                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        60275                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       315906                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       315906                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       315906                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       315906                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data  51151479642                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total  51151479642                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data  15005955269                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total  15005955269                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        39474                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        39474                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  66157434911                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  66157434911                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  66157434911                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  66157434911                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.128417                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.128417                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.131484                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.131484                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.128991                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.128991                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.128991                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.128991                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 200098.891144                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 200098.891144                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 248958.196085                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 248958.196085                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9868.500000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9868.500000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 209421.267437                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 209421.267437                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 209421.267437                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 209421.267437                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3877                       # number of replacements
system.cpu01.icache.tags.tagsinuse         465.014736                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            604001                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4389                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          137.616997                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle      6411394944                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   465.014736                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.908232                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.908232                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1222251                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1222251                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       604001                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        604001                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       604001                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         604001                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       604001                       # number of overall hits
system.cpu01.icache.overall_hits::total        604001                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4930                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4930                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4930                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4930                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4930                       # number of overall misses
system.cpu01.icache.overall_misses::total         4930                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    590103938                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    590103938                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    590103938                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    590103938                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    590103938                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    590103938                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       608931                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       608931                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       608931                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       608931                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       608931                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       608931                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.008096                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008096                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.008096                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008096                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.008096                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008096                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 119696.539148                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 119696.539148                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 119696.539148                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 119696.539148                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 119696.539148                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 119696.539148                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3877                       # number of writebacks
system.cpu01.icache.writebacks::total            3877                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          541                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          541                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          541                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          541                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         4389                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         4389                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         4389                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         4389                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         4389                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         4389                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst    512748830                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total    512748830                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst    512748830                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total    512748830                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst    512748830                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total    512748830                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.007208                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.007208                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.007208                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.007208                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.007208                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.007208                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 116825.889724                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 116825.889724                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 116825.889724                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 116825.889724                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 116825.889724                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 116825.889724                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                320416                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          286404                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            3470                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             196434                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                159583                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           81.240009                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 12235                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5573922                       # DTB read hits
system.cpu02.dtb.read_misses                     4117                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5578039                       # DTB read accesses
system.cpu02.dtb.write_hits                    461574                       # DTB write hits
system.cpu02.dtb.write_misses                    1077                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                462651                       # DTB write accesses
system.cpu02.dtb.data_hits                    6035496                       # DTB hits
system.cpu02.dtb.data_misses                     5194                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                6040690                       # DTB accesses
system.cpu02.itb.fetch_hits                    614975                       # ITB hits
system.cpu02.itb.fetch_misses                      95                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                615070                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                       18158278                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           115221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      7630691                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    320416                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           171818                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    17864570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  9245                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles               1210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         4773                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles         1708                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                  614975                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 908                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         17992114                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.424113                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.667757                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               16710337     92.88%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  88510      0.49%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  98613      0.55%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  93986      0.52%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 118313      0.66%     95.10% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  78131      0.43%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  77430      0.43%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79842      0.44%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 646952      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           17992114                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.017646                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.420232                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 269634                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            16774697                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  436341                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              507110                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 4322                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              19643                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 308                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              7499352                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1307                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 4322                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 438192                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles              11617025                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles       387991                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  710827                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             4833747                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              7471563                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                2722                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1448524                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              2721079                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents              1034452                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           6216030                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11362102                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        5053244                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         6308855                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             6096274                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 119756                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts             4540                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts         4569                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3161403                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            2044561                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            474420                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           46734                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          37739                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  7407172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              4489                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                10907230                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            4665                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        142073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        98170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          344                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     17992114                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.606223                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.432587                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          14179857     78.81%     78.81% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           1244803      6.92%     85.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            685941      3.81%     89.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            380457      2.11%     91.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            917520      5.10%     96.76% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            274666      1.53%     98.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            144071      0.80%     99.08% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             77054      0.43%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             87745      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      17992114                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  6002      0.61%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               55166      5.57%      6.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult              92683      9.36%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                  10      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     15.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               827643     83.58%     99.12% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                8711      0.88%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1878803     17.23%     17.23% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                163      0.00%     17.23% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     17.23% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           2124551     19.48%     36.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp            114754      1.05%     37.76% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.76% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           737054      6.76%     44.51% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9038      0.08%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.60% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5580021     51.16%     95.76% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            462842      4.24%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             10907230                       # Type of FU issued
system.cpu02.iq.rate                         0.600675                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    990215                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.090785                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         23528848                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2214031                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2092464                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          17272606                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          5339903                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      5248387                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2834896                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               9062545                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          14102                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        44021                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        15548                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          851                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      3665403                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 4322                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               7054722                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles             3679388                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           7455002                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             870                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             2044561                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             474420                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts             4474                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents               119782                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents             3447755                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          203                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1830                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect         1621                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               3451                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            10902730                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5578040                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            4500                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       43341                       # number of nop insts executed
system.cpu02.iew.exec_refs                    6040691                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 300156                       # Number of branches executed
system.cpu02.iew.exec_stores                   462651                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.600428                       # Inst execution rate
system.cpu02.iew.wb_sent                      7347155                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     7340851                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 5190806                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 6389987                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.404270                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.812334                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        141745                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          4145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            3170                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     17969346                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.406875                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.544375                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     16340129     90.93%     90.93% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       348068      1.94%     92.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       243094      1.35%     94.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       170075      0.95%     95.17% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       113795      0.63%     95.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        92651      0.52%     96.32% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        82829      0.46%     96.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        78248      0.44%     97.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       500457      2.79%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     17969346                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            7311282                       # Number of instructions committed
system.cpu02.commit.committedOps              7311282                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      2459412                       # Number of memory references committed
system.cpu02.commit.loads                     2000540                       # Number of loads committed
system.cpu02.commit.membars                        11                       # Number of memory barriers committed
system.cpu02.commit.branches                   290260                       # Number of branches committed
system.cpu02.commit.fp_insts                  5232853                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 4398525                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              10002                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        41698      0.57%      0.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1832127     25.06%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           161      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       2000551     27.36%     93.72% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       458873      6.28%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         7311282                       # Class of committed instruction
system.cpu02.commit.bw_lim_events              500457                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   24909176                       # The number of ROB reads
system.cpu02.rob.rob_writes                  14926372                       # The number of ROB writes
system.cpu02.timesIdled                          7098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                        166164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    2409449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   7269588                       # Number of Instructions Simulated
system.cpu02.committedOps                     7269588                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.497841                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.497841                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.400346                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.400346                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                8530519                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1472081                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 6274923                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                4688616                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  4617                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          313519                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          59.884661                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1451770                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          313580                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            4.629664                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1659351123                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    59.884661                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.935698                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.935698                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         5254588                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        5254588                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1223330                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1223330                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       223054                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       223054                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           13                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           11                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1446384                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1446384                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1446384                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1446384                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       786182                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       786182                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       235804                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       235804                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            3                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data      1021986                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1021986                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data      1021986                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1021986                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data 117942992298                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total 117942992298                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data  53889789763                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total  53889789763                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        25542                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data 171832782061                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total 171832782061                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data 171832782061                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total 171832782061                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2009512                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2009512                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       458858                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       458858                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      2468370                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      2468370                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      2468370                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      2468370                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.391230                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.391230                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.513893                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.513893                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.414033                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.414033                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.414033                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.414033                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 150019.960134                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 150019.960134                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 228536.368183                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 228536.368183                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         8514                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         8514                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 168136.140868                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 168136.140868                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 168136.140868                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 168136.140868                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      8867028                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          239524                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    37.019372                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       216607                       # number of writebacks
system.cpu02.dcache.writebacks::total          216607                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       525473                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       525473                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data       175449                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total       175449                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       700922                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       700922                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       700922                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       700922                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       260709                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       260709                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        60355                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        60355                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       321064                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       321064                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       321064                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       321064                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data  51849953496                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total  51849953496                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data  15137817562                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total  15137817562                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data  66987771058                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total  66987771058                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data  66987771058                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total  66987771058                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.129737                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.129737                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.131533                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.131533                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.130071                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.130071                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.130071                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.130071                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 198880.566056                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 198880.566056                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 250812.982553                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 250812.982553                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         7353                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7353                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 208643.046427                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 208643.046427                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 208643.046427                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 208643.046427                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3313                       # number of replacements
system.cpu02.icache.tags.tagsinuse         465.703310                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            610691                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3825                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          159.657778                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle      6409483938                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   465.703310                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.909577                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.909577                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1233723                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1233723                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       610691                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        610691                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       610691                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         610691                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       610691                       # number of overall hits
system.cpu02.icache.overall_hits::total        610691                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         4258                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         4258                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         4258                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         4258                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         4258                       # number of overall misses
system.cpu02.icache.overall_misses::total         4258                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst    401793024                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total    401793024                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst    401793024                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total    401793024                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst    401793024                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total    401793024                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       614949                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       614949                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       614949                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       614949                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       614949                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       614949                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.006924                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.006924                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.006924                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.006924                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.006924                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.006924                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 94361.912635                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 94361.912635                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 94361.912635                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 94361.912635                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 94361.912635                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 94361.912635                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     3.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         3313                       # number of writebacks
system.cpu02.icache.writebacks::total            3313                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          433                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          433                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          433                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          433                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3825                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3825                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3825                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3825                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3825                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3825                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst    351193161                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total    351193161                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst    351193161                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total    351193161                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst    351193161                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total    351193161                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006220                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006220                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006220                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006220                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006220                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006220                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 91815.205490                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 91815.205490                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 91815.205490                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 91815.205490                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 91815.205490                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 91815.205490                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                319718                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          286131                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            3344                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             202504                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                159127                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           78.579682                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 12003                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5513856                       # DTB read hits
system.cpu03.dtb.read_misses                     4235                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5518091                       # DTB read accesses
system.cpu03.dtb.write_hits                    461196                       # DTB write hits
system.cpu03.dtb.write_misses                    1186                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                462382                       # DTB write accesses
system.cpu03.dtb.data_hits                    5975052                       # DTB hits
system.cpu03.dtb.data_misses                     5421                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                5980473                       # DTB accesses
system.cpu03.itb.fetch_hits                    613856                       # ITB hits
system.cpu03.itb.fetch_misses                      90                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                613946                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                       18063711                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           117882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      7622049                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    319718                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           171130                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    17753127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  9001                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.TlbCycles                       62                       # Number of cycles fetch has spent waiting for tlb
system.cpu03.fetch.MiscStallCycles                894                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         4634                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles         2342                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                  613856                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 889                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.rateDist::samples         17883451                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.426207                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.672384                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               16604610     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  89894      0.50%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  94902      0.53%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  94799      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 117421      0.66%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  79194      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  73876      0.41%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80996      0.45%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 647759      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           17883451                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.017699                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.421954                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 274367                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            16662542                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  438991                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              503341                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 4200                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              19555                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              7493313                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1334                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 4200                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 441253                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles              11380447                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles       406532                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  712016                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             4938993                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              7466926                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                1980                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1448261                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              2800544                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents              1074687                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           6211218                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11354392                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        5050156                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         6304233                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             6096766                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 114452                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts             4500                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts         4523                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3145722                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            2043644                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            474402                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           45752                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          37151                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  7404152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              4453                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                10846103                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            4407                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        138322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        95741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          267                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     17883451                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.606488                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.434574                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          14105085     78.87%     78.87% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           1223501      6.84%     85.71% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            685917      3.84%     89.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            370414      2.07%     91.62% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            913437      5.11%     96.73% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            275802      1.54%     98.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            145140      0.81%     99.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             77312      0.43%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             86843      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      17883451                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5362      0.55%      0.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               54869      5.61%      6.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult              93161      9.53%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   3      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     15.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               815367     83.42%     99.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                8694      0.89%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1878587     17.32%     17.32% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                163      0.00%     17.32% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     17.32% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           2124338     19.59%     36.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp            114758      1.06%     37.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     37.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           736876      6.79%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9040      0.08%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.84% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5519794     50.89%     95.74% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            462543      4.26%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             10846103                       # Type of FU issued
system.cpu03.iq.rate                         0.600436                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    977456                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.090120                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23365974                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2212341                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2092341                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          17191546                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          5334791                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      5246611                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2804990                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               9018565                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          14058                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        42981                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        15491                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      3604250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 4200                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               6886382                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles             3603996                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           7451863                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             819                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             2043644                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             474402                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts             4438                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents               116226                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents             3377068                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1754                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect         1582                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               3336                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            10841579                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5518093                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            4524                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       43258                       # number of nop insts executed
system.cpu03.iew.exec_refs                    5980475                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 300090                       # Number of branches executed
system.cpu03.iew.exec_stores                   462382                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.600186                       # Inst execution rate
system.cpu03.iew.wb_sent                      7345322                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     7338952                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 5171387                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 6356652                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.406282                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.813539                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        137569                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          4186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            3044                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     17860827                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.409384                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.552899                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     16244627     90.95%     90.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       339044      1.90%     92.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       241059      1.35%     94.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       170543      0.95%     95.15% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       106823      0.60%     95.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        94785      0.53%     96.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        79904      0.45%     96.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        73832      0.41%     97.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       510210      2.86%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     17860827                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            7311936                       # Number of instructions committed
system.cpu03.commit.committedOps              7311936                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      2459574                       # Number of memory references committed
system.cpu03.commit.loads                     2000663                       # Number of loads committed
system.cpu03.commit.membars                        11                       # Number of memory barriers committed
system.cpu03.commit.branches                   290465                       # Number of branches committed
system.cpu03.commit.fp_insts                  5232851                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 4399138                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              10084                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        41657      0.57%      0.57% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1832660     25.06%     25.63% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           161      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       2000674     27.36%     93.72% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       458912      6.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         7311936                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              510210                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   24787408                       # The number of ROB reads
system.cpu03.rob.rob_writes                  14918936                       # The number of ROB writes
system.cpu03.timesIdled                          7544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                        180260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    2504744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   7270283                       # Number of Instructions Simulated
system.cpu03.committedOps                     7270283                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.484595                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.484595                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.402480                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.402480                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                8469485                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1471978                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 6273407                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                4686860                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  7735                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          308144                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          59.720500                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1457311                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          308206                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            4.728367                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1658654523                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    59.720500                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.933133                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.933133                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5250036                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5250036                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1226793                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1226793                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       223232                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       223232                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           13                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           11                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1450025                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1450025                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1450025                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1450025                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       781843                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       781843                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       235665                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       235665                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data      1017508                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1017508                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data      1017508                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1017508                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data 118279704357                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total 118279704357                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data  52824902331                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total  52824902331                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        25542                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        22059                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data 171104606688                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total 171104606688                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data 171104606688                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total 171104606688                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      2008636                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2008636                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       458897                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       458897                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2467533                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2467533                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2467533                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2467533                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.389241                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.389241                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.513547                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.513547                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.412358                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.412358                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.412358                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.412358                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 151283.191583                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 151283.191583                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 224152.514506                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 224152.514506                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         8514                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         8514                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         7353                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 168160.453469                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 168160.453469                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 168160.453469                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 168160.453469                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      8775096                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          408                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          234252                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    37.460069                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       207493                       # number of writebacks
system.cpu03.dcache.writebacks::total          207493                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       523613                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       523613                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data       175188                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total       175188                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       698801                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       698801                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       698801                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       698801                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       258230                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       258230                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        60477                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        60477                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       318707                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       318707                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       318707                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       318707                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data  51420700449                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total  51420700449                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data  14880834878                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total  14880834878                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  66301535327                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  66301535327                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  66301535327                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  66301535327                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.128560                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.128560                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.131788                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.131788                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.129160                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.129160                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.129160                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.129160                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 199127.523715                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 199127.523715                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 246057.755477                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 246057.755477                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         7353                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7353                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         6192                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 208032.880756                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 208032.880756                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 208032.880756                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 208032.880756                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3340                       # number of replacements
system.cpu03.icache.tags.tagsinuse         465.741427                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            609554                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3852                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          158.243510                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle      6408911565                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   465.741427                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.909651                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.909651                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1231506                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1231506                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       609554                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        609554                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       609554                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         609554                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       609554                       # number of overall hits
system.cpu03.icache.overall_hits::total        609554                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         4273                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4273                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         4273                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4273                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         4273                       # number of overall misses
system.cpu03.icache.overall_misses::total         4273                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst    417809011                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total    417809011                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst    417809011                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total    417809011                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst    417809011                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total    417809011                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       613827                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       613827                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       613827                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       613827                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       613827                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       613827                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.006961                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.006961                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.006961                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.006961                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.006961                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.006961                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 97778.846478                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 97778.846478                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 97778.846478                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 97778.846478                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 97778.846478                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 97778.846478                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3340                       # number of writebacks
system.cpu03.icache.writebacks::total            3340                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          421                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          421                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          421                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          421                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          421                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         3852                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         3852                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         3852                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         3852                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         3852                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         3852                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst    365745127                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total    365745127                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst    365745127                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total    365745127                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst    365745127                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total    365745127                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006275                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006275                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006275                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006275                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006275                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006275                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 94949.409917                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 94949.409917                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 94949.409917                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 94949.409917                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 94949.409917                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 94949.409917                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                317908                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          284261                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            3492                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             199477                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                157283                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           78.847687                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 12106                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    5499237                       # DTB read hits
system.cpu04.dtb.read_misses                     2692                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                5501929                       # DTB read accesses
system.cpu04.dtb.write_hits                    460951                       # DTB write hits
system.cpu04.dtb.write_misses                     499                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                461450                       # DTB write accesses
system.cpu04.dtb.data_hits                    5960188                       # DTB hits
system.cpu04.dtb.data_misses                     3191                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                5963379                       # DTB accesses
system.cpu04.itb.fetch_hits                    611178                       # ITB hits
system.cpu04.itb.fetch_misses                      85                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                611263                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                       18067391                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           152644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      7602071                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    317908                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           169389                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    17686220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  8789                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       22                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.MiscStallCycles                523                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         5938                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles         1371                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                  611178                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 896                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu04.fetch.rateDist::samples         17851122                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.425860                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.672837                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               16577261     92.86%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  90750      0.51%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  94404      0.53%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  93226      0.52%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 114314      0.64%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  77845      0.44%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  74945      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80332      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 648045      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           17851122                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.017596                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.420762                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 274841                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            16631329                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  446037                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              494798                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 4107                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              19680                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 299                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              7478052                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1190                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 4107                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 439492                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles              11272653                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles       475823                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  710731                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             4948306                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              7451854                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                2249                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1444133                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              2812603                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents              1063690                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           6207632                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11345233                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        5029847                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         6315383                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             6101419                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 106213                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts             4549                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts         4558                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3097688                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            2032498                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            470589                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           45823                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          37144                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  7387960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              4507                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                10826973                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5103                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        122788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        87573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          347                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     17851122                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.606515                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.439641                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          14100340     78.99%     78.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           1203805      6.74%     85.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            683411      3.83%     89.56% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            364594      2.04%     91.60% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            910756      5.10%     96.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            271299      1.52%     98.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            146341      0.82%     99.04% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             79609      0.45%     99.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             90967      0.51%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      17851122                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5896      0.60%      0.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               54754      5.59%      6.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult              93004      9.50%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   4      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     15.70% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               815700     83.32%     99.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                9608      0.98%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1870684     17.28%     17.28% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                165      0.00%     17.28% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     17.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           2126740     19.64%     36.92% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp            114751      1.06%     37.98% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.98% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           740308      6.84%     44.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9036      0.08%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.90% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5503653     50.83%     95.74% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            461632      4.26%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             10826973                       # Type of FU issued
system.cpu04.iq.rate                         0.599255                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    978966                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.090419                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23312093                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2191709                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2077251                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          17177044                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          5323748                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      5251757                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2794465                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               9011470                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          14077                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        37093                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores        12190                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      3595301                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 4107                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               7247456                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles             3096619                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           7435576                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts            1106                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             2032498                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             470589                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts             4493                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents               119070                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents             2863120                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          204                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1806                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect         1694                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               3500                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            10822758                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5501930                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            4215                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       43109                       # number of nop insts executed
system.cpu04.iew.exec_refs                    5963380                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 298323                       # Number of branches executed
system.cpu04.iew.exec_stores                   461450                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.599022                       # Inst execution rate
system.cpu04.iew.wb_sent                      7333263                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     7329008                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5179912                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6368936                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.405648                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.813309                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        122868                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          4160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            3205                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     17830831                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.410040                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.551669                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     16200299     90.86%     90.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       356851      2.00%     92.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       237730      1.33%     94.19% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       167717      0.94%     95.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       114758      0.64%     95.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        92570      0.52%     96.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        80877      0.45%     96.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        71481      0.40%     97.15% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       508548      2.85%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     17830831                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            7311357                       # Number of instructions committed
system.cpu04.commit.committedOps              7311357                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      2453804                       # Number of memory references committed
system.cpu04.commit.loads                     1995405                       # Number of loads committed
system.cpu04.commit.membars                        11                       # Number of memory barriers committed
system.cpu04.commit.branches                   289279                       # Number of branches committed
system.cpu04.commit.fp_insts                  5241424                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 4390571                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              10037                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        41682      0.57%      0.57% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1829817     25.03%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           161      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      2123372     29.04%     54.64% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       738833     10.11%     66.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9000      0.12%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1995416     27.29%     93.73% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       458399      6.27%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         7311357                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              508548                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   24746940                       # The number of ROB reads
system.cpu04.rob.rob_writes                  14886322                       # The number of ROB writes
system.cpu04.timesIdled                          8872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                        216269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    2507504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   7269679                       # Number of Instructions Simulated
system.cpu04.committedOps                     7269679                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.485308                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.485308                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.402365                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.402365                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                8444903                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1463111                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 6286000                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                4693325                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  5134                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          306602                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          59.740056                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1462880                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          306664                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.770302                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1658692836                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    59.740056                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.933438                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.933438                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         5227924                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        5227924                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1231859                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1231859                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       223563                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       223563                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           10                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1455422                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1455422                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1455422                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1455422                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       768013                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       768013                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       234824                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       234824                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data      1002837                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1002837                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data      1002837                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1002837                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data 115651917855                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total 115651917855                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data  51867018733                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total  51867018733                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        15093                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data 167518936588                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total 167518936588                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data 167518936588                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total 167518936588                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1999872                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1999872                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       458387                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       458387                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2458259                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2458259                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2458259                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2458259                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.384031                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.384031                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.512283                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.512283                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.407946                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.407946                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.407946                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.407946                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 150585.885727                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 150585.885727                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 220876.140143                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 220876.140143                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 167045.029838                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 167045.029838                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 167045.029838                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 167045.029838                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      8645725                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          230480                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    37.511823                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       208171                       # number of writebacks
system.cpu04.dcache.writebacks::total          208171                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       513775                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       513775                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data       173948                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total       173948                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       687723                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       687723                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       687723                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       687723                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       254238                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       254238                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        60876                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        60876                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       315114                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       315114                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       315114                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       315114                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data  50707358829                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total  50707358829                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data  14968676743                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total  14968676743                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  65676035572                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  65676035572                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  65676035572                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  65676035572                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.127127                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.127127                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.132805                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.132805                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.128186                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.128186                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.128186                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.128186                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 199448.386272                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 199448.386272                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 245887.981191                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 245887.981191                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 208419.922860                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 208419.922860                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 208419.922860                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 208419.922860                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3913                       # number of replacements
system.cpu04.icache.tags.tagsinuse         464.423513                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            606323                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4425                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          137.022147                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle      6411349665                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   464.423513                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.907077                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.907077                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1226751                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1226751                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       606323                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        606323                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       606323                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         606323                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       606323                       # number of overall hits
system.cpu04.icache.overall_hits::total        606323                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         4840                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4840                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         4840                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4840                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         4840                       # number of overall misses
system.cpu04.icache.overall_misses::total         4840                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst    499880113                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total    499880113                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst    499880113                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total    499880113                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst    499880113                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total    499880113                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       611163                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       611163                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       611163                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       611163                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       611163                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       611163                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.007919                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007919                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.007919                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007919                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.007919                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007919                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 103281.015083                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 103281.015083                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 103281.015083                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 103281.015083                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 103281.015083                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 103281.015083                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3913                       # number of writebacks
system.cpu04.icache.writebacks::total            3913                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          415                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          415                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          415                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          415                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         4425                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         4425                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         4425                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         4425                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         4425                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         4425                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst    450586375                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total    450586375                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst    450586375                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total    450586375                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst    450586375                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total    450586375                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.007240                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.007240                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.007240                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.007240                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.007240                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.007240                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 101827.429379                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 101827.429379                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 101827.429379                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 101827.429379                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 101827.429379                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 101827.429379                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                323973                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          289997                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            3485                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             213495                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                159312                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           74.620951                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 12257                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5525664                       # DTB read hits
system.cpu05.dtb.read_misses                     5689                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5531353                       # DTB read accesses
system.cpu05.dtb.write_hits                    461376                       # DTB write hits
system.cpu05.dtb.write_misses                     652                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                462028                       # DTB write accesses
system.cpu05.dtb.data_hits                    5987040                       # DTB hits
system.cpu05.dtb.data_misses                     6341                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                5993381                       # DTB accesses
system.cpu05.itb.fetch_hits                    614580                       # ITB hits
system.cpu05.itb.fetch_misses                      97                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                614677                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                       18185612                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           120942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      7627544                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    323973                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           171569                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    17879486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  9323                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                      546                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                695                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         6491                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles         1552                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                  614580                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 874                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         18014383                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.423414                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.667100                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               16733933     92.89%     92.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  90196      0.50%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  96906      0.54%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  94133      0.52%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 114286      0.63%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  81323      0.45%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  75101      0.42%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  81268      0.45%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 647237      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           18014383                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.017815                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.419427                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 264562                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            16803525                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  440874                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              501056                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 4356                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              19500                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 317                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              7487403                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1330                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 4356                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 430005                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles              11522201                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles       411239                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  710975                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             4935597                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              7459096                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                2000                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1470494                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              2823458                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents              1020361                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           6201604                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11337747                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        5035333                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         6302411                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             6082086                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 119518                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts             4535                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts         4553                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3135489                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            2039192                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            475066                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           46200                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          41402                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  7397512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              4493                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                10855082                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5921                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        145887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       101893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          323                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     18014383                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.602579                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.430019                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          14216652     78.92%     78.92% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           1249566      6.94%     85.85% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            683310      3.79%     89.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            368836      2.05%     91.70% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            910934      5.06%     96.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            274812      1.53%     98.28% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            144240      0.80%     99.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             79112      0.44%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             86921      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      18014383                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  4800      0.49%      0.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               55177      5.62%      6.11% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult              91257      9.29%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                  36      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     15.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               820655     83.57%     98.97% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               10081      1.03%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1873608     17.26%     17.26% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                163      0.00%     17.26% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     17.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           2126276     19.59%     36.85% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp            114758      1.06%     37.91% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.91% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           735985      6.78%     44.69% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              9041      0.08%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.77% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5533059     50.97%     95.74% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            462188      4.26%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             10855082                       # Type of FU issued
system.cpu05.iq.rate                         0.596905                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    982006                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.090465                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         23521786                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2209733                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2081620                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          17190688                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          5338341                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      5246753                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2818699                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               9018385                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          14002                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        45454                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        16264                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      3623496                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 4356                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               7250524                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles             3377599                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           7444803                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             814                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             2039192                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             475066                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts             4479                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents               129099                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents             3133102                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1876                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect         1615                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               3491                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            10850970                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5531362                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            4112                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       42798                       # number of nop insts executed
system.cpu05.iew.exec_refs                    5993390                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 302199                       # Number of branches executed
system.cpu05.iew.exec_stores                   462028                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.596679                       # Inst execution rate
system.cpu05.iew.wb_sent                      7335563                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     7328373                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 5179868                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 6373217                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.402976                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.812756                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        145562                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          4170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            3180                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     17990652                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.405622                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.545191                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     16373832     91.01%     91.01% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       339124      1.89%     92.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       244091      1.36%     94.25% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       172815      0.96%     95.22% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       104696      0.58%     95.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        92418      0.51%     96.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        81245      0.45%     96.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        76137      0.42%     97.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       506294      2.81%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     17990652                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            7297406                       # Number of instructions committed
system.cpu05.commit.committedOps              7297406                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      2452540                       # Number of memory references committed
system.cpu05.commit.loads                     1993738                       # Number of loads committed
system.cpu05.commit.membars                        11                       # Number of memory barriers committed
system.cpu05.commit.branches                   291552                       # Number of branches committed
system.cpu05.commit.fp_insts                  5233253                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 4386328                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              10023                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        41292      0.57%      0.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1824552     25.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      2121080     29.07%     54.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1993749     27.32%     93.71% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       458802      6.29%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         7297406                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              506294                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   24914001                       # The number of ROB reads
system.cpu05.rob.rob_writes                  14907043                       # The number of ROB writes
system.cpu05.timesIdled                          7632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                        171229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    2388371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   7256118                       # Number of Instructions Simulated
system.cpu05.committedOps                     7256118                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.506245                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.506245                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.399003                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.399003                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                8470935                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1461545                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 6270221                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                4684414                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  5499                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          310644                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.683734                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1451928                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          310706                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.672996                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1658781072                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.683734                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.932558                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.932558                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         5235830                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        5235830                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1223637                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1223637                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       219386                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       219386                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           12                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           10                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1443023                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1443023                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1443023                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1443023                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       777587                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       777587                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data       239404                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       239404                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            2                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data      1016991                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1016991                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data      1016991                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1016991                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data 116550939366                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total 116550939366                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data  52707492669                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total  52707492669                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        15093                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        15093                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data 169258432035                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total 169258432035                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data 169258432035                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total 169258432035                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2001224                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2001224                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       458790                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       458790                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2460014                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2460014                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2460014                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2460014                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.388556                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.388556                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.521816                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.521816                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.413409                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.413409                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.413409                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.413409                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 149887.973135                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 149887.973135                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 220161.286649                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 220161.286649                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  7546.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 166430.609548                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 166430.609548                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 166430.609548                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 166430.609548                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      8877013                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          236775                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    37.491344                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       204902                       # number of writebacks
system.cpu05.dcache.writebacks::total          204902                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       519525                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       519525                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data       177303                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total       177303                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       696828                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       696828                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       696828                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       696828                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       258062                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       258062                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        62101                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        62101                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            2                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       320163                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       320163                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       320163                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       320163                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data  51625092177                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total  51625092177                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data  15166023286                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total  15166023286                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data  66791115463                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total  66791115463                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data  66791115463                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total  66791115463                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.128952                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.128952                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.135358                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.135358                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.130147                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.130147                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.130147                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.130147                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 200049.182665                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 200049.182665                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 244215.443970                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 244215.443970                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 208615.972061                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 208615.972061                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 208615.972061                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 208615.972061                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3471                       # number of replacements
system.cpu05.icache.tags.tagsinuse         463.884031                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            610196                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3983                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          153.200100                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle      9664883820                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   463.884031                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.906023                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.906023                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          204                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1233109                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1233109                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       610196                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        610196                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       610196                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         610196                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       610196                       # number of overall hits
system.cpu05.icache.overall_hits::total        610196                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         4367                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4367                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         4367                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4367                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         4367                       # number of overall misses
system.cpu05.icache.overall_misses::total         4367                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst    405305043                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total    405305043                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst    405305043                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total    405305043                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst    405305043                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total    405305043                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       614563                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       614563                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       614563                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       614563                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       614563                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       614563                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007106                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007106                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007106                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007106                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007106                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007106                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 92810.863980                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 92810.863980                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 92810.863980                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 92810.863980                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 92810.863980                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 92810.863980                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3471                       # number of writebacks
system.cpu05.icache.writebacks::total            3471                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          384                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          384                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          384                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          384                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          384                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          384                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         3983                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         3983                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         3983                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         3983                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         3983                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         3983                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst    361671180                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total    361671180                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst    361671180                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total    361671180                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst    361671180                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total    361671180                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.006481                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.006481                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.006481                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.006481                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.006481                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.006481                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 90803.710771                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 90803.710771                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 90803.710771                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 90803.710771                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 90803.710771                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 90803.710771                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                333983                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          298140                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            3714                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             215639                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165100                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           76.563145                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 12636                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5573927                       # DTB read hits
system.cpu06.dtb.read_misses                     8189                       # DTB read misses
system.cpu06.dtb.read_acv                           4                       # DTB read access violations
system.cpu06.dtb.read_accesses                5582116                       # DTB read accesses
system.cpu06.dtb.write_hits                    462890                       # DTB write hits
system.cpu06.dtb.write_misses                    1008                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                463898                       # DTB write accesses
system.cpu06.dtb.data_hits                    6036817                       # DTB hits
system.cpu06.dtb.data_misses                     9197                       # DTB misses
system.cpu06.dtb.data_acv                           4                       # DTB access violations
system.cpu06.dtb.data_accesses                6046014                       # DTB accesses
system.cpu06.itb.fetch_hits                    625585                       # ITB hits
system.cpu06.itb.fetch_misses                      94                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                625679                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                       18218537                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           112169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      7729055                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    333983                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           177736                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    17886466                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 10489                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                712                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         4491                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles         1539                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                  625585                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 954                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         18010631                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.429138                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.676837                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               16710547     92.78%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  92124      0.51%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 100449      0.56%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  94911      0.53%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 117229      0.65%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  80684      0.45%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  77969      0.43%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  82594      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 654124      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           18010631                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.018332                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.424241                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 268891                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            16783485                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  445110                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              508171                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 4964                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              20550                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 293                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              7571132                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1106                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 4964                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 438295                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles              11660458                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles       344910                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  719397                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             4842597                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              7538731                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                1614                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1460621                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              2775930                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents               985640                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           6258432                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11445799                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        5132692                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         6313104                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             6112381                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 146051                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts             4509                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts         4531                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3169985                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            2065349                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            482104                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           46174                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          39222                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  7473405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              4457                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                10944605                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            4656                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        181906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       127717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          448                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     18010631                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.607675                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.436270                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          14190345     78.79%     78.79% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           1247536      6.93%     85.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            687110      3.82%     89.53% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            382960      2.13%     91.66% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            913313      5.07%     96.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            275458      1.53%     98.26% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            144904      0.80%     99.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             78037      0.43%     99.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             90968      0.51%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      18010631                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  6060      0.61%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               55136      5.58%      6.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult              91819      9.30%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                  14      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     15.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               825305     83.58%     99.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                9091      0.92%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1908676     17.44%     17.44% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                172      0.00%     17.44% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     17.44% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           2130408     19.47%     36.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp            114756      1.05%     37.95% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.95% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           733585      6.70%     44.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              9038      0.08%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.74% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5583931     51.02%     95.76% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            464035      4.24%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             10944605                       # Type of FU issued
system.cpu06.iq.rate                         0.600740                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                    987425                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.090220                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23629255                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2283233                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2129012                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          17262667                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          5376719                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      5257268                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2876107                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               9055919                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          13935                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        55387                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores        22203                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      3652181                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 4964                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               7120253                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles             3643554                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           7520909                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             936                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             2065349                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             482104                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts             4443                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents               124057                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents             3408675                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         2080                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect         1648                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               3728                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            10940280                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5582138                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            4325                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       43047                       # number of nop insts executed
system.cpu06.iew.exec_refs                    6046036                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 309050                       # Number of branches executed
system.cpu06.iew.exec_stores                   463898                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.600503                       # Inst execution rate
system.cpu06.iew.wb_sent                      7396585                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     7386280                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5215850                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 6428091                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.405427                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.811415                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        181078                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          4009                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            3434                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     17982745                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.408020                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.546794                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     16347084     90.90%     90.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       351081      1.95%     92.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       244505      1.36%     94.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       170430      0.95%     95.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       112057      0.62%     95.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        92638      0.52%     96.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        83234      0.46%     96.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        78620      0.44%     97.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       503096      2.80%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     17982745                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            7337311                       # Number of instructions committed
system.cpu06.commit.committedOps              7337311                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      2469863                       # Number of memory references committed
system.cpu06.commit.loads                     2009962                       # Number of loads committed
system.cpu06.commit.membars                        11                       # Number of memory barriers committed
system.cpu06.commit.branches                   295803                       # Number of branches committed
system.cpu06.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 4424806                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               9701                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        41359      0.56%      0.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1846693     25.17%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           161      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2009973     27.39%     93.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       459901      6.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         7337311                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              503096                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   24980124                       # The number of ROB reads
system.cpu06.rob.rob_writes                  15062402                       # The number of ROB writes
system.cpu06.timesIdled                          6704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                        207906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    2348704                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   7295956                       # Number of Instructions Simulated
system.cpu06.committedOps                     7295956                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.497073                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.497073                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.400469                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.400469                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                8576233                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1496865                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 6273141                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                4692396                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  7011                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          315273                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.563645                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1465096                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          315335                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.646157                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1658984247                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.563645                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.930682                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.930682                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5286443                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5286443                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1233971                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1233971                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       224811                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       224811                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           12                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           10                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1458782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1458782                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1458782                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1458782                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       788512                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       788512                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       235078                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       235078                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            2                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data      1023590                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1023590                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data      1023590                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1023590                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data 118864234188                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total 118864234188                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data  52003528680                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total  52003528680                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        15093                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        15093                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data 170867762868                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total 170867762868                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data 170867762868                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total 170867762868                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      2022483                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      2022483                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       459889                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       459889                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2482372                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2482372                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2482372                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2482372                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.389873                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.389873                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.511162                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.511162                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.412344                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.412344                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.412344                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.412344                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 150744.990803                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 150744.990803                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 221218.185794                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 221218.185794                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  7546.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 166929.886838                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 166929.886838                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 166929.886838                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 166929.886838                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      8870855                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          240109                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    36.945117                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       209030                       # number of writebacks
system.cpu06.dcache.writebacks::total          209030                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       525057                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       525057                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data       173201                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total       173201                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       698258                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       698258                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       698258                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       698258                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       263455                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       263455                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        61877                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        61877                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       325332                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       325332                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       325332                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       325332                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data  51871883625                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total  51871883625                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data  14875819131                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total  14875819131                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  66747702756                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  66747702756                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  66747702756                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  66747702756                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.130263                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.130263                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.134548                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.134548                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.131057                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.131057                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.131057                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.131057                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 196890.867985                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 196890.867985                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 240409.508072                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 240409.508072                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 205167.959979                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 205167.959979                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 205167.959979                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 205167.959979                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3125                       # number of replacements
system.cpu06.icache.tags.tagsinuse         463.163638                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            621502                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3637                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          170.883145                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle     12544869708                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   463.163638                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.904616                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.904616                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1254769                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1254769                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       621502                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        621502                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       621502                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         621502                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       621502                       # number of overall hits
system.cpu06.icache.overall_hits::total        621502                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4064                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4064                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4064                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4064                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4064                       # number of overall misses
system.cpu06.icache.overall_misses::total         4064                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst    465609711                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total    465609711                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst    465609711                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total    465609711                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst    465609711                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total    465609711                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       625566                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       625566                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       625566                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       625566                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       625566                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       625566                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.006497                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006497                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.006497                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006497                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.006497                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006497                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 114569.318652                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 114569.318652                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 114569.318652                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 114569.318652                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 114569.318652                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 114569.318652                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3125                       # number of writebacks
system.cpu06.icache.writebacks::total            3125                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          427                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          427                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          427                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          427                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          427                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          427                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         3637                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         3637                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         3637                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         3637                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         3637                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         3637                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst    410964924                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total    410964924                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst    410964924                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total    410964924                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst    410964924                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total    410964924                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.005814                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.005814                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.005814                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.005814                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.005814                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.005814                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 112995.579874                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 112995.579874                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 112995.579874                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 112995.579874                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 112995.579874                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 112995.579874                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                332617                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          297288                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            3629                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             237603                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                164645                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           69.294159                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 12421                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    5576776                       # DTB read hits
system.cpu07.dtb.read_misses                     8225                       # DTB read misses
system.cpu07.dtb.read_acv                           6                       # DTB read access violations
system.cpu07.dtb.read_accesses                5585001                       # DTB read accesses
system.cpu07.dtb.write_hits                    462678                       # DTB write hits
system.cpu07.dtb.write_misses                    1084                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                463762                       # DTB write accesses
system.cpu07.dtb.data_hits                    6039454                       # DTB hits
system.cpu07.dtb.data_misses                     9309                       # DTB misses
system.cpu07.dtb.data_acv                           6                       # DTB access violations
system.cpu07.dtb.data_accesses                6048763                       # DTB accesses
system.cpu07.itb.fetch_hits                    624264                       # ITB hits
system.cpu07.itb.fetch_misses                      93                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                624357                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                       18153474                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           109078                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      7718068                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    332617                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           177066                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    17828225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 10317                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         4133                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles         1594                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                  624264                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 930                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         17948618                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.430009                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.678321                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               16649699     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  93009      0.52%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  99539      0.55%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  94559      0.53%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 118710      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  80733      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  75794      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  83565      0.47%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 653010      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           17948618                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.018322                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.425157                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 267560                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            16724351                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  442868                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              508952                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 4877                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              20427                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 289                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              7561988                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1112                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 4877                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 435455                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles              11506893                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles       351520                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  717692                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             4932171                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              7530780                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                2536                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1505874                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              2854308                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents              1000542                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           6251596                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11433723                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        5123991                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         6309729                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             6113065                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 138531                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             4560                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts         4576                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3181020                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            2064426                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            482162                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           45929                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          39941                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  7468067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              4518                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                10946441                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            4671                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        175660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       121308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          452                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     17948618                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.609877                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.437369                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          14132188     78.74%     78.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           1240719      6.91%     85.65% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            688055      3.83%     89.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            373271      2.08%     91.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            925227      5.15%     96.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            278098      1.55%     98.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            146611      0.82%     99.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             76857      0.43%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             87592      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      17948618                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5114      0.52%      0.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               55519      5.62%      6.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult              91340      9.24%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   4      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     15.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               826822     83.67%     99.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                9414      0.95%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1907789     17.43%     17.43% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                172      0.00%     17.43% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     17.43% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           2130308     19.46%     36.89% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp            114746      1.05%     37.94% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.94% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           733735      6.70%     44.64% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9034      0.08%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.72% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5586742     51.04%     95.76% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            463911      4.24%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             10946441                       # Type of FU issued
system.cpu07.iq.rate                         0.602994                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                    988213                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.090277                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         23554964                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2275466                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2128137                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          17279420                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          5372969                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      5256280                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2869041                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               9065609                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          13979                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        54293                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores        22204                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      3655752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 4877                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               7023900                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles             3571441                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           7515345                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts            1107                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             2064426                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             482162                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts             4504                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents               115814                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents             3343367                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          193                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         2007                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect         1602                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               3609                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            10941853                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5585035                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            4588                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       42760                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6048797                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 308758                       # Number of branches executed
system.cpu07.iew.exec_stores                   463762                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.602742                       # Inst execution rate
system.cpu07.iew.wb_sent                      7394680                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     7384417                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 5196502                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 6396164                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.406777                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.812440                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        174697                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          4066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            3348                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     17921406                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.409467                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.551794                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     16294332     90.92%     90.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       344319      1.92%     92.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       242908      1.36%     94.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       171320      0.96%     95.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       108112      0.60%     95.76% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        94551      0.53%     96.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        81883      0.46%     96.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        74221      0.41%     97.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       509760      2.84%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     17921406                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            7338223                       # Number of instructions committed
system.cpu07.commit.committedOps              7338223                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      2470091                       # Number of memory references committed
system.cpu07.commit.loads                     2010133                       # Number of loads committed
system.cpu07.commit.membars                        11                       # Number of memory barriers committed
system.cpu07.commit.branches                   296088                       # Number of branches committed
system.cpu07.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 4425661                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               9815                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        41302      0.56%      0.56% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1847434     25.18%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2010144     27.39%     93.73% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       459958      6.27%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         7338223                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              509760                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   24906756                       # The number of ROB reads
system.cpu07.rob.rob_writes                  15050630                       # The number of ROB writes
system.cpu07.timesIdled                          6810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                        204856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    2412184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   7296925                       # Number of Instructions Simulated
system.cpu07.committedOps                     7296925                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.487825                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.487825                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.401957                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.401957                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                8577809                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1496379                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 6272442                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                4691428                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  7715                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          311750                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.582727                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1464338                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          311812                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.696221                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1659542688                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.582727                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.930980                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.930980                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5281391                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5281391                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1234329                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1234329                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       221602                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       221602                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           11                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1455931                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1455931                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1455931                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1455931                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       787077                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       787077                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       238344                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       238344                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            1                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data      1025421                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1025421                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data      1025421                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1025421                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data 118781979660                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total 118781979660                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data  52039875186                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total  52039875186                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data 170821854846                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total 170821854846                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data 170821854846                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total 170821854846                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2021406                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2021406                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       459946                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       459946                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2481352                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2481352                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2481352                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2481352                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.389371                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.389371                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.518200                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.518200                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.413251                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.413251                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.413251                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.413251                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 150915.322973                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 150915.322973                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 218339.354823                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 218339.354823                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         9288                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 166587.045561                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 166587.045561                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 166587.045561                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 166587.045561                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      8821217                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          238018                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    37.061134                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       205889                       # number of writebacks
system.cpu07.dcache.writebacks::total          205889                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       525905                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       525905                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data       176377                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total       176377                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       702282                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       702282                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       702282                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       702282                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       261172                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       261172                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        61967                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        61967                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       323139                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       323139                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       323139                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       323139                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data  51635079099                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total  51635079099                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data  14862056373                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total  14862056373                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  66497135472                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  66497135472                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  66497135472                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  66497135472                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.129203                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.129203                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.134727                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.134727                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.130227                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.130227                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.130227                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.130227                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 197705.263577                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 197705.263577                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 239838.242500                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 239838.242500                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 205784.926833                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 205784.926833                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 205784.926833                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 205784.926833                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3092                       # number of replacements
system.cpu07.icache.tags.tagsinuse         463.251698                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            620221                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3604                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          172.092397                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle     12544869708                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   463.251698                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.904788                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.904788                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1252102                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1252102                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       620221                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        620221                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       620221                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         620221                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       620221                       # number of overall hits
system.cpu07.icache.overall_hits::total        620221                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         4028                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4028                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         4028                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4028                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         4028                       # number of overall misses
system.cpu07.icache.overall_misses::total         4028                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst    458466079                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total    458466079                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst    458466079                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total    458466079                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst    458466079                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total    458466079                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       624249                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       624249                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       624249                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       624249                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       624249                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       624249                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006453                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006453                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006453                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006453                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006453                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006453                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 113819.781281                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 113819.781281                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 113819.781281                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 113819.781281                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 113819.781281                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 113819.781281                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3092                       # number of writebacks
system.cpu07.icache.writebacks::total            3092                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          424                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          424                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          424                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          424                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          424                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         3604                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         3604                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         3604                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         3604                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         3604                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         3604                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst    401803474                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total    401803474                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst    401803474                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total    401803474                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst    401803474                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total    401803474                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.005773                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.005773                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.005773                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.005773                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.005773                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.005773                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 111488.200333                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 111488.200333                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 111488.200333                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 111488.200333                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 111488.200333                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 111488.200333                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                328498                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          293154                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            3695                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             225657                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                161220                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           71.444715                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 12381                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            27                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             27                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    5534544                       # DTB read hits
system.cpu08.dtb.read_misses                     5487                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                5540031                       # DTB read accesses
system.cpu08.dtb.write_hits                    461556                       # DTB write hits
system.cpu08.dtb.write_misses                     618                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                462174                       # DTB write accesses
system.cpu08.dtb.data_hits                    5996100                       # DTB hits
system.cpu08.dtb.data_misses                     6105                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                6002205                       # DTB accesses
system.cpu08.itb.fetch_hits                    619257                       # ITB hits
system.cpu08.itb.fetch_misses                      90                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                619347                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                       18237972                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           129395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      7681221                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    328498                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           173601                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    17899631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  9835                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.TlbCycles                        5                       # Number of cycles fetch has spent waiting for tlb
system.cpu08.fetch.MiscStallCycles                439                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         6038                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles         1019                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                  619257                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 912                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         18041454                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.425754                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.672322                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               16752099     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  93107      0.52%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  97695      0.54%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  94383      0.52%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 112677      0.62%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  79998      0.44%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  75291      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82501      0.46%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 653703      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           18041454                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.018012                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.421166                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 269854                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            16818669                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  449112                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              499179                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 4630                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              20623                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 302                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              7536140                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1146                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 4630                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 436125                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles              11505758                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles       429710                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  715441                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             4949780                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              7506831                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                2059                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1480805                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              2825951                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents              1039395                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           6244509                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11413681                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        5091193                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         6322485                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             6118347                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 126162                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts             4587                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts         4598                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3132129                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2051242                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            475261                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           45817                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          36879                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  7442212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              4550                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                10893789                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5842                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        149577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       108282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          392                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     18041454                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.603820                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.435234                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          14252581     79.00%     79.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           1228511      6.81%     85.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            688014      3.81%     89.62% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            370330      2.05%     91.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            910054      5.04%     96.72% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            275966      1.53%     98.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            145260      0.81%     99.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             79250      0.44%     99.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             91488      0.51%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      18041454                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5733      0.59%      0.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               55101      5.62%      6.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult              91475      9.34%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     15.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               817423     83.44%     98.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                9978      1.02%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1895653     17.40%     17.40% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                172      0.00%     17.40% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     17.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           2132678     19.58%     36.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp            114750      1.05%     38.03% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     38.03% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           737212      6.77%     44.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9038      0.08%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.88% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            5541935     50.87%     95.76% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            462347      4.24%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             10893789                       # Type of FU issued
system.cpu08.iq.rate                         0.597314                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    979710                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.089933                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         23607948                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2240456                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2107978                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          17206636                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          5356072                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      5261250                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2848796                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               9024699                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          14020                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        46225                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores        15973                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      3619490                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 4630                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               7408550                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles             3158910                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           7489494                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts            1209                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2051242                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             475261                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts             4536                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents               123829                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents             2919584                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         1994                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect         1674                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               3668                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            10889306                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             5540043                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            4483                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       42732                       # number of nop insts executed
system.cpu08.iew.exec_refs                    6002217                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 305883                       # Number of branches executed
system.cpu08.iew.exec_stores                   462174                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.597068                       # Inst execution rate
system.cpu08.iew.wb_sent                      7376276                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     7369228                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5204749                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6398534                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.404060                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813428                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        148925                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          4158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            3408                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     18017505                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.407297                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.547135                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     16380859     90.92%     90.92% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       358254      1.99%     92.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       241299      1.34%     94.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       165965      0.92%     95.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       113797      0.63%     95.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        92677      0.51%     96.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        82288      0.46%     96.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        71498      0.40%     97.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       510868      2.84%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     18017505                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            7338478                       # Number of instructions committed
system.cpu08.commit.committedOps              7338478                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      2464305                       # Number of memory references committed
system.cpu08.commit.loads                     2005017                       # Number of loads committed
system.cpu08.commit.membars                        11                       # Number of memory barriers committed
system.cpu08.commit.branches                   295413                       # Number of branches committed
system.cpu08.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 4418006                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              10000                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        41297      0.56%      0.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1845749     25.15%     25.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      2127820     29.00%     54.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp       114677      1.56%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2005028     27.32%     93.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       459288      6.26%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         7338478                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              510868                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   24980221                       # The number of ROB reads
system.cpu08.rob.rob_writes                  14996250                       # The number of ROB writes
system.cpu08.timesIdled                          7971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                        196518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    2336556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   7297185                       # Number of Instructions Simulated
system.cpu08.committedOps                     7297185                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.499316                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.499316                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.400109                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.400109                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                8517258                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1483703                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 6285880                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                4699012                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  5521                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          311034                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.564952                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1464883                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          311096                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            4.708781                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1659403368                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.564952                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.930702                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.930702                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         5260210                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        5260210                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1235881                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1235881                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       220427                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       220427                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           12                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           11                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1456308                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1456308                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1456308                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1456308                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       776843                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       776843                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data       238849                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       238849                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            1                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data      1015692                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1015692                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data      1015692                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1015692                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data 118092192408                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total 118092192408                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data  51846958526                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total  51846958526                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        18576                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data 169939150934                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total 169939150934                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data 169939150934                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total 169939150934                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2012724                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2012724                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       459276                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       459276                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2472000                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2472000                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2472000                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2472000                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.385966                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.385966                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.520055                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.520055                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.410879                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.410879                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.410879                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.410879                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 152015.519749                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 152015.519749                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 217070.025522                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 217070.025522                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         9288                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 167313.664904                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 167313.664904                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 167313.664904                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 167313.664904                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      8909430                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          236282                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    37.706766                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       199651                       # number of writebacks
system.cpu08.dcache.writebacks::total          199651                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       518786                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       518786                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data       176567                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total       176567                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       695353                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       695353                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       695353                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       695353                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       258057                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       258057                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        62282                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        62282                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       320339                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       320339                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       320339                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       320339                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data  51598375245                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total  51598375245                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data  15172045307                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total  15172045307                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  66770420552                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  66770420552                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  66770420552                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  66770420552                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.128213                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.128213                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.135609                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.135609                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.129587                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.129587                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.129587                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.129587                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 199949.527604                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 199949.527604                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 243602.410118                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 243602.410118                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 208436.751541                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 208436.751541                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 208436.751541                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 208436.751541                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3620                       # number of replacements
system.cpu08.icache.tags.tagsinuse         462.512873                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            614701                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4132                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          148.765973                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle     17857872738                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   462.512873                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.903345                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.903345                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1242624                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1242624                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       614701                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        614701                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       614701                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         614701                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       614701                       # number of overall hits
system.cpu08.icache.overall_hits::total        614701                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4545                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4545                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4545                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4545                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4545                       # number of overall misses
system.cpu08.icache.overall_misses::total         4545                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst    459129021                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total    459129021                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst    459129021                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total    459129021                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst    459129021                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total    459129021                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       619246                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       619246                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       619246                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       619246                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       619246                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       619246                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.007340                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007340                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.007340                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007340                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.007340                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007340                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 101018.486469                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 101018.486469                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 101018.486469                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 101018.486469                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 101018.486469                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 101018.486469                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3620                       # number of writebacks
system.cpu08.icache.writebacks::total            3620                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          413                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          413                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          413                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          413                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          413                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          413                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         4132                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         4132                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         4132                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         4132                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         4132                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         4132                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst    407558562                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total    407558562                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst    407558562                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total    407558562                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst    407558562                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total    407558562                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006673                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006673                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006673                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006673                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006673                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006673                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 98634.695547                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 98634.695547                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 98634.695547                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 98634.695547                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 98634.695547                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 98634.695547                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                323393                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          289377                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            3474                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             212992                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                159059                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           74.678392                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 12269                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5494178                       # DTB read hits
system.cpu09.dtb.read_misses                     5651                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5499829                       # DTB read accesses
system.cpu09.dtb.write_hits                    461634                       # DTB write hits
system.cpu09.dtb.write_misses                     611                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                462245                       # DTB write accesses
system.cpu09.dtb.data_hits                    5955812                       # DTB hits
system.cpu09.dtb.data_misses                     6262                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                5962074                       # DTB accesses
system.cpu09.itb.fetch_hits                    614473                       # ITB hits
system.cpu09.itb.fetch_misses                      98                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                614571                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                       18095108                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           129364                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      7624456                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    323393                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           171328                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    17774974                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  9327                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                       88                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.MiscStallCycles                703                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         6077                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles         2664                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                  614473                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 882                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         17918543                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.425506                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.671310                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               16639713     92.86%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  89571      0.50%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  96424      0.54%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  94408      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 113710      0.63%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  81196      0.45%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  74401      0.42%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  81373      0.45%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 647747      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           17918543                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.017872                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.421355                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 270047                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            16702367                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  444023                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              497731                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 4365                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              19507                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 310                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              7485131                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1302                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 4365                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 435342                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles              11442121                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles       427533                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  712302                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             4896870                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              7456397                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                2877                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1450932                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              2834065                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents               978335                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           6199152                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11333383                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        5032199                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         6301181                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             6082254                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 116898                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts             4574                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts         4588                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3108200                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2038697                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            475155                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           44737                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          35945                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  7394707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              4532                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                10823148                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5345                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        142861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        98235                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          348                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     17918543                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.604019                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.434616                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          14145434     78.94%     78.94% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           1237084      6.90%     85.85% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            676051      3.77%     89.62% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            366318      2.04%     91.66% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            904076      5.05%     96.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            276554      1.54%     98.25% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            144585      0.81%     99.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             79104      0.44%     99.50% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             89337      0.50%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      17918543                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  5194      0.53%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               55655      5.69%      6.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult              90618      9.27%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                  47      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     15.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               815834     83.43%     98.92% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               10554      1.08%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1873263     17.31%     17.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                169      0.00%     17.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     17.31% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           2126093     19.64%     36.95% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp            114757      1.06%     38.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     38.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           735746      6.80%     44.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              9039      0.08%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.90% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5501677     50.83%     95.73% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            462400      4.27%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             10823148                       # Type of FU issued
system.cpu09.iq.rate                         0.598126                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    977902                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.090353                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23400240                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2206081                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2081546                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          17147846                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          5336195                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      5246114                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2805070                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               8995976                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          13984                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        44917                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores        16317                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      3590943                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 4365                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               7236333                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles             3304342                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           7442061                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             759                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2038697                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             475155                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts             4518                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents               125508                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents             3063718                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          178                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1803                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1673                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               3476                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            10818793                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5499829                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            4355                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       42822                       # number of nop insts executed
system.cpu09.iew.exec_refs                    5962074                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 302151                       # Number of branches executed
system.cpu09.iew.exec_stores                   462245                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.597885                       # Inst execution rate
system.cpu09.iew.wb_sent                      7334746                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     7327660                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 5183597                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 6376703                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.404953                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.812896                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        142138                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          4184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            3176                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     17895281                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.407798                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.550728                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16283079     90.99%     90.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       337733      1.89%     92.88% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       241877      1.35%     94.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       171847      0.96%     95.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       102859      0.57%     95.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        92341      0.52%     96.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        80956      0.45%     96.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        74965      0.42%     97.15% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       509624      2.85%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     17895281                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            7297652                       # Number of instructions committed
system.cpu09.commit.committedOps              7297652                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2452618                       # Number of memory references committed
system.cpu09.commit.loads                     1993780                       # Number of loads committed
system.cpu09.commit.membars                        11                       # Number of memory barriers committed
system.cpu09.commit.branches                   291622                       # Number of branches committed
system.cpu09.commit.fp_insts                  5233275                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 4386560                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              10051                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        41278      0.57%      0.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1824734     25.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      2121080     29.07%     54.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1993791     27.32%     93.71% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       458838      6.29%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         7297652                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              509624                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   24811914                       # The number of ROB reads
system.cpu09.rob.rob_writes                  14900254                       # The number of ROB writes
system.cpu09.timesIdled                          7774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                        176565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    2479239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   7256378                       # Number of Instructions Simulated
system.cpu09.committedOps                     7256378                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.493683                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.493683                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.401013                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.401013                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                8439359                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1461528                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 6269217                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                4683622                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  6248                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          307828                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.410647                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1453342                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          307889                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.720344                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1659361572                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.410647                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.928291                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.928291                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5233799                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5233799                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1222988                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1222988                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       221479                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       221479                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           12                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           11                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1444467                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1444467                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1444467                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1444467                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       778220                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       778220                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       237347                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       237347                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            1                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data      1015567                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1015567                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data      1015567                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1015567                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data 117886514292                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total 117886514292                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data  51982827406                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total  51982827406                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        18576                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data 169869341698                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total 169869341698                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data 169869341698                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total 169869341698                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2001208                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2001208                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       458826                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       458826                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      2460034                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2460034                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      2460034                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2460034                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.388875                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.388875                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.517292                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.517292                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.412826                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.412826                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.412826                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.412826                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 151482.247041                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 151482.247041                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 219016.155275                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 219016.155275                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 167265.519358                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 167265.519358                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 167265.519358                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 167265.519358                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      8869870                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          235485                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    37.666391                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       194884                       # number of writebacks
system.cpu09.dcache.writebacks::total          194884                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       521969                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       521969                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data       175710                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total       175710                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       697679                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       697679                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       697679                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       697679                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       256251                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       256251                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        61637                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        61637                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       317888                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       317888                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       317888                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       317888                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data  51577454025                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total  51577454025                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data  14885799056                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total  14885799056                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  66463253081                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  66463253081                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  66463253081                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  66463253081                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.128048                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.128048                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.134336                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.134336                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.129221                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.129221                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.129221                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.129221                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 201277.083894                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 201277.083894                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 241507.520742                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 241507.520742                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 209077.577892                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 209077.577892                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 209077.577892                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 209077.577892                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3462                       # number of replacements
system.cpu09.icache.tags.tagsinuse         462.912197                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            610083                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3974                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          153.518621                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle      9665020818                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   462.912197                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.904125                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.904125                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1232868                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1232868                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       610083                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        610083                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       610083                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         610083                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       610083                       # number of overall hits
system.cpu09.icache.overall_hits::total        610083                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         4364                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4364                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         4364                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4364                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         4364                       # number of overall misses
system.cpu09.icache.overall_misses::total         4364                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst    429631460                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total    429631460                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst    429631460                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total    429631460                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst    429631460                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total    429631460                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       614447                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       614447                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       614447                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       614447                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       614447                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       614447                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.007102                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007102                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.007102                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007102                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.007102                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007102                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 98449.005500                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 98449.005500                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 98449.005500                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 98449.005500                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 98449.005500                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 98449.005500                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3462                       # number of writebacks
system.cpu09.icache.writebacks::total            3462                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          390                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          390                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          390                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          390                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          390                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          390                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         3974                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         3974                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         3974                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         3974                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         3974                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         3974                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst    380578049                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total    380578049                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst    380578049                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total    380578049                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst    380578049                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total    380578049                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.006468                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.006468                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.006468                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.006468                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.006468                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.006468                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 95766.997735                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 95766.997735                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 95766.997735                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 95766.997735                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 95766.997735                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 95766.997735                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                334994                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          298989                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            3687                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             227133                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165178                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           72.723030                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 12736                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    5540147                       # DTB read hits
system.cpu10.dtb.read_misses                     8473                       # DTB read misses
system.cpu10.dtb.read_acv                           1                       # DTB read access violations
system.cpu10.dtb.read_accesses                5548620                       # DTB read accesses
system.cpu10.dtb.write_hits                    462816                       # DTB write hits
system.cpu10.dtb.write_misses                    1039                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                463855                       # DTB write accesses
system.cpu10.dtb.data_hits                    6002963                       # DTB hits
system.cpu10.dtb.data_misses                     9512                       # DTB misses
system.cpu10.dtb.data_acv                           1                       # DTB access violations
system.cpu10.dtb.data_accesses                6012475                       # DTB accesses
system.cpu10.itb.fetch_hits                    626101                       # ITB hits
system.cpu10.itb.fetch_misses                      90                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                626191                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                       18194824                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           108771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      7736321                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    334994                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           177914                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    17884818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 10529                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.TlbCycles                        6                       # Number of cycles fetch has spent waiting for tlb
system.cpu10.fetch.MiscStallCycles                729                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         4311                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles         2496                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                  626101                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 935                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu10.fetch.rateDist::samples         18006405                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.429643                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.677700                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               16704797     92.77%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  92140      0.51%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 101445      0.56%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  94618      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 116973      0.65%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  80820      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78554      0.44%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  82343      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 654715      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           18006405                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.018411                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.425194                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 267973                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            16779232                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  446138                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              508069                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 4983                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              20828                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 292                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              7580330                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1073                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 4983                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 436509                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles              11684677                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles       341469                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  720915                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             4817842                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              7548475                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                2811                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1459145                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              2760204                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents               984988                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           6266528                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11459287                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        5143128                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         6316156                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             6113785                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 152743                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts             4573                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts         4599                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3159952                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            2066878                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            482272                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46228                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          39335                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  7482157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              4523                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                10915382                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            4573                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        188732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       133593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          397                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     18006405                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.606194                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.434638                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          14195383     78.84%     78.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           1245482      6.92%     85.75% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            684912      3.80%     89.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            384159      2.13%     91.69% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            905646      5.03%     96.72% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            276981      1.54%     98.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            146730      0.81%     99.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             77166      0.43%     99.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             89946      0.50%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      18006405                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  5981      0.61%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               56196      5.74%      6.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      6.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      6.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult              89501      9.14%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                  20      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     15.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               818381     83.58%     99.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                9046      0.92%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1912410     17.52%     17.52% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                174      0.00%     17.52% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     17.52% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           2130828     19.52%     37.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp            114751      1.05%     38.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     38.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           733762      6.72%     44.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              9042      0.08%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.90% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5550431     50.85%     95.75% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            463980      4.25%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             10915382                       # Type of FU issued
system.cpu10.iq.rate                         0.599917                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    979125                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.089701                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         23603271                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2293862                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2133197                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          17217596                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          5381740                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      5258396                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2863617                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               9030886                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          13969                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        56565                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        22251                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      3616278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 4983                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               7049331                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles             3742898                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           7529741                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             912                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             2066878                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             482272                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts             4509                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents               122695                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents             3509032                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          193                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         2118                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect         1626                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               3744                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            10910845                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5548637                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            4537                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       43061                       # number of nop insts executed
system.cpu10.iew.exec_refs                    6012492                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 310007                       # Number of branches executed
system.cpu10.iew.exec_stores                   463855                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.599668                       # Inst execution rate
system.cpu10.iew.wb_sent                      7402296                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     7391593                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5213452                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 6421982                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.406247                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.811814                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        187961                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          4126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            3406                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     17977506                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.408243                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.547796                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     16342621     90.91%     90.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       350448      1.95%     92.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       244624      1.36%     94.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       171108      0.95%     95.17% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       111400      0.62%     95.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        91513      0.51%     96.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        82290      0.46%     96.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        78755      0.44%     97.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       504747      2.81%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     17977506                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            7339186                       # Number of instructions committed
system.cpu10.commit.committedOps              7339186                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2470334                       # Number of memory references committed
system.cpu10.commit.loads                     2010313                       # Number of loads committed
system.cpu10.commit.membars                        11                       # Number of memory barriers committed
system.cpu10.commit.branches                   296388                       # Number of branches committed
system.cpu10.commit.fp_insts                  5240814                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 4426564                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               9935                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        41242      0.56%      0.56% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1848214     25.18%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           161      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2010324     27.39%     93.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       460021      6.27%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         7339186                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              504747                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   24981446                       # The number of ROB reads
system.cpu10.rob.rob_writes                  15080721                       # The number of ROB writes
system.cpu10.timesIdled                          6721                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                        188419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    2371412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   7297948                       # Number of Instructions Simulated
system.cpu10.committedOps                     7297948                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.493142                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.493142                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.401100                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.401100                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                8547092                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1500357                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 6274056                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                4693692                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  7538                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          312931                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.379915                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1470296                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          312992                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.697551                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1659441681                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.379915                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.927811                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.927811                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5286350                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5286350                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1237916                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1237916                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       225813                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       225813                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           12                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           11                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1463729                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1463729                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1463729                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1463729                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       785449                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       785449                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       234196                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       234196                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            1                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data      1019645                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1019645                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data      1019645                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1019645                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data 119019896424                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 119019896424                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data  52246570211                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  52246570211                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data 171266466635                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 171266466635                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data 171266466635                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 171266466635                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      2023365                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      2023365                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       460009                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       460009                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2483374                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2483374                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2483374                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2483374                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.388189                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.388189                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.509112                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.509112                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.410589                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.410589                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.410589                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.410589                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 151531.030562                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 151531.030562                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 223089.080134                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 223089.080134                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 167966.759642                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 167966.759642                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 167966.759642                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 167966.759642                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      8815247                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          238386                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    36.978879                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       200844                       # number of writebacks
system.cpu10.dcache.writebacks::total          200844                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       523465                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       523465                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data       172666                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       172666                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       696131                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       696131                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       696131                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       696131                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       261984                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       261984                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        61530                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        61530                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       323514                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       323514                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       323514                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       323514                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data  51742066410                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  51742066410                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data  14880113155                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  14880113155                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  66622179565                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  66622179565                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  66622179565                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  66622179565                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.129479                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.129479                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.133758                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.133758                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.130272                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.130272                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.130272                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.130272                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 197500.864213                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 197500.864213                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 241835.091094                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 241835.091094                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 205932.910369                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 205932.910369                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 205932.910369                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 205932.910369                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3126                       # number of replacements
system.cpu10.icache.tags.tagsinuse         462.411917                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            622018                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3638                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          170.978010                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle     12544869708                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   462.411917                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.903148                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.903148                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1255798                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1255798                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       622018                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        622018                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       622018                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         622018                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       622018                       # number of overall hits
system.cpu10.icache.overall_hits::total        622018                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4062                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4062                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4062                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4062                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4062                       # number of overall misses
system.cpu10.icache.overall_misses::total         4062                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst    435601302                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total    435601302                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst    435601302                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total    435601302                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst    435601302                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total    435601302                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       626080                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       626080                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       626080                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       626080                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       626080                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       626080                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.006488                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006488                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.006488                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006488                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.006488                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006488                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 107238.134417                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 107238.134417                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 107238.134417                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 107238.134417                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 107238.134417                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 107238.134417                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3126                       # number of writebacks
system.cpu10.icache.writebacks::total            3126                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          424                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          424                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          424                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          424                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          424                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         3638                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         3638                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         3638                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         3638                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         3638                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         3638                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst    381348933                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total    381348933                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst    381348933                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total    381348933                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst    381348933                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total    381348933                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.005811                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.005811                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.005811                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.005811                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.005811                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.005811                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 104823.785871                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 104823.785871                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 104823.785871                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 104823.785871                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 104823.785871                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 104823.785871                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                333206                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          297650                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            3596                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             239095                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                164969                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           68.997261                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 12506                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    5560827                       # DTB read hits
system.cpu11.dtb.read_misses                     8030                       # DTB read misses
system.cpu11.dtb.read_acv                           7                       # DTB read access violations
system.cpu11.dtb.read_accesses                5568857                       # DTB read accesses
system.cpu11.dtb.write_hits                    462800                       # DTB write hits
system.cpu11.dtb.write_misses                    1117                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                463917                       # DTB write accesses
system.cpu11.dtb.data_hits                    6023627                       # DTB hits
system.cpu11.dtb.data_misses                     9147                       # DTB misses
system.cpu11.dtb.data_acv                           7                       # DTB access violations
system.cpu11.dtb.data_accesses                6032774                       # DTB accesses
system.cpu11.itb.fetch_hits                    624801                       # ITB hits
system.cpu11.itb.fetch_misses                      91                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                624892                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                       18128723                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           108212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      7721353                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    333206                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           177475                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    17806873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 10337                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                       50                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.MiscStallCycles                555                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         3950                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles         2329                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                  624801                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 908                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.rateDist::samples         17927147                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.430707                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.680119                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               16629163     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  92438      0.52%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  99290      0.55%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  94223      0.53%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 118048      0.66%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  80640      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  75621      0.42%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  83244      0.46%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 654480      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           17927147                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.018380                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.425918                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 265304                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            16704818                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  445579                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              506547                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 4889                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              20459                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 294                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              7564612                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1104                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 4889                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 432652                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles              11528222                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles       355232                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  718658                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             4887484                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              7533344                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                2782                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1481583                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              2798491                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents              1011481                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           6253051                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11437030                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        5126213                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         6310814                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             6113281                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 139770                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts             4581                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts         4599                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3166995                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2064852                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            482684                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           45893                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          39479                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  7470347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              4541                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                10931259                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            4623                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        177657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       123336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          457                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     17927147                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.609760                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.437490                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          14115759     78.74%     78.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           1239792      6.92%     85.66% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            687914      3.84%     89.49% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            372090      2.08%     91.57% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            921875      5.14%     96.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            278461      1.55%     98.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            147403      0.82%     99.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             75678      0.42%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             88175      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      17927147                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  5100      0.52%      0.52% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.52% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.52% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               55570      5.64%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult              90684      9.21%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   5      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               824028     83.68%     99.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                9397      0.95%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1908697     17.46%     17.46% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                174      0.00%     17.46% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     17.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           2130341     19.49%     36.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp            114745      1.05%     38.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     38.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           733698      6.71%     44.71% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              9033      0.08%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.80% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            5570510     50.96%     95.75% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            464057      4.25%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             10931259                       # Type of FU issued
system.cpu11.iq.rate                         0.602980                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    984784                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.090089                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         23522579                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2277033                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2128880                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          17256493                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          5375705                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      5256302                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2863204                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               9052835                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          13967                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        54665                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores        22708                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      3639702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 4889                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles               6985286                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles             3626353                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           7517622                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             867                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2064852                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             482684                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts             4527                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents               116763                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents             3397330                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         2005                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect         1594                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               3599                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            10926685                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             5568882                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            4574                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       42734                       # number of nop insts executed
system.cpu11.iew.exec_refs                    6032799                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 309022                       # Number of branches executed
system.cpu11.iew.exec_stores                   463917                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.602728                       # Inst execution rate
system.cpu11.iew.wb_sent                      7395323                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     7385182                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 5197649                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 6398209                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.407375                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.812360                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        175918                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          4084                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            3317                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     17899765                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.409978                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.552852                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     16272748     90.91%     90.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       343892      1.92%     92.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       243769      1.36%     94.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       171597      0.96%     95.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       107209      0.60%     95.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        94785      0.53%     96.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        81401      0.45%     96.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        73789      0.41%     97.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       510575      2.85%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     17899765                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7338511                       # Number of instructions committed
system.cpu11.commit.committedOps              7338511                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      2470163                       # Number of memory references committed
system.cpu11.commit.loads                     2010187                       # Number of loads committed
system.cpu11.commit.membars                        11                       # Number of memory barriers committed
system.cpu11.commit.branches                   296178                       # Number of branches committed
system.cpu11.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 4425931                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               9851                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        41284      0.56%      0.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1847668     25.18%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       2010198     27.39%     93.73% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       459976      6.27%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7338511                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              510575                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   24885328                       # The number of ROB reads
system.cpu11.rob.rob_writes                  15053802                       # The number of ROB writes
system.cpu11.timesIdled                          6728                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                        201576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    2438048                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7297231                       # Number of Instructions Simulated
system.cpu11.committedOps                     7297231                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.484329                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.484329                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.402523                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.402523                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                8562658                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1496800                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 6272537                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                4691321                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  7960                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          311971                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.407117                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1464751                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          312033                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.694218                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1659135177                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.407117                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.928236                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.928236                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5281748                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5281748                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1235091                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1235091                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       220449                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       220449                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           12                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           11                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1455540                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1455540                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1455540                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1455540                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       786360                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       786360                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       239515                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       239515                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            1                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data      1025875                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1025875                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data      1025875                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1025875                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data 118596634137                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 118596634137                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data  52764455652                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  52764455652                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        18576                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data 171361089789                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 171361089789                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data 171361089789                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 171361089789                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2021451                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2021451                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       459964                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       459964                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2481415                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2481415                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2481415                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2481415                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.389008                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.389008                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.520726                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.520726                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.413423                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.413423                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.413423                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.413423                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 150817.226381                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 150817.226381                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 220297.082237                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 220297.082237                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         9288                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 167038.956782                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 167038.956782                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 167038.956782                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 167038.956782                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      8786646                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          237466                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    37.001701                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           74                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       203662                       # number of writebacks
system.cpu11.dcache.writebacks::total          203662                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       524786                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       524786                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data       177442                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       177442                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       702228                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       702228                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       702228                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       702228                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       261574                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       261574                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        62073                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        62073                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       323647                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       323647                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       323647                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       323647                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data  51524964054                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  51524964054                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data  15014948733                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  15014948733                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  66539912787                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  66539912787                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  66539912787                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  66539912787                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.129399                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.129399                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.134952                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.134952                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.130428                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.130428                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.130428                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.130428                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 196980.449334                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 196980.449334                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 241891.784399                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 241891.784399                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 205594.097232                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 205594.097232                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 205594.097232                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 205594.097232                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3045                       # number of replacements
system.cpu11.icache.tags.tagsinuse         461.981565                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            620800                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3557                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          174.529098                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle     12544869708                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   461.981565                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.902308                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.902308                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1253113                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1253113                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       620800                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        620800                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       620800                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         620800                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       620800                       # number of overall hits
system.cpu11.icache.overall_hits::total        620800                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         3978                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3978                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         3978                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3978                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         3978                       # number of overall misses
system.cpu11.icache.overall_misses::total         3978                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst    452229149                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total    452229149                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst    452229149                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total    452229149                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst    452229149                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total    452229149                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       624778                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       624778                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       624778                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       624778                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       624778                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       624778                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.006367                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006367                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.006367                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006367                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.006367                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006367                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 113682.541227                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 113682.541227                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 113682.541227                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 113682.541227                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 113682.541227                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 113682.541227                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3045                       # number of writebacks
system.cpu11.icache.writebacks::total            3045                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          421                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          421                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          421                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          421                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          421                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         3557                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         3557                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         3557                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         3557                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         3557                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         3557                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst    396099443                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total    396099443                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst    396099443                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total    396099443                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst    396099443                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total    396099443                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.005693                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.005693                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.005693                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.005693                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.005693                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.005693                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 111357.729266                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 111357.729266                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 111357.729266                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 111357.729266                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 111357.729266                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 111357.729266                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                328004                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          293201                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            3603                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             199169                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                160855                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.763071                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 12098                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    5538560                       # DTB read hits
system.cpu12.dtb.read_misses                     5469                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                5544029                       # DTB read accesses
system.cpu12.dtb.write_hits                    461451                       # DTB write hits
system.cpu12.dtb.write_misses                     465                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                461916                       # DTB write accesses
system.cpu12.dtb.data_hits                    6000011                       # DTB hits
system.cpu12.dtb.data_misses                     5934                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                6005945                       # DTB accesses
system.cpu12.itb.fetch_hits                    618255                       # ITB hits
system.cpu12.itb.fetch_misses                      94                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                618349                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                       18169619                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           124571                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      7678107                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    328004                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           172953                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    17847416                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  9663                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                       19                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.MiscStallCycles                368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         6191                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles         1830                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                  618255                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 906                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.rateDist::samples         17985236                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.426912                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.674811                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               16697511     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  92196      0.51%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  97712      0.54%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  94187      0.52%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 112576      0.63%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  79886      0.44%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  74866      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81420      0.45%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 654882      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           17985236                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.018052                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.422579                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 268696                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            16763830                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  450990                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              497169                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 4541                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              20558                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 304                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              7536934                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1107                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 4541                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 434789                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles              11489110                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles       449198                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  716973                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             4890615                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              7508124                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                3262                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1453090                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              2751054                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents              1068325                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           6245234                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11414538                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        5093573                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         6320962                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             6118743                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 126491                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts             4524                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts         4532                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3114683                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2051534                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            475408                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           45609                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          37761                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  7443752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              4478                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                10898152                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5600                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        150484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       109569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          287                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     17985236                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.605950                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.437753                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          14199883     78.95%     78.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           1223050      6.80%     85.75% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            687647      3.82%     89.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            369963      2.06%     91.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            911760      5.07%     96.70% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            276340      1.54%     98.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            146600      0.82%     99.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             78365      0.44%     99.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             91628      0.51%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      17985236                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  5420      0.55%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               55853      5.70%      6.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult              89532      9.14%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     15.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               819358     83.62%     99.01% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                9715      0.99%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1896426     17.40%     17.40% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                174      0.00%     17.40% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     17.40% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           2132735     19.57%     36.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp            114751      1.05%     38.03% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     38.03% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           736992      6.76%     44.79% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9036      0.08%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.87% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            5545942     50.89%     95.76% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            462092      4.24%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             10898152                       # Type of FU issued
system.cpu12.iq.rate                         0.599801                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    979878                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.089912                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         23529315                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2243576                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2108711                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          17237703                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          5355322                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      5260984                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2836061                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               9041965                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          14003                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        46418                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores        16087                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      3623165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 4541                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               7311854                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles             3230096                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           7490911                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts            1337                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2051534                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             475408                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts             4464                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents               122664                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents             2993008                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1916                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect         1679                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               3595                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            10893588                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             5544034                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            4564                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       42681                       # number of nop insts executed
system.cpu12.iew.exec_refs                    6005950                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 306144                       # Number of branches executed
system.cpu12.iew.exec_stores                   461916                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.599550                       # Inst execution rate
system.cpu12.iew.wb_sent                      7376865                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7369695                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 5204331                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 6394506                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.405605                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.813875                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        150116                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          4191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            3313                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     17961021                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.408607                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.549941                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     16325176     90.89%     90.89% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       357269      1.99%     92.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       241653      1.35%     94.23% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       166613      0.93%     95.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       114595      0.64%     95.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        90690      0.50%     96.30% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        81307      0.45%     96.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        70824      0.39%     97.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       512894      2.86%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     17961021                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            7339006                       # Number of instructions committed
system.cpu12.commit.committedOps              7339006                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2464437                       # Number of memory references committed
system.cpu12.commit.loads                     2005116                       # Number of loads committed
system.cpu12.commit.membars                        11                       # Number of memory barriers committed
system.cpu12.commit.branches                   295578                       # Number of branches committed
system.cpu12.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 4418501                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              10066                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        41264      0.56%      0.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1846178     25.16%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      2127820     28.99%     54.71% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp       114677      1.56%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       2005127     27.32%     93.74% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       459321      6.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         7339006                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              512894                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   24923274                       # The number of ROB reads
system.cpu12.rob.rob_writes                  14999873                       # The number of ROB writes
system.cpu12.timesIdled                          7723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                        184383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    2404002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   7297746                       # Number of Instructions Simulated
system.cpu12.committedOps                     7297746                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.489758                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.489758                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.401646                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.401646                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8521787                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1484455                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 6285354                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                4698829                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  5894                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          310632                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.372151                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1467310                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          310694                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.722685                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1659514824                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.372151                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.927690                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.927690                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5260543                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5260543                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1240779                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1240779                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       219069                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       219069                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           11                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1459848                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1459848                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1459848                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1459848                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       772107                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       772107                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       240240                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       240240                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            1                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data      1012347                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1012347                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data      1012347                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1012347                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data 117750693546                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 117750693546                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data  53112115164                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  53112115164                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        18576                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data 170862808710                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 170862808710                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data 170862808710                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 170862808710                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2012886                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2012886                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       459309                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       459309                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      2472195                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2472195                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      2472195                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2472195                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.383582                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.383582                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.523047                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.523047                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.409493                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.409493                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.409493                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.409493                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 152505.667668                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 152505.667668                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 221079.400450                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 221079.400450                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         9288                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 168778.895685                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 168778.895685                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 168778.895685                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 168778.895685                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      8888051                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          236078                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    37.648790                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       201278                       # number of writebacks
system.cpu12.dcache.writebacks::total          201278                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       514290                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       514290                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data       177888                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       177888                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       692178                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       692178                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       692178                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       692178                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       257817                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       257817                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        62352                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        62352                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       320169                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       320169                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       320169                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       320169                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data  51363537453                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  51363537453                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data  15308906317                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  15308906317                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  66672443770                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  66672443770                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  66672443770                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  66672443770                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.128083                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.128083                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.135752                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.135752                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.129508                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.129508                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.129508                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.129508                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 199224.789106                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 199224.789106                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 245523.901671                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 245523.901671                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 208241.409287                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 208241.409287                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 208241.409287                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 208241.409287                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3603                       # number of replacements
system.cpu12.icache.tags.tagsinuse         462.136650                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            613714                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4115                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          149.140705                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle     12544869708                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   462.136650                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.902611                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.902611                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1240601                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1240601                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       613714                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        613714                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       613714                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         613714                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       613714                       # number of overall hits
system.cpu12.icache.overall_hits::total        613714                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4529                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4529                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4529                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4529                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4529                       # number of overall misses
system.cpu12.icache.overall_misses::total         4529                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst    431506405                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total    431506405                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst    431506405                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total    431506405                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst    431506405                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total    431506405                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       618243                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       618243                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       618243                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       618243                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       618243                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       618243                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.007326                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007326                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.007326                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007326                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.007326                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007326                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 95276.309340                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 95276.309340                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 95276.309340                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 95276.309340                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 95276.309340                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 95276.309340                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3603                       # number of writebacks
system.cpu12.icache.writebacks::total            3603                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          414                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          414                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          414                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          414                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         4115                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         4115                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         4115                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         4115                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         4115                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         4115                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst    382989376                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total    382989376                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst    382989376                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total    382989376                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst    382989376                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total    382989376                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.006656                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.006656                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.006656                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.006656                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.006656                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.006656                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 93071.537303                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 93071.537303                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 93071.537303                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 93071.537303                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 93071.537303                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 93071.537303                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                320730                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          286606                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            3512                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             216297                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                158781                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           73.408785                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 12354                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            27                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             27                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    5457380                       # DTB read hits
system.cpu13.dtb.read_misses                     4674                       # DTB read misses
system.cpu13.dtb.read_acv                           4                       # DTB read access violations
system.cpu13.dtb.read_accesses                5462054                       # DTB read accesses
system.cpu13.dtb.write_hits                    461510                       # DTB write hits
system.cpu13.dtb.write_misses                     475                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                461985                       # DTB write accesses
system.cpu13.dtb.data_hits                    5918890                       # DTB hits
system.cpu13.dtb.data_misses                     5149                       # DTB misses
system.cpu13.dtb.data_acv                           4                       # DTB access violations
system.cpu13.dtb.data_accesses                5924039                       # DTB accesses
system.cpu13.itb.fetch_hits                    614692                       # ITB hits
system.cpu13.itb.fetch_misses                      94                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                614786                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                       17933964                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           152150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      7608378                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    320730                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           171135                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    17550149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  9051                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                      579                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.MiscStallCycles                315                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         6363                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles         2333                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                  614692                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 975                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         17716424                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.429453                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.679149                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               16441540     92.80%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  89174      0.50%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  96235      0.54%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  92938      0.52%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 114078      0.64%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  79837      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  74189      0.42%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  80175      0.45%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 648258      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           17716424                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.017884                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.424244                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 280120                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            16491427                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  447100                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              493546                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 4221                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              19554                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 318                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              7474930                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1277                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 4221                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 444584                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles              11270361                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles       458965                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  712920                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             4825363                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              7446894                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                2956                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1425391                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              2786805                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents               975088                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           6197718                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11329409                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        5017075                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         6312331                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             6090567                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 107151                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts             4617                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts         4630                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3085737                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            2032257                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            472695                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           48961                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          39743                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7385020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              4573                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                10784983                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            4292                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        130440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        87164                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          414                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     17716424                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.608756                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.441003                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          13967243     78.84%     78.84% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           1221672      6.90%     85.73% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            672573      3.80%     89.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            367607      2.07%     91.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            895110      5.05%     96.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            276137      1.56%     98.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            147536      0.83%     99.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             79365      0.45%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             89181      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      17716424                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  5616      0.58%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               55760      5.75%      6.33% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      6.33% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      6.33% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult              89268      9.20%     15.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                 155      0.02%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     15.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               809665     83.45%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                9803      1.01%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1867597     17.32%     17.32% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                173      0.00%     17.32% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     17.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           2127102     19.72%     37.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp            114752      1.06%     38.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     38.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           740352      6.86%     44.97% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              9039      0.08%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.05% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            5463782     50.66%     95.71% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            462182      4.29%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             10784983                       # Type of FU issued
system.cpu13.iq.rate                         0.601372                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    970267                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.089965                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23125725                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2191898                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2073965                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          17135224                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          5328348                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      5252363                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2766572                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               8988674                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          14078                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        38098                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores        14373                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      3554180                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 4221                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles               7036223                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles             3362299                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7433119                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             663                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             2032257                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             472695                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts             4559                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents               125454                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents             3123965                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1794                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect         1656                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               3450                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            10780797                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             5462065                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            4186                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       43526                       # number of nop insts executed
system.cpu13.iew.exec_refs                    5924050                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 299951                       # Number of branches executed
system.cpu13.iew.exec_stores                   461985                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.601139                       # Inst execution rate
system.cpu13.iew.wb_sent                      7332280                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     7326328                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 5183752                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 6375483                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.408517                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.813076                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        129856                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          4159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            3208                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     17694928                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.412606                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.560062                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     16082461     90.89%     90.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       338995      1.92%     92.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       241789      1.37%     94.17% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       171906      0.97%     95.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       102134      0.58%     95.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        91290      0.52%     96.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        78983      0.45%     96.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        75101      0.42%     97.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       512269      2.90%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     17694928                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            7301034                       # Number of instructions committed
system.cpu13.commit.committedOps              7301034                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      2452481                       # Number of memory references committed
system.cpu13.commit.loads                     1994159                       # Number of loads committed
system.cpu13.commit.membars                        11                       # Number of memory barriers committed
system.cpu13.commit.branches                   289679                       # Number of branches committed
system.cpu13.commit.fp_insts                  5241452                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 4380241                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              10033                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        41885      0.57%      0.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1820474     24.93%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           161      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      2123554     29.09%     54.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp       114677      1.57%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       738791     10.12%     66.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         9000      0.12%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1994170     27.31%     93.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       458322      6.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         7301034                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              512269                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   24602785                       # The number of ROB reads
system.cpu13.rob.rob_writes                  14880924                       # The number of ROB writes
system.cpu13.timesIdled                          8813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                        217540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    2641664                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   7259153                       # Number of Instructions Simulated
system.cpu13.committedOps                     7259153                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.470531                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.470531                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.404771                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.404771                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                8395073                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1457826                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 6284624                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                4692301                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  5561                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          305765                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.262890                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1462993                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          305827                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.783727                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1659812040                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.262890                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.925983                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.925983                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5226131                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5226131                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1233790                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1233790                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       220790                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       220790                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           12                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           11                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1454580                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1454580                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1454580                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1454580                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       765538                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       765538                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       237520                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       237520                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data      1003058                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1003058                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data      1003058                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1003058                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data 114868976607                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 114868976607                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data  52396070394                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  52396070394                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        18576                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data 167265047001                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 167265047001                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data 167265047001                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 167265047001                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1999328                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1999328                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       458310                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       458310                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      2457638                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2457638                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      2457638                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2457638                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.382898                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.382898                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.518252                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.518252                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.408139                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.408139                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.408139                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.408139                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 150049.999617                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 150049.999617                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 220596.456694                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 220596.456694                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         9288                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 166755.109875                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 166755.109875                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 166755.109875                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 166755.109875                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      8705376                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          232897                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    37.378652                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       195976                       # number of writebacks
system.cpu13.dcache.writebacks::total          195976                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       511890                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       511890                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data       176657                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       176657                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       688547                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       688547                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       688547                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       688547                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       253648                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       253648                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        60863                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        60863                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       314511                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       314511                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       314511                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       314511                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data  50703964065                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  50703964065                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data  14979326599                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  14979326599                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data  65683290664                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  65683290664                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data  65683290664                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  65683290664                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.126867                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.126867                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.132799                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.132799                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.127973                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.127973                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.127973                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.127973                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 199898.931058                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 199898.931058                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 246115.482296                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 246115.482296                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 208842.586313                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 208842.586313                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 208842.586313                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 208842.586313                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3724                       # number of replacements
system.cpu13.icache.tags.tagsinuse         462.060741                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            609984                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4236                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 144                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle      9661547106                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   462.060741                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.902462                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.902462                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1233592                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1233592                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       609984                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        609984                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       609984                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         609984                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       609984                       # number of overall hits
system.cpu13.icache.overall_hits::total        609984                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4694                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4694                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4694                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4694                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4694                       # number of overall misses
system.cpu13.icache.overall_misses::total         4694                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst    518286569                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total    518286569                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst    518286569                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total    518286569                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst    518286569                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total    518286569                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       614678                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       614678                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       614678                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       614678                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       614678                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       614678                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.007637                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007637                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.007637                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007637                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.007637                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007637                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 110414.693012                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 110414.693012                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 110414.693012                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 110414.693012                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 110414.693012                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 110414.693012                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3724                       # number of writebacks
system.cpu13.icache.writebacks::total            3724                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          458                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          458                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          458                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         4236                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         4236                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         4236                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         4236                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         4236                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         4236                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst    457163402                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total    457163402                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst    457163402                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total    457163402                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst    457163402                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total    457163402                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006891                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006891                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006891                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006891                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006891                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006891                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 107923.371577                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 107923.371577                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 107923.371577                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 107923.371577                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 107923.371577                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 107923.371577                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                329102                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          292930                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            3564                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             218194                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                163450                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           74.910401                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 12357                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    5561681                       # DTB read hits
system.cpu14.dtb.read_misses                     6655                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                5568336                       # DTB read accesses
system.cpu14.dtb.write_hits                    461775                       # DTB write hits
system.cpu14.dtb.write_misses                    1038                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                462813                       # DTB write accesses
system.cpu14.dtb.data_hits                    6023456                       # DTB hits
system.cpu14.dtb.data_misses                     7693                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                6031149                       # DTB accesses
system.cpu14.itb.fetch_hits                    622388                       # ITB hits
system.cpu14.itb.fetch_misses                      89                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                622477                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                       18243814                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           118657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      7691598                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    329102                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           175807                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    17942867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  9781                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                392                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         4468                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles         1576                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                  622388                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                1036                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         18072860                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.425588                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.670556                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               16780426     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  90184      0.50%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 100261      0.55%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  93350      0.52%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 117982      0.65%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  79794      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  77828      0.43%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  81304      0.45%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 651731      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           18072860                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.018039                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.421600                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 275346                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            16842487                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  444304                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              506118                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 4595                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              21512                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 307                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              7552362                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1183                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 4595                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 443820                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles              11759509                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles       357165                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  717981                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             4789780                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              7522490                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                1921                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1444781                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              2709560                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents              1006444                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           6254582                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11431459                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        5103576                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         6327880                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             6122260                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 132322                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts             4528                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts         4554                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3155093                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            2059152                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            477592                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           46442                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          38603                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  7456959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              4481                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                10927283                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            4449                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        160250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       111602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          303                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     18072860                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.604624                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.432398                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          14256946     78.89%     78.89% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           1247324      6.90%     85.79% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            684512      3.79%     89.58% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            381818      2.11%     91.69% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            912712      5.05%     96.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            277295      1.53%     98.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            147221      0.81%     99.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             75424      0.42%     99.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             89608      0.50%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      18072860                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  5797      0.59%      0.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               56164      5.71%      6.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult              88648      9.02%     15.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                  54      0.01%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               823379     83.78%     99.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                8796      0.89%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1899250     17.38%     17.38% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                172      0.00%     17.38% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     17.38% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           2132387     19.51%     36.90% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp            114752      1.05%     37.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           738386      6.76%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              9039      0.08%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.79% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            5570293     50.98%     95.76% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            463000      4.24%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             10927283                       # Type of FU issued
system.cpu14.iq.rate                         0.598958                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    982838                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.089943                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         23569617                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2253128                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2116937                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          17345096                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          5368773                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      5264895                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2809875                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               9100242                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          14059                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        48416                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores        18184                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          850                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      3639769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 4595                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               7011604                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles             3846552                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           7504915                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             923                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             2059152                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             477592                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts             4467                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents               120315                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents             3613907                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1985                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect         1600                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               3585                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            10922845                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             5568391                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            4438                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       43475                       # number of nop insts executed
system.cpu14.iew.exec_refs                    6031204                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 306608                       # Number of branches executed
system.cpu14.iew.exec_stores                   462813                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.598715                       # Inst execution rate
system.cpu14.iew.wb_sent                      7390699                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     7381832                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 5214766                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 6417229                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.404621                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.812620                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        159637                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          4178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            3269                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     18047538                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.406867                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.545668                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     16411323     90.93%     90.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       351514      1.95%     92.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       245510      1.36%     94.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       171038      0.95%     95.19% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       110631      0.61%     95.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        91569      0.51%     96.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        80976      0.45%     96.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        78738      0.44%     97.19% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       506239      2.81%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     18047538                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            7342951                       # Number of instructions committed
system.cpu14.commit.committedOps              7342951                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      2470144                       # Number of memory references committed
system.cpu14.commit.loads                     2010736                       # Number of loads committed
system.cpu14.commit.membars                        11                       # Number of memory barriers committed
system.cpu14.commit.branches                   294924                       # Number of branches committed
system.cpu14.commit.fp_insts                  5248377                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 4420577                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              10071                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        41765      0.57%      0.57% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1844713     25.12%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           161      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      2126371     28.96%     54.65% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp       114677      1.56%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       736109     10.02%     66.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       2010747     27.38%     93.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       459408      6.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         7342951                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              506239                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   25029028                       # The number of ROB reads
system.cpu14.rob.rob_writes                  15027931                       # The number of ROB writes
system.cpu14.timesIdled                          7281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                        170954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    2325119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   7301190                       # Number of Instructions Simulated
system.cpu14.committedOps                     7301190                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.498745                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.498745                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.400201                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.400201                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                8547998                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1489420                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 6291186                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                4703928                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  5227                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          314821                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          59.365879                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1464609                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          314883                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.651280                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1659920013                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    59.365879                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.927592                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.927592                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5279711                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5279711                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1235992                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1235992                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       223060                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       223060                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           12                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           11                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1459052                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1459052                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1459052                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1459052                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       784734                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       784734                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       236336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       236336                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            1                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data      1021070                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1021070                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data      1021070                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1021070                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data 119085903918                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 119085903918                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data  54321794763                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  54321794763                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        18576                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data 173407698681                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 173407698681                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data 173407698681                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 173407698681                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2020726                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2020726                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       459396                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       459396                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      2480122                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2480122                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      2480122                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2480122                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.388343                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.388343                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.514449                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.514449                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.411702                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.411702                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.411702                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.411702                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 151753.210538                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 151753.210538                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 229849.852595                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 229849.852595                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 169829.393363                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 169829.393363                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 169829.393363                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 169829.393363                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      8860640                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          239960                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    36.925488                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    53.333333                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       202252                       # number of writebacks
system.cpu14.dcache.writebacks::total          202252                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       522559                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       522559                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data       175600                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       175600                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       698159                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       698159                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       698159                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       698159                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       262175                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       262175                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        60736                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        60736                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       322911                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       322911                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       322911                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       322911                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data  52054409079                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  52054409079                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data  15177019141                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  15177019141                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  67231428220                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  67231428220                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  67231428220                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  67231428220                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.129743                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.129743                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.132208                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.132208                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.130200                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.130200                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.130200                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.130200                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 198548.332522                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 198548.332522                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 249885.062253                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 249885.062253                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 208204.205555                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 208204.205555                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 208204.205555                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 208204.205555                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3423                       # number of replacements
system.cpu14.icache.tags.tagsinuse         461.079896                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            617935                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3935                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          157.035578                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle     23780285829                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   461.079896                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.900547                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.900547                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1248683                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1248683                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       617935                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        617935                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       617935                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         617935                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       617935                       # number of overall hits
system.cpu14.icache.overall_hits::total        617935                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         4439                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4439                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         4439                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4439                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         4439                       # number of overall misses
system.cpu14.icache.overall_misses::total         4439                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst    417394546                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total    417394546                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst    417394546                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total    417394546                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst    417394546                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total    417394546                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       622374                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       622374                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       622374                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       622374                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       622374                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       622374                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007132                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007132                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007132                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007132                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007132                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007132                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 94028.958324                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 94028.958324                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 94028.958324                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 94028.958324                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 94028.958324                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 94028.958324                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3423                       # number of writebacks
system.cpu14.icache.writebacks::total            3423                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          504                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          504                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          504                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          504                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          504                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          504                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         3935                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         3935                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         3935                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         3935                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         3935                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         3935                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst    361111588                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total    361111588                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst    361111588                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total    361111588                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst    361111588                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total    361111588                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006323                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006323                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006323                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006323                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006323                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006323                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 91769.145616                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 91769.145616                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 91769.145616                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 91769.145616                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 91769.145616                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 91769.145616                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                326699                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          290501                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            3728                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             238406                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                161769                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           67.854416                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 12392                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    5516104                       # DTB read hits
system.cpu15.dtb.read_misses                     4663                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                5520767                       # DTB read accesses
system.cpu15.dtb.write_hits                    461219                       # DTB write hits
system.cpu15.dtb.write_misses                     361                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                461580                       # DTB write accesses
system.cpu15.dtb.data_hits                    5977323                       # DTB hits
system.cpu15.dtb.data_misses                     5024                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                5982347                       # DTB accesses
system.cpu15.itb.fetch_hits                    620075                       # ITB hits
system.cpu15.itb.fetch_misses                      95                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                620170                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                       17963454                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           160604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      7662454                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    326699                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           174161                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    17563106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  9499                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.TlbCycles                       13                       # Number of cycles fetch has spent waiting for tlb
system.cpu15.fetch.MiscStallCycles                619                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         6428                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles         1593                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                  620075                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 958                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         17737122                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.432001                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.683103                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               16450632     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  91470      0.52%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  97022      0.55%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  94766      0.53%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 115294      0.65%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  80601      0.45%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  74164      0.42%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  81907      0.46%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 651266      3.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           17737122                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.018187                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.426558                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 284870                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            16500486                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  451071                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496232                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 4453                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              21341                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 309                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              7523507                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1237                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 4453                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 451109                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles              11243532                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles       457202                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  717118                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             4863698                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              7494966                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                2220                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1445771                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              2753447                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents              1052520                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           6240287                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11403579                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        5069839                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         6333737                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             6126091                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 114196                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts             4541                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts         4549                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3103896                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            2045634                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            473089                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           45418                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          36975                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  7430812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              4516                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                10873301                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            4611                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        136026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        93271                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          438                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     17737122                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.613025                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.446635                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          13971466     78.77%     78.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           1211790      6.83%     85.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            682548      3.85%     89.45% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            367011      2.07%     91.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            906891      5.11%     96.63% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            278072      1.57%     98.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            149635      0.84%     99.04% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             78024      0.44%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             91685      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      17737122                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  6129      0.63%      0.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               55503      5.67%      6.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult              89758      9.17%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   4      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               817662     83.54%     99.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                9698      0.99%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1888911     17.37%     17.37% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                172      0.00%     17.37% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     17.37% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           2134063     19.63%     37.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp            114761      1.06%     38.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     38.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           742011      6.82%     44.88% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              9043      0.08%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.96% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5522550     50.79%     95.75% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            461786      4.25%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             10873301                       # Type of FU issued
system.cpu15.iq.rate                         0.605301                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    978754                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.090014                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         23260770                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2222151                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2099953                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          17206319                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          5349408                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      5267888                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2826932                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               9025119                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          14094                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        40285                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores        14298                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      3600812                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 4453                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles               7152704                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles             3162291                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           7478803                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             992                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             2045634                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             473089                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts             4502                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents               117254                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents             2931623                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1970                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect         1768                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               3738                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            10869154                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5520879                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            4147                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       43475                       # number of nop insts executed
system.cpu15.iew.exec_refs                    5982459                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 304442                       # Number of branches executed
system.cpu15.iew.exec_stores                   461580                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.605070                       # Inst execution rate
system.cpu15.iew.wb_sent                      7373952                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     7367841                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5206198                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 6400769                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.410157                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.813371                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        134703                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          4078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            3432                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     17715262                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.414404                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.560295                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     16079766     90.77%     90.77% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       357442      2.02%     92.79% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       239800      1.35%     94.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       167625      0.95%     95.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       114333      0.65%     95.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        91033      0.51%     96.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        80922      0.46%     96.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        71400      0.40%     97.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       512941      2.90%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     17715262                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            7341274                       # Number of instructions committed
system.cpu15.commit.committedOps              7341274                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      2464140                       # Number of memory references committed
system.cpu15.commit.loads                     2005349                       # Number of loads committed
system.cpu15.commit.membars                        11                       # Number of memory barriers committed
system.cpu15.commit.branches                   293308                       # Number of branches committed
system.cpu15.commit.fp_insts                  5256924                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 4410878                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               9873                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        41976      0.57%      0.57% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1840818     25.07%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           161      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      2130314     29.02%     54.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp       114677      1.56%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       740177     10.08%     66.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         9000      0.12%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       2005360     27.32%     93.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       458791      6.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         7341274                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              512941                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   24667274                       # The number of ROB reads
system.cpu15.rob.rob_writes                  14971612                       # The number of ROB writes
system.cpu15.timesIdled                          9112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                        226332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    2611803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   7299302                       # Number of Instructions Simulated
system.cpu15.committedOps                     7299302                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.460982                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.460982                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.406342                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.406342                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                8488420                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1478956                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 6302258                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                4708323                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                 10167                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   25                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          307332                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.291997                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1473527                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          307394                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.793610                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1656881676                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.291997                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.926437                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.926437                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5251679                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5251679                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1246531                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1246531                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       220609                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       220609                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           12                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           11                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1467140                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1467140                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1467140                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1467140                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       764566                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       764566                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       238170                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       238170                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            1                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data      1002736                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1002736                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data      1002736                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1002736                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data 115249763709                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 115249763709                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data  52583355190                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  52583355190                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        18576                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data 167833118899                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 167833118899                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data 167833118899                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 167833118899                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2011097                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2011097                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       458779                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       458779                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      2469876                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2469876                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      2469876                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2469876                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.380174                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.380174                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.519139                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.519139                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.405986                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.405986                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.405986                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.405986                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 150738.803071                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 150738.803071                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 220780.766637                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 220780.766637                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         9288                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 167375.180405                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 167375.180405                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 167375.180405                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 167375.180405                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      8670721                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          310                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          231417                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    37.467952                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          310                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       204909                       # number of writebacks
system.cpu15.dcache.writebacks::total          204909                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       509984                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       509984                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data       177566                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       177566                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       687550                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       687550                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       687550                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       687550                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       254582                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       254582                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        60604                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        60604                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       315186                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       315186                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       315186                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       315186                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data  50588781255                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  50588781255                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data  15017254563                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  15017254563                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  65606035818                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  65606035818                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  65606035818                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  65606035818                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.126589                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.126589                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.132098                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.132098                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.127612                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.127612                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.127612                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.127612                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 198713.111119                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 198713.111119                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 247793.125256                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 247793.125256                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 208150.221831                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 208150.221831                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 208150.221831                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 208150.221831                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3975                       # number of replacements
system.cpu15.icache.tags.tagsinuse         461.034634                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            615104                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4487                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          137.085803                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle     23780285829                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   461.034634                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.900458                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.900458                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1244605                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1244605                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       615104                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        615104                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       615104                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         615104                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       615104                       # number of overall hits
system.cpu15.icache.overall_hits::total        615104                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         4955                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4955                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         4955                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4955                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         4955                       # number of overall misses
system.cpu15.icache.overall_misses::total         4955                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst    528661298                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total    528661298                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst    528661298                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total    528661298                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst    528661298                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total    528661298                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       620059                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       620059                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       620059                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       620059                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       620059                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       620059                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.007991                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007991                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.007991                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007991                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.007991                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007991                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 106692.492028                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 106692.492028                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 106692.492028                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 106692.492028                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 106692.492028                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 106692.492028                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3975                       # number of writebacks
system.cpu15.icache.writebacks::total            3975                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          468                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          468                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          468                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          468                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          468                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          468                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         4487                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         4487                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         4487                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         4487                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         4487                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         4487                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst    471471599                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total    471471599                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst    471471599                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total    471471599                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst    471471599                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total    471471599                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.007236                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.007236                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.007236                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.007236                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.007236                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.007236                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 105075.016492                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 105075.016492                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 105075.016492                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 105075.016492                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 105075.016492                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 105075.016492                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    714521                       # number of replacements
system.l2.tags.tagsinuse                 15339.286636                       # Cycle average of tags in use
system.l2.tags.total_refs                     7868658                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730882                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.765976                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5853368421                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9641.058052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      139.609285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      402.275698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       34.543320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      275.607367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        5.300270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      244.697904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        6.179609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      255.140504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       12.554826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      310.346761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        6.683295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      306.554592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        8.587488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      300.807108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        3.300879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      316.136435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        6.595632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      380.645636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        6.976964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      358.344308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        4.746240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      347.776237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        5.656039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      362.515073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        7.047919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      391.075702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       15.260801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      400.141967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        5.565533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      386.302899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       17.595037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      373.657259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.588443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.008521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.024553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.002108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.016822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.014935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.015573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.018942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.018711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.018360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.019295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.023233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.021872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.021227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.022126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.023869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.024423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.023578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.001074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.022806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936236                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15666                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998596                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78242668                       # Number of tag accesses
system.l2.tags.data_accesses                 78242668                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3283555                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3283555                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11212                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11212                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data            1095                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data             483                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data             807                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data             852                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data             484                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data             879                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data             794                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data            1070                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data             833                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data             620                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data             738                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data            1303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data             657                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data             466                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data             821                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data             202                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12104                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            36070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            32802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            32232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            32032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            33785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            34409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            34208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            33994                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            35579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            35040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            32975                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            32357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            34322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            33424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            32581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            34183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                539993                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          8594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst          2784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          2867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          2812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          3096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          2938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          2323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          2370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          2913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          2885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          2475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          2335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          3006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          2851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          2864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          3075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50188                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       240773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data       227412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data       227275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data       225950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data       223984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data       225034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data       225596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data       224194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data       223293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data       221561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data       222019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data       223596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data       222785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data       220617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data       222428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data       224220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3600737                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                8594                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              276843                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                2784                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data              260214                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                2867                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data              259507                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                2812                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data              257982                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                3096                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data              257769                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                2938                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data              259443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2323                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data              259804                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data              258188                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2913                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data              258872                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data              256601                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2475                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data              254994                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data              255953                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                3006                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data              257107                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                2851                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data              254041                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                2864                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data              255009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                3075                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data              258403                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4190918                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               8594                       # number of overall hits
system.l2.overall_hits::cpu00.data             276843                       # number of overall hits
system.l2.overall_hits::cpu01.inst               2784                       # number of overall hits
system.l2.overall_hits::cpu01.data             260214                       # number of overall hits
system.l2.overall_hits::cpu02.inst               2867                       # number of overall hits
system.l2.overall_hits::cpu02.data             259507                       # number of overall hits
system.l2.overall_hits::cpu03.inst               2812                       # number of overall hits
system.l2.overall_hits::cpu03.data             257982                       # number of overall hits
system.l2.overall_hits::cpu04.inst               3096                       # number of overall hits
system.l2.overall_hits::cpu04.data             257769                       # number of overall hits
system.l2.overall_hits::cpu05.inst               2938                       # number of overall hits
system.l2.overall_hits::cpu05.data             259443                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2323                       # number of overall hits
system.l2.overall_hits::cpu06.data             259804                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2370                       # number of overall hits
system.l2.overall_hits::cpu07.data             258188                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2913                       # number of overall hits
system.l2.overall_hits::cpu08.data             258872                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2885                       # number of overall hits
system.l2.overall_hits::cpu09.data             256601                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2475                       # number of overall hits
system.l2.overall_hits::cpu10.data             254994                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2335                       # number of overall hits
system.l2.overall_hits::cpu11.data             255953                       # number of overall hits
system.l2.overall_hits::cpu12.inst               3006                       # number of overall hits
system.l2.overall_hits::cpu12.data             257107                       # number of overall hits
system.l2.overall_hits::cpu13.inst               2851                       # number of overall hits
system.l2.overall_hits::cpu13.data             254041                       # number of overall hits
system.l2.overall_hits::cpu14.inst               2864                       # number of overall hits
system.l2.overall_hits::cpu14.data             255009                       # number of overall hits
system.l2.overall_hits::cpu15.inst               3075                       # number of overall hits
system.l2.overall_hits::cpu15.data             258403                       # number of overall hits
system.l2.overall_hits::total                 4190918                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data          2072                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          1950                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          1212                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          1727                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          1249                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          2253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          1835                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          2200                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          1585                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          2467                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          2114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          2160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          1345                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          2328                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          1455                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          1540                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29492                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          30473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data          23597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data          22758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data          23043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data          23453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data          22453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data          21490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data          21280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data          22383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data          21678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data          22324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data          23028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data          23836                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data          23345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data          22586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data          22973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              370700                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         3638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst         1605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst         1040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst         1329                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst         1045                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst         1314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst         1234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst         1219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst         1089                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst         1163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst         1222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst         1109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst         1385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst         1071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst         1412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21833                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        22850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        20582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        18817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        20928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        22579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        22162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        21874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        22769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        24812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        24469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        23516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        23509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        24525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        23769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        22889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        22687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          362737                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              3638                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             53323                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst              1605                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             44179                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               958                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             41575                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst              1040                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             43971                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst              1329                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             46032                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst              1045                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             44615                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst              1314                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             43364                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst              1234                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             44049                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst              1219                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             47195                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst              1089                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             46147                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst              1163                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             45840                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst              1222                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             46537                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst              1109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             48361                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst              1385                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             47114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst              1071                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             45475                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst              1412                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             45660                       # number of demand (read+write) misses
system.l2.demand_misses::total                 755270                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             3638                       # number of overall misses
system.l2.overall_misses::cpu00.data            53323                       # number of overall misses
system.l2.overall_misses::cpu01.inst             1605                       # number of overall misses
system.l2.overall_misses::cpu01.data            44179                       # number of overall misses
system.l2.overall_misses::cpu02.inst              958                       # number of overall misses
system.l2.overall_misses::cpu02.data            41575                       # number of overall misses
system.l2.overall_misses::cpu03.inst             1040                       # number of overall misses
system.l2.overall_misses::cpu03.data            43971                       # number of overall misses
system.l2.overall_misses::cpu04.inst             1329                       # number of overall misses
system.l2.overall_misses::cpu04.data            46032                       # number of overall misses
system.l2.overall_misses::cpu05.inst             1045                       # number of overall misses
system.l2.overall_misses::cpu05.data            44615                       # number of overall misses
system.l2.overall_misses::cpu06.inst             1314                       # number of overall misses
system.l2.overall_misses::cpu06.data            43364                       # number of overall misses
system.l2.overall_misses::cpu07.inst             1234                       # number of overall misses
system.l2.overall_misses::cpu07.data            44049                       # number of overall misses
system.l2.overall_misses::cpu08.inst             1219                       # number of overall misses
system.l2.overall_misses::cpu08.data            47195                       # number of overall misses
system.l2.overall_misses::cpu09.inst             1089                       # number of overall misses
system.l2.overall_misses::cpu09.data            46147                       # number of overall misses
system.l2.overall_misses::cpu10.inst             1163                       # number of overall misses
system.l2.overall_misses::cpu10.data            45840                       # number of overall misses
system.l2.overall_misses::cpu11.inst             1222                       # number of overall misses
system.l2.overall_misses::cpu11.data            46537                       # number of overall misses
system.l2.overall_misses::cpu12.inst             1109                       # number of overall misses
system.l2.overall_misses::cpu12.data            48361                       # number of overall misses
system.l2.overall_misses::cpu13.inst             1385                       # number of overall misses
system.l2.overall_misses::cpu13.data            47114                       # number of overall misses
system.l2.overall_misses::cpu14.inst             1071                       # number of overall misses
system.l2.overall_misses::cpu14.data            45475                       # number of overall misses
system.l2.overall_misses::cpu15.inst             1412                       # number of overall misses
system.l2.overall_misses::cpu15.data            45660                       # number of overall misses
system.l2.overall_misses::total                755270                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data     18998604                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data     24090750                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data      7487289                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data     14497407                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data     11202489                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data     29872530                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data     13808934                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data     16026444                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data     19457199                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data     33577281                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data     16130934                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data     16306245                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data     15119703                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data     31581522                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data     10921527                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data     14778369                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    293857227                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   6634425687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   5139946382                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   4995305483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   4962678131                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   5081070276                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   4936284615                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   4576298738                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   4529633082                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   4846094325                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   4732699068                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   4730658204                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   4849490624                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   5184713157                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   5104910014                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   4912591212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   4997041008                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80213840006                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    764865745                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst    319291903                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst    178029071                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst    195143722                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst    252168359                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst    190525201                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst    250789160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst    233570285                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst    229409762                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst    203165249                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst    219061227                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst    234295653                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst    205971288                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst    269568406                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst    196077204                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst    273232539                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4215164774                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data   5068253788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   4576135734                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   4177736956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   4643281464                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   5017299605                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   4913405818                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   4862992538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   5059954274                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   5513046040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   5435368723                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   5228780232                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   5226859671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   5452005068                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   5287030522                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   5074962719                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   5045923919                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80583037071                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    764865745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  11702679475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst    319291903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   9716082116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst    178029071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   9173042439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst    195143722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   9605959595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst    252168359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data  10098369881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst    190525201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   9849690433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst    250789160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   9439291276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst    233570285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   9589587356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst    229409762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data  10359140365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst    203165249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data  10168067791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst    219061227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   9959438436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst    234295653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data  10076350295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst    205971288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data  10636718225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst    269568406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data  10391940536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst    196077204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   9987553931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst    273232539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data  10042964927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     165012041851                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    764865745                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  11702679475                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst    319291903                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   9716082116                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst    178029071                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   9173042439                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst    195143722                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   9605959595                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst    252168359                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data  10098369881                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst    190525201                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   9849690433                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst    250789160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   9439291276                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst    233570285                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   9589587356                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst    229409762                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data  10359140365                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst    203165249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data  10168067791                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst    219061227                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   9959438436                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst    234295653                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data  10076350295                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst    205971288                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data  10636718225                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst    269568406                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data  10391940536                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst    196077204                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   9987553931                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst    273232539                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data  10042964927                       # number of overall miss cycles
system.l2.overall_miss_latency::total    165012041851                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3283555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3283555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11212                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11212                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data         3167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         2433                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         2019                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         2579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         1733                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         3132                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         2629                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         3270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         2418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         3087                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         2852                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         3463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         2002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         2794                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         2276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         1742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41596                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        66543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        56399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        54990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        55075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        57238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        56862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        55698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        55274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        57962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        56718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        55299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        55385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        58158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        56769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        55167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        57156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            910693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst        12232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         4389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         3825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         3852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         4425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         3983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         3637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         3604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         4132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         3638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         3557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         4115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         4236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         3935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         4487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          72021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       263623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data       247994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data       246092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data       246878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data       246563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data       247196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data       247470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data       246963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       248105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data       246030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data       245535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       247105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       247310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data       244386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data       245317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       246907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3963474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst           12232                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          330166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            4389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data          304393                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3825                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data          301082                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            3852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data          301953                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            4425                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data          303801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            3983                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data          304058                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            3637                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data          303168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            3604                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data          302237                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            4132                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          306067                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            3974                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data          302748                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            3638                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          300834                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            3557                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          302490                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            4115                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          305468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            4236                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data          301155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            3935                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          300484                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            4487                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          304063                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4946188                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst          12232                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         330166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           4389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data         304393                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3825                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data         301082                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           3852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data         301953                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           4425                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data         303801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           3983                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data         304058                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           3637                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data         303168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           3604                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data         302237                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           4132                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         306067                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           3974                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data         302748                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           3638                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         300834                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           3557                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         302490                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           4115                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         305468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           4236                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data         301155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           3935                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         300484                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           4487                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         304063                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4946188                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.654247                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.801480                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.600297                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.669639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.720716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.719349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.697984                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.672783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.655500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.799158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.741234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.623737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.671828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.833214                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.639279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.884041                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.709010                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.457944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.418394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.413857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.418393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.409745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.394868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.385831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.384991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.386167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.382207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.403696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.415780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.409849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.411228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.409411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.401935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.407053                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.297417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.365687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.250458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.269990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.300339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.262365                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.361287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.342397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.295015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.274031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.319681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.343548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.269502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.326959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.272173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.314687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.303148                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.086677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.082994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.076463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.084771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.091575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.089654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.088391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.092196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.100006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.099455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.095775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.095138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.099167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.097260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.093304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.091885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091520                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.297417                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.161504                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.365687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.145138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.250458                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.138085                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.269990                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.145622                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.300339                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.151520                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.262365                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.146732                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.361287                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.143036                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.342397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.145743                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.295015                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.154198                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.274031                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.152427                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.319681                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.152376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.343548                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.153846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.269502                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.158318                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.326959                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.156444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.272173                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.151339                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.314687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.150166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152697                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.297417                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.161504                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.365687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.145138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.250458                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.138085                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.269990                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.145622                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.300339                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.151520                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.262365                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.146732                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.361287                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.143036                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.342397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.145743                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.295015                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.154198                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.274031                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.152427                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.319681                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.152376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.343548                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.153846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.269502                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.158318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.326959                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.156444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.272173                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.151339                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.314687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.150166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152697                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  9169.210425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data 12354.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  6177.631188                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  8394.561089                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data  8969.166533                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 13259.001332                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  7525.304632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  7284.747273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 12275.835331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 13610.571950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  7630.526963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  7549.187500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 11241.414870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 13565.945876                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  7506.204124                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  9596.343506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9963.964024                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 217714.884882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 217822.027461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219496.681738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 215365.973658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 216649.054535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 219849.668864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 212950.150675                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 212858.697462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 216507.810615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 218318.067534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 211909.075614                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 210591.046726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 217516.074719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218672.521482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 217506.030816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 217517.999739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216384.785557                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 210243.470313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 198935.765109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 185834.103340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 187638.194231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 189742.933785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 182320.766507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 190859.330289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 189278.999190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 188195.046760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 186561.293848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 188358.750645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 191731.303601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 185727.040577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 194634.228159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 183078.621849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 193507.463881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 193063.929556                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221805.417418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 222336.786221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 222019.288728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 221869.336009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 222210.886443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 221704.079866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 222318.393435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 222229.973824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 222192.730937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 222132.850668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 222349.899303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 222334.411119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 222303.978308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 222433.864361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 221720.595876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 222414.771411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 222152.791336                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 210243.470313                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 219467.762035                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 198935.765109                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 219925.351773                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 185834.103340                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 220638.423067                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 187638.194231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 218461.249346                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 189742.933785                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 219377.169817                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 182320.766507                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 220770.826695                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 190859.330289                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 217675.751222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 189278.999190                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 217702.725510                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 188195.046760                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 219496.564573                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 186561.293848                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 220340.819360                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 188358.750645                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 217265.236387                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 191731.303601                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 216523.417818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 185727.040577                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219944.133186                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 194634.228159                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 220570.117927                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 183078.621849                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 219627.354173                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 193507.463881                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219951.049650                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 218480.863600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 210243.470313                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 219467.762035                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 198935.765109                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 219925.351773                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 185834.103340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 220638.423067                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 187638.194231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 218461.249346                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 189742.933785                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 219377.169817                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 182320.766507                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 220770.826695                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 190859.330289                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 217675.751222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 189278.999190                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 217702.725510                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 188195.046760                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 219496.564573                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 186561.293848                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 220340.819360                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 188358.750645                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 217265.236387                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 191731.303601                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 216523.417818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 185727.040577                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219944.133186                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 194634.228159                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 220570.117927                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 183078.621849                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 219627.354173                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 193507.463881                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219951.049650                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 218480.863600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2072757                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            48599                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    234436                       # number of cycles access was blocked
system.l2.blocked::no_targets                     428                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.841462                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   113.549065                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               509275                       # number of writebacks
system.l2.writebacks::total                    509275                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu00.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu01.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu02.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu03.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu04.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu05.data           26                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu06.data           33                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu07.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu08.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu09.data           23                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu10.data           83                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu12.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu13.data           28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu14.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu15.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              296                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst          810                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst          696                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst          769                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst          787                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst          870                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst          789                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst          982                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst         1021                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst          852                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst          756                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst          964                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst          953                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst          878                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst          799                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst          854                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst          877                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13657                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data          220                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          134                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          222                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          237                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          283                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data          217                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data          242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data          180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data          199                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data          169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          162                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          230                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3297                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst            810                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst            696                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst            769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst            787                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst            870                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst            789                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            309                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst            982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst           1021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data            229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst            852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data            246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst            756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst            964                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst            953                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst            878                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data            174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst            799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst            854                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            241                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst            877                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data            193                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17250                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst           810                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst           696                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst           769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst           787                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst           870                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst           789                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           309                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst           982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst          1021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data           229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst           852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data           246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst           756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst           964                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst           953                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst           878                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data           174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst           799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst           854                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           241                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst           877                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data           193                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17250                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1739                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1739                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data         2072                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         1950                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         1212                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         1727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         1249                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         2253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         1835                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         2200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         1585                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         2467                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         2114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         2160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         1345                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         2328                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         1455                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         1540                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29492                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        30453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data        23584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data        22746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data        23030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data        23451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data        22427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data        21457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data        21268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data        22379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data        21655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data        22241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data        23024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data        23831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data        23317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data        22575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data        22966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         370404                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst          189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst          253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst          213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst          367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst          199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst          217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst          535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8176                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        22630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        20448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        18595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        20691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        22331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        21879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        21692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        22552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        24570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        24289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        23330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        23310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        24356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        23607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        22659                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        22501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       359440                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        53083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        44032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst          189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        41341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst          253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        43721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst          459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        45782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst          256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        44306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst          332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        43149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst          213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        43820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst          367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        46949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst          333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        45944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        45571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst          269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        46334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst          231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        48187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst          586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        46924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst          217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        45234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst          535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        45467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            738020                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        53083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        44032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        41341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst          253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        43721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst          459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        45782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        44306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        43149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst          213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        43820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst          367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        46949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        45944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        45571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst          269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        46334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        48187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst          586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        46924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst          217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        45234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst          535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        45467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           738020                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data     29767899                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data     27432079                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data     17616055                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data     25123143                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data     18006144                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data     32063559                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data     26786526                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data     32242389                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data     22795750                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data     35182614                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data     30976625                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data     31528893                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data     19448987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data     32931451                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data     21214352                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data     22106901                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    425223367                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        15300                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        15484                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        30784                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   6472286171                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   5014880211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   4874647425                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   4841068286                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   4958030847                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   4816124173                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   4460571980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   4416897517                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   4728202571                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   4617065143                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   4603977953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   4728442485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   5059108281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   4979541339                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   4792987193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   4875804801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  78239636376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    610097756                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst    197213601                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     41097158                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     55037440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     99767332                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst     55808146                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     72270883                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     46364759                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     79823410                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     72406352                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     43259351                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst     58690530                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     50198922                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst    127384461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     47259754                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst    116398252                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1773078107                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data   4926506623                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   4450587147                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   4051364377                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   4505724501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   4860215353                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   4762521447                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   4724621270                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   4911569229                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   5348461062                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   5286583099                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   5081778430                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   5077890665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   5301930733                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   5138704712                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   4932678352                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4898218321                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78259355321                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    610097756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  11398792794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst    197213601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   9465467358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     41097158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   8926011802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     55037440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   9346792787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     99767332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   9818246200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst     55808146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   9578645620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     72270883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   9185193250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     46364759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   9328466746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     79823410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data  10076663633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     72406352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   9903648242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     43259351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   9685756383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst     58690530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   9806333150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     50198922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data  10361039014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst    127384461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data  10118246051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     47259754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   9725665545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst    116398252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   9774023122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 158272069804                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    610097756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  11398792794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst    197213601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   9465467358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     41097158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   8926011802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     55037440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   9346792787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     99767332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   9818246200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst     55808146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   9578645620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     72270883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   9185193250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     46364759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   9328466746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     79823410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data  10076663633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     72406352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   9903648242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     43259351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   9685756383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst     58690530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   9806333150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     50198922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data  10361039014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst    127384461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data  10118246051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     47259754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   9725665545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst    116398252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   9774023122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 158272069804                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.654247                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.801480                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.600297                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.669639                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.720716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.719349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.697984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.672783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.655500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.799158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.741234                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.623737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.671828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.833214                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.639279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.884041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.709010                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.457644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.418163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.413639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.418157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.409710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.394411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.385238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.384774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.386098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.381801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.402195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.415708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.409763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.410735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.409212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.401813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.231197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.207109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.049412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.065680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.103729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.064273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.091284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.059101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.088819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.083795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.054700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.075626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.056136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.138338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.055146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.119233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.085842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.082454                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.075561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.083811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.090569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.088509                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.087655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.091317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.099031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.098724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.095017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.094332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.098484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.096597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.092366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.091131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090688                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.231197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.160777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.207109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.144655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.049412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.137308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.065680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.144794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.103729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.150697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.064273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.145716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.091284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.142327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.059101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.144986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.088819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.153395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.083795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.151757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.054700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.151482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.075626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.153175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.056136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.157748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.138338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.155813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.055146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.150537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.119233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.149532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.231197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.160777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.207109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.144655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.049412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.137308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.065680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.144794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.103729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.150697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.064273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.145716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.091284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.142327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.059101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.144986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.088819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.153395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.083795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.151757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.054700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.151482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.075626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.153175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.056136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.157748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.138338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.155813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.055146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.150537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.119233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.149532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149210                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 14366.746622                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14067.732821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14534.698845                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14547.274464                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 14416.448359                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 14231.495340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14597.561853                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14655.631364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 14382.176656                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14261.294690                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14653.086566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14596.709722                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14460.213383                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14145.812285                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 14580.310653                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14355.130519                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14418.261461                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        15484                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        15392                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 212533.614783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 212639.086287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 214307.896993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 210207.046722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 211420.871050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 214746.696972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 207884.232651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 207678.085245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 211278.545556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 213210.119741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 207004.089429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 205370.156576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 212291.061265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213558.405412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 212313.939889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 212305.355787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 211227.838727                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215734.708628                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 216956.656766                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 217445.280423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 217539.288538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 217358.021786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 218000.570312                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 217683.382530                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 217674.924883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 217502.479564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 217436.492492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 217383.673367                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 218180.408922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 217311.350649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 217379.626280                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 217786.884793                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 217566.826168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 216863.760641                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 217698.039019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 217653.909771                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 217873.857327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 217762.529651                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 217644.321929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 217675.462635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 217804.779181                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 217788.632006                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 217682.582906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 217653.386265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 217821.621517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 217841.727370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 217684.789497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 217677.159825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 217691.793636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 217688.916981                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 217725.782665                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215734.708628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214735.278601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 216956.656766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214967.917832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 217445.280423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 215911.850270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 217539.288538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213782.685369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 217358.021786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 214456.471976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 218000.570312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216192.967544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 217683.382530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 212871.520777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 217674.924883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 212881.486673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 217502.479564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214629.994952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 217436.492492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 215559.120712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 217383.673367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 212542.107546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 218180.408922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 211644.432814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 217311.350649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 215017.307863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 217379.626280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 215630.509995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 217786.884793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215007.860127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 217566.826168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214969.607012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214454.987404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215734.708628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214735.278601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 216956.656766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214967.917832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 217445.280423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 215911.850270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 217539.288538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213782.685369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 217358.021786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 214456.471976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 218000.570312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216192.967544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 217683.382530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 212871.520777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 217674.924883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 212881.486673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 217502.479564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214629.994952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 217436.492492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 215559.120712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 217383.673367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 212542.107546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 218180.408922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 211644.432814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 217311.350649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 215017.307863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 217379.626280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 215630.509995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 217786.884793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215007.860127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 217566.826168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214969.607012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214454.987404                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             367607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       509275                       # Transaction distribution
system.membus.trans_dist::CleanEvict           198008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            62625                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::ReadExReq            362125                       # Transaction distribution
system.membus.trans_dist::ReadExResp           358492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        367608                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2225764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2225764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     79063936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79063936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24868                       # Total snoops (count)
system.membus.snoop_fanout::samples           1961274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1961274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1961274                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4531602301                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3630495000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10483909                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4899470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       963106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9003                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5719                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4223961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3792830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63828                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1907689                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           62809                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           931898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          931898                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         72021                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4151941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        36182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1019350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        12655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       930462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        10963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       937362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        11044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       930512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       927097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        11437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       937703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        10399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       945860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        10300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       939619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        11884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       939614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        11410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       931284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        10402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       939333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        10159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       940585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        11833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       938040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       923792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        11293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       939908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        12949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       927922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15256312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      1532800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     35341568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       529024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     32816768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       456832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     33129344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       460288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     32580992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       533632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     32759936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       477056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     32567168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       432768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     32769856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       428544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     32503424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       496128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     32359104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       475904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     31844864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       432896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     32099136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       422528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     32366848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       493952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     32419264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       509440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     31807488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       470912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     32168256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       541568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     32560192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              530788480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          945428                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6049430                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.546304                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.221364                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5346070     88.37%     88.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 313105      5.18%     93.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  79822      1.32%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  34299      0.57%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24086      0.40%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  21622      0.36%     96.19% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  20643      0.34%     96.53% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  21219      0.35%     96.88% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  19825      0.33%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  19983      0.33%     97.54% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 21001      0.35%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 21698      0.36%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 20684      0.34%     98.59% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 21415      0.35%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 24463      0.40%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 35802      0.59%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3693      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6049430                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20063561120                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             83.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          43983998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1222446526                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16343168                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1109063845                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14334408                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1127470301                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14448380                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1118671596                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          16642040                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1106223301                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         14925240                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy       1122036100                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         13899480                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1142047910                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         13828228                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1132889995                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         15534769                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1123885309                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         14873944                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1114797741                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         13876219                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1135097250                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy         13578917                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy       1134456523                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         15488050                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1123681521                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         15905747                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy       1104437052                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         14827020                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1133683281                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         16892579                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy       1107823976                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
