#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 17 15:25:07 2020
# Process ID: 1016
# Current directory: C:/Users/Shadow/FPGA_Audio_Recorder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13112 C:\Users\Shadow\FPGA_Audio_Recorder\FPGA_Audio_Recorder.xpr
# Log file: C:/Users/Shadow/FPGA_Audio_Recorder/vivado.log
# Journal file: C:/Users/Shadow/FPGA_Audio_Recorder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 865.152 ; gain = 253.973
update_compile_order -fileset sources_1
file mkdir C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv w ]
add_files -fileset sim_1 C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top Deserializer [current_fileset]
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {8000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\Deserializer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Deserializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Serializer.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:38]
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Deserializer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Deserializer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 17 18:05:25 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 17 18:05:25 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 968.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 968.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 974.727 ; gain = 6.359
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:38]
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:53]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 974.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
$finish called at time : 8 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 974.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
$finish called at time : 1 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 975.480 ; gain = 0.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'count_clock_i' [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
$finish called at time : 1 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 983.086 ; gain = 7.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:40]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'count_clock_i' [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
$finish called at time : 1 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 983.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
$finish called at time : 1 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 983.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2458] undeclared symbol pmd_data_i, assumed default net type wire [C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv:40]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
$finish called at time : 1 us : File "C:/Users/Shadow/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 983.086 ; gain = 0.000
