Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:33:51 on Oct 18,2024
vlog "+define+RANDSEED=3" -work __work alu.v alu_control.v alu_hier.v bit_2shift.v bit_4shift.v bit_8shift.v bit_shift.v brchcnd.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v fetch.v fullAdder_1b.v memory.v memory2c.v nand2.v nand3.v nor2.v nor3.v not1.v proc.v proc_hier.v proc_hier_bench.v regFile.v regFile_bypass.v regFile_hier.v register.v shifter.v wb.v xor2.v xor3.v 
-- Compiling module alu
-- Compiling module alu_control
-- Compiling module alu_hier
-- Compiling module bit_2shift
-- Compiling module bit_4shift
-- Compiling module bit_8shift
-- Compiling module bit_shift
-- Compiling module brchcnd
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module fullAdder_1b
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_bench
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module regFile_hier
-- Compiling module register
-- Compiling module shifter
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	alu_control
	alu_hier
	nand3
	nor2
	nor3
	not1
	proc_hier_bench
	regFile_hier
	xor3
End time: 17:33:52 on Oct 18,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:34:00 on Oct 18,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.fullAdder_1b
# ** Warning: (vsim-3008) [CNNODP] - Component name (RegWrt) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 134
# ** Error: (vsim-3043) Unresolved reference to 'RegWrt' in DUT.p0.decode0.regFile0.RegWrt.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 134
# ** Warning: (vsim-3008) [CNNODP] - Component name (WB) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 137
# ** Error: (vsim-3043) Unresolved reference to 'WB' in DUT.p0.decode0.regFile0.WB.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 137
# ** Warning: (vsim-3008) [CNNODP] - Component name (write) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 131
# ** Error: (vsim-3043) Unresolved reference to 'write' in DUT.p0.decode0.regFile0.write.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 131
# ** Warning: (vsim-3008) [CNNODP] - Component name (pcCurrent) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 128
# ** Error: (vsim-3043) Unresolved reference to 'pcCurrent' in DUT.p0.fetch0.pcCurrent.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 128
# ** Warning: (vsim-3008) [CNNODP] - Component name (memWrt) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 143
# ** Error: (vsim-3043) Unresolved reference to 'memWrt' in DUT.p0.memory0.memWrt.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 143
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'instruction_decoder'.  Expected 17, found 16.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/instruction_decoder File: proc.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'BSrc'. The port definition is at: control.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/instruction_decoder File: proc.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'ALUOpr'. The port definition is at: control.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/instruction_decoder File: proc.v Line: 32
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (12th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/instruction_decoder File: proc.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'RegSrc'. The port definition is at: control.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/instruction_decoder File: proc.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'BranchTaken'. The port definition is at: control.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/instruction_decoder File: proc.v Line: 32
# ** Warning: (vsim-3722) proc.v(32): [TFMPC] - Missing connection for port 'Cin'.
# ** Warning: (vsim-3722) proc.v(32): [TFMPC] - Missing connection for port 'err'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'PC_B'. The port definition is at: fetch.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0 File: proc.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'RegDst'. The port definition is at: decode.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0 File: proc.v Line: 36
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'err'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0 File: proc.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'sImm8'. The port definition is at: decode.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0 File: proc.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'BSrc'. The port definition is at: execute.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0 File: proc.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'BranchTaken'. The port definition is at: execute.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0 File: proc.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'PC_Next'. The port definition is at: execute.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0 File: proc.v Line: 37
# ** Error: (vsim-3063) Port 'Zero' not found in the connected module (9th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0/alu1 File: execute.v Line: 32
# ** Error: (vsim-3063) Port 'Ofl' not found in the connected module (11th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0/alu1 File: execute.v Line: 32
# ** Fatal: (vsim-3373) Range of part-select [0:15] into 'Out' [15:0] is reversed.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/execute0/alu1 File: alu.v Line: 63
# FATAL ERROR while loading design
# Error loading design
# End time: 17:34:02 on Oct 18,2024, Elapsed time: 0:00:02
# Errors: 10, Warnings: 18
