# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab 7_1_2.srcs/sources_1/new/four_bit_reg_sync_reset_load_set.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
