<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu7ev-ffvc1156-2-e" LaunchTime="1667216555">
  <File Type="VDS-TIMING-PB" Name="design_1_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_wrapper_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/zcu104_IIoT-EDDP.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../src/constraints/zcu104_IIoT-EDDP.xdc"/>
        <Attr Name="ImportTime" Val="1650356919"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dbg_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_datamover_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_tx_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_6_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rx_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_vio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_Ib_Ia_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ADC_Interface_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_StreamCapture_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_mux_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_concat_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_PWM_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_psu_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_Angle_Encoder_0"/>
</GenRun>
