<RDSL_envelope_discovery>
  

  <extern name="getSoftBitsData_cfunc">
    <runtime>128</runtime>
    <elementsize>256</elementsize>
    <internalsize>1000</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
    
  <extern name="getUserBLPInfo_cfunc">
    <runtime>1000</runtime>
    <elementsize>256</elementsize>
    <internalsize>500</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
  
  <extern name="putUserTBLKData_cfunc">
    <!-- its an output stub function so can only choose pipelines -->
    <runtime>30000</runtime>
    <elementsize>0</elementsize>
    <internalsize>0</internalsize>
    <patterns_available>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
    </patterns_available>
  </extern>

  <extern name="rate_dematch_cfunc">
    <runtime>41000</runtime>
    <elementsize>23936</elementsize>
    <internalsize>2000</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
  
  <extern name="ldpc_decoder_pool_cfunc">
    <runtime>700000</runtime>
    <elementsize>7744</elementsize>
    <internalsize>5000</internalsize>
    <patterns_available> 
      <pattern>pipeline.L2.sPE0_1.cl1</pattern>
      <pattern>big_delay.DDR.L2.sPE0_1.cl0</pattern>
      <pattern>L2toL2.sPE0_1.cl0</pattern>
    </patterns_available>
  </extern>
  
  <extern name="mergeSymbols_cfunc">
    <runtime>3616</runtime>
    <elementsize>115200</elementsize>
    <internalsize>3000</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
  
  <extern name="descrambler_cfunc">
    <runtime>39000</runtime>
    <elementsize>23184</elementsize>
    <internalsize>1500</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
  
  <extern name="extract_data_cblk_info_cfunc">
    <runtime>2000</runtime>
    <elementsize>256</elementsize>
    <internalsize>200</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
  
  <extern name="soft_bits_data_demux_cfunc">
    <runtime>60000</runtime>
    <elementsize>13800</elementsize>
    <internalsize>3500</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
  
  <extern name="extract_data_tblk_info_cfunc">
    <runtime>2000</runtime>
    <elementsize>256</elementsize>
    <internalsize>100</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>
  
  <extern name="cbl_concat_tblkcrc_generate_cfunc">
    <runtime>30000</runtime>
    <elementsize>968</elementsize>
    <internalsize>600</internalsize>
    <patterns_available>
      <pattern>big_delay.DDR.L2.pe0_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl0</pattern>
      <pattern>big_delay.DDR.L2.pe0_0.cl1</pattern>
      <pattern>big_delay.DDR.L2.pe1_0.cl1</pattern>
      <pattern>pipeline.L2.pe0_0.cl0</pattern>
      <pattern>pipeline.L2.pe1_0.cl0</pattern>
      <pattern>L2toL2.pe0_0.cl1</pattern>
      <pattern>L2toL2.pe1_0.cl1</pattern>
    </patterns_available>
  </extern>

  <!-- keeping latency = modem period forces a single
       phase solution constrained to that latency -->
  <number_of_clusters>1</number_of_clusters>
  <grid_period>1300</grid_period>
  
  <maximum_latency>26000000</maximum_latency> <!-- was 1950000 -->
  <modem_period>9620000</modem_period>
</RDSL_envelope_discovery>
