$date
	Wed Nov 20 20:25:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_vga_clock $end
$var wire 1 ! vga_clk $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 ! vga_clk $end
$var reg 2 $ counter [1:0] $end
$var reg 1 % state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b0 $
0#
0"
0!
$end
#1
b1 $
1"
#2
0"
#3
b10 $
1"
#4
0"
#5
x!
1%
b0 $
1"
#6
0"
#7
b1 $
1"
#8
0"
#9
b10 $
1"
#10
0!
0%
b0 $
0"
1#
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
0#
#21
b1 $
1"
#22
0"
#23
b10 $
1"
#24
0"
#25
x!
1%
b0 $
1"
#26
0"
#27
b1 $
1"
#28
0"
#29
b10 $
1"
#30
0"
#31
0!
0%
b0 $
1"
#32
0"
#33
b1 $
1"
#34
0"
#35
b10 $
1"
#36
0"
#37
x!
1%
b0 $
1"
#38
0"
#39
b1 $
1"
#40
0"
#41
b10 $
1"
#42
0"
#43
0!
0%
b0 $
1"
#44
0"
#45
b1 $
1"
#46
0"
#47
b10 $
1"
#48
0"
#49
x!
1%
b0 $
1"
#50
0"
#51
b1 $
1"
#52
0"
#53
b10 $
1"
#54
0"
#55
0!
0%
b0 $
1"
#56
0"
#57
b1 $
1"
#58
0"
#59
b10 $
1"
#60
0"
#61
x!
1%
b0 $
1"
#62
0"
#63
b1 $
1"
#64
0"
#65
b10 $
1"
#66
0"
#67
0!
0%
b0 $
1"
#68
0"
#69
b1 $
1"
#70
0"
#71
b10 $
1"
#72
0"
#73
x!
1%
b0 $
1"
#74
0"
#75
b1 $
1"
#76
0"
#77
b10 $
1"
#78
0"
#79
0!
0%
b0 $
1"
#80
0"
#81
b1 $
1"
#82
0"
#83
b10 $
1"
#84
0"
#85
x!
1%
b0 $
1"
#86
0"
#87
b1 $
1"
#88
0"
#89
b10 $
1"
#90
0"
#91
0!
0%
b0 $
1"
#92
0"
#93
b1 $
1"
#94
0"
#95
b10 $
1"
#96
0"
#97
x!
1%
b0 $
1"
#98
0"
#99
b1 $
1"
#100
0"
#101
b10 $
1"
#102
0"
#103
0!
0%
b0 $
1"
#104
0"
#105
b1 $
1"
#106
0"
#107
b10 $
1"
#108
0"
#109
x!
1%
b0 $
1"
#110
0"
#111
b1 $
1"
#112
0"
#113
b10 $
1"
#114
0"
#115
0!
0%
b0 $
1"
#116
0"
#117
b1 $
1"
#118
0"
#119
b10 $
1"
#120
0"
