<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="EFB_UFM" module="EFB_UFM" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 01 31 15:37:18.420" version="1.2" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="EFB_UFM.lpc" type="lpc" modified="2015 01 31 15:37:16.239"/>
		<File name="EFB_UFM.v" type="top_level_verilog" modified="2015 01 31 15:37:16.364"/>
		<File name="EFB_UFM_tmpl.v" type="template_verilog" modified="2015 01 31 15:37:16.365"/>
  </Package>
</DiamondModule>
