if { [catch {vsimulink top -t 1ns -voptargs=+acc  } errmsg] } {
    echo "Loading simulation and HDL Verifier library failed."; 
    echo $errmsg; 
    quit -f; 
}
# vsim 
# Start time: 13:23:58 on Dec 16,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# //  Questa Sim-64
# //  Version 10.4 win64 Dec  3 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.top
# Loading work.tanh_v
# Loading work.Float2Fixed
# Loading work.NormalCases
# Loading work.FixedShiftCalc
# Loading work.FixedShifter
# Loading work.Overflow
# Loading work.SpecialCases
# Loading work.Fixed2Float
# Loading work.der_v
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading work.rom_entity_tan(tanh_rom)
# Loading work.rom_entity_dev(devh_rom)
# ** Warning: :ieee:fixed_generic_pkg:TO_UFIXED(REAL): vector truncated
#    Time: 0 ns  Iteration: 0  Instance: /top/derv/rom_dev File: C:/Users/garimar/Documents/QDesign/tanh_der_vhdl/ROM_der.vhd
# Loading C:/Program Files/MATLAB/R2018a/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450vc12.dll
# ************************************************************************
# HDL server has been started in batch mode. The HDL simulator will be 
# blocked until Simulink starts cosimulation. If you do not want to run
# in batch mode, restart the HDL simulator in a different run mode. To 
# exit the HDL simulator without running a cosimulation session, issue 
# the breakHdlSim('55554') command in MATLAB.

# 
# <EOF>
# End time: 13:23:59 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
