verilog xil_defaultlib --include "E:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/5765/hdl" --include "../../../../12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/b205/hdl/verilog" --include "../../../../12_UART_IP_TEST.gen/sources_1/bd/system/ipshared/fd26/hdl/verilog" \
"../../../bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/sim/bd_1579.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/sim/bd_1579_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/bd_1579_g_inst_0_gigantic_mux.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/sim/bd_1579_g_inst_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_2/sim/bd_1579_slot_0_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_3/sim/bd_1579_slot_0_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_4/sim/bd_1579_slot_0_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_5/sim/bd_1579_slot_0_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_6/sim/bd_1579_slot_0_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/sim/system_system_ila_0_1.v" \
"../../../bd/system/ipshared/ddd2/src/UART.v" \
"../../../bd/system/ipshared/ddd2/src/Axi_Slave.v" \
"../../../bd/system/ip/system_UART_IP_NCY_0_0/sim/system_UART_IP_NCY_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
