
---------- Begin Simulation Statistics ----------
final_tick                               115053718000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 411405                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668668                       # Number of bytes of host memory used
host_op_rate                                   450173                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   243.07                       # Real time elapsed on the host
host_tick_rate                              473337058                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115054                       # Number of seconds simulated
sim_ticks                                115053718000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.150537                       # CPI: cycles per instruction
system.cpu.discardedOps                        450985                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4063246                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.869159                       # IPC: instructions per cycle
system.cpu.numCycles                        115053718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110990472                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        85936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       176769                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            997                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20369949                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16311291                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80932                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8727591                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8726430                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986697                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049811                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299763                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133854                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1052                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35682533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35682533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35685843                       # number of overall hits
system.cpu.dcache.overall_hits::total        35685843                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       108909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108942                       # number of overall misses
system.cpu.dcache.overall_misses::total        108942                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10440322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10440322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10440322000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10440322000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35791442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35791442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35794785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35794785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003044                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95862.802890                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95862.802890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95833.764756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95833.764756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83630                       # number of writebacks
system.cpu.dcache.writebacks::total             83630                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18920                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18920                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90022                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9025508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9025508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9028204000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9028204000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100295.680583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100295.680583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100288.862722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100288.862722                       # average overall mshr miss latency
system.cpu.dcache.replacements                  85927                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21484203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21484203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1382298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1382298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21504962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21504962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66587.889590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66587.889590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1254986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1254986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68168.712656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68168.712656                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9058024000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9058024000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14286480                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14286480                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102756.937039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102756.937039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7770522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7770522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108558.683413                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108558.683413                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3310                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3310                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009871                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009871                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2696000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2696000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81696.969697                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81696.969697                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4068.216615                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35953877                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            399.385457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4068.216615                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72035617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72035617                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49350976                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17073661                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9746428                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31147434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31147434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31147434                       # number of overall hits
system.cpu.icache.overall_hits::total        31147434                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          815                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            815                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          815                       # number of overall misses
system.cpu.icache.overall_misses::total           815                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81508000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81508000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81508000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81508000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31148249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31148249                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31148249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31148249                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100009.815951                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100009.815951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100009.815951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100009.815951                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.icache.writebacks::total                 4                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79878000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79878000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98009.815951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98009.815951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98009.815951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98009.815951                       # average overall mshr miss latency
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31147434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31147434                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          815                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           815                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81508000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81508000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31148249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31148249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100009.815951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100009.815951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79878000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79878000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98009.815951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98009.815951                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           807.509135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31148249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38218.710429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   807.509135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.197146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.197146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.197998                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          62297313                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         62297313                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 115053718000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8572                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8584                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                8572                       # number of overall hits
system.l2.overall_hits::total                    8584                       # number of overall hits
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              81451                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82254                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data             81451                       # number of overall misses
system.l2.overall_misses::total                 82254                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     77157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8578211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8655368000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     77157000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8578211000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8655368000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.904780                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.905502                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.904780                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.905502                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96085.927771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105317.442389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105227.320252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96085.927771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105317.442389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105227.320252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48387                       # number of writebacks
system.l2.writebacks::total                     48387                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         81450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82253                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        81450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82253                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6949126000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7010223000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6949126000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7010223000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.904769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.905491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.904769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905491                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76085.927771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85317.691835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85227.566168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76085.927771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85317.691835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85227.566168                       # average overall mshr miss latency
system.l2.replacements                          49488                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        83630                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            83630                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        83630                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        83630                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           53                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            53                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7555719000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7555719000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105562.185649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105562.185649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6124199000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6124199000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85562.185649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85562.185649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     77157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96085.927771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96085.927771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76085.927771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76085.927771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1022492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1022492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.535404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.535404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103543.493671                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103543.493671                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    824927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    824927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.535350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.535350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83545.371683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83545.371683                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31090.112298                       # Cycle average of tags in use
system.l2.tags.total_refs                      176695                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.148111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.974777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.783944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31006.353577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948795                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28068                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    789252                       # Number of tag accesses
system.l2.tags.data_accesses                   789252                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     33284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     81447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003707876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1848                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1848                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              242057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82253                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48387                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82253                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48387                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15103                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 82253                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                48387                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.498918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.141425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    750.580569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1847     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1848                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.994589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.988099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.473411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70      3.79%      3.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.11%      3.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1644     88.96%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1848                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2632096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1548384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  115052676000                       # Total gap between requests
system.mem_ctrls.avgGap                     880684.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2606304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1064128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 223339.153629090026                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22652931.563671849668                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 9248966.643563834950                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          803                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        81450                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        48387                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19900750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2769495000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2431252606000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24783.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34002.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  50245987.68                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2606400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2632096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1548384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1548384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          803                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        81450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          82253                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        48387                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         48387                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       223339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22653766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22877105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       223339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       223339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     13457922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        13457922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     13457922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       223339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22653766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        36335027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                82250                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               33254                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2161                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1247208250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             411250000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2789395750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15163.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33913.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               59641                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26451                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   251.338887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   174.289847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   248.996622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8381     28.50%     28.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14241     48.42%     76.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1459      4.96%     81.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          917      3.12%     85.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1018      3.46%     88.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1053      3.58%     92.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          427      1.45%     93.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          939      3.19%     96.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          976      3.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5264000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2128256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               45.752541                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.497933                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       105814800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        56238105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      292275900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      85915980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9081920640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27988278510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20611551360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58221995295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.041841                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  53334467000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3841760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57877491000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       104186880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        55376640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      294989100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      87669900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9081920640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27499532580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21023126880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58146802620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.388297                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  54405944500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3841760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56806013500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48387                       # Transaction distribution
system.membus.trans_dist::CleanEvict              157                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71576                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       213050                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 213050                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4180480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4180480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82253                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           227571000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          272711250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             19259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       132017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71579                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1634                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       265973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                267607                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        26208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5556896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5583104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           49488                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1548384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           140326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007319                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 139304     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1017      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             140326                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115053718000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          260403000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         180046999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
