

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Mon Jun 24 13:17:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rbf_kernel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  394|  394|  394|  394|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  392|  392|         2|          1|          1|   392|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     86|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    159|
|Register         |        -|      -|     166|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     166|    245|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_235_p2                         |     +    |      0|  0|  14|          10|           2|
    |is_idx1_fu_193_p2                   |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |in_stream1_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream1_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |in_stream2_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream2_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_i_fu_187_p2              |   icmp   |      0|  0|  13|           9|           8|
    |in_stream1_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |in_stream2_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |tmp_3_i_fu_214_p2                   |    or    |      0|  0|  10|          10|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  86|          52|          24|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |i_0_i_i_reg_175               |   9|          2|   10|         20|
    |in_stream1_TDATA_blk_n        |   9|          2|    1|          2|
    |in_stream1_data_V_0_data_out  |   9|          2|   32|         64|
    |in_stream1_data_V_0_state     |  15|          3|    2|          6|
    |in_stream1_dest_V_0_state     |  15|          3|    2|          6|
    |in_stream2_TDATA_blk_n        |   9|          2|    1|          2|
    |in_stream2_data_V_0_data_out  |   9|          2|   32|         64|
    |in_stream2_data_V_0_state     |  15|          3|    2|          6|
    |in_stream2_dest_V_0_state     |  15|          3|    2|          6|
    |is_idx1_0_i_i_reg_164         |   9|          2|    9|         18|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 159|         33|   96|        203|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |exitcond_i_i_reg_241           |   1|   0|    1|          0|
    |i_0_i_i_reg_175                |  10|   0|   10|          0|
    |in_stream1_data_V_0_payload_A  |  32|   0|   32|          0|
    |in_stream1_data_V_0_payload_B  |  32|   0|   32|          0|
    |in_stream1_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream1_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream1_data_V_0_state      |   2|   0|    2|          0|
    |in_stream1_dest_V_0_state      |   2|   0|    2|          0|
    |in_stream2_data_V_0_payload_A  |  32|   0|   32|          0|
    |in_stream2_data_V_0_payload_B  |  32|   0|   32|          0|
    |in_stream2_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream2_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream2_data_V_0_state      |   2|   0|    2|          0|
    |in_stream2_dest_V_0_state      |   2|   0|    2|          0|
    |is_idx1_0_i_i_reg_164          |   9|   0|    9|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 166|   0|  166|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|in_stream1_TDATA    |  in |   32|    axis    | in_stream1_data_V |    pointer   |
|in_stream1_TREADY   | out |    1|    axis    | in_stream1_data_V |    pointer   |
|in_stream1_TVALID   |  in |    1|    axis    | in_stream1_dest_V |    pointer   |
|in_stream1_TDEST    |  in |    5|    axis    | in_stream1_dest_V |    pointer   |
|in_stream1_TSTRB    |  in |    4|    axis    | in_stream1_strb_V |    pointer   |
|in_stream1_TKEEP    |  in |    4|    axis    | in_stream1_keep_V |    pointer   |
|in_stream1_TUSER    |  in |    4|    axis    | in_stream1_user_V |    pointer   |
|in_stream1_TLAST    |  in |    1|    axis    | in_stream1_last_V |    pointer   |
|in_stream1_TID      |  in |    5|    axis    |  in_stream1_id_V  |    pointer   |
|temp_buf_address0   | out |   10|  ap_memory |      temp_buf     |     array    |
|temp_buf_ce0        | out |    1|  ap_memory |      temp_buf     |     array    |
|temp_buf_we0        | out |    1|  ap_memory |      temp_buf     |     array    |
|temp_buf_d0         | out |   32|  ap_memory |      temp_buf     |     array    |
|temp_buf_address1   | out |   10|  ap_memory |      temp_buf     |     array    |
|temp_buf_ce1        | out |    1|  ap_memory |      temp_buf     |     array    |
|temp_buf_we1        | out |    1|  ap_memory |      temp_buf     |     array    |
|temp_buf_d1         | out |   32|  ap_memory |      temp_buf     |     array    |
|in_stream2_TDATA    |  in |   32|    axis    | in_stream2_data_V |    pointer   |
|in_stream2_TREADY   | out |    1|    axis    | in_stream2_data_V |    pointer   |
|in_stream2_TVALID   |  in |    1|    axis    | in_stream2_dest_V |    pointer   |
|in_stream2_TDEST    |  in |    5|    axis    | in_stream2_dest_V |    pointer   |
|in_stream2_TSTRB    |  in |    4|    axis    | in_stream2_strb_V |    pointer   |
|in_stream2_TKEEP    |  in |    4|    axis    | in_stream2_keep_V |    pointer   |
|in_stream2_TUSER    |  in |    4|    axis    | in_stream2_user_V |    pointer   |
|in_stream2_TLAST    |  in |    1|    axis    | in_stream2_last_V |    pointer   |
|in_stream2_TID      |  in |    5|    axis    |  in_stream2_id_V  |    pointer   |
|temp2_buf_address0  | out |   10|  ap_memory |     temp2_buf     |     array    |
|temp2_buf_ce0       | out |    1|  ap_memory |     temp2_buf     |     array    |
|temp2_buf_we0       | out |    1|  ap_memory |     temp2_buf     |     array    |
|temp2_buf_d0        | out |   32|  ap_memory |     temp2_buf     |     array    |
|temp2_buf_address1  | out |   10|  ap_memory |     temp2_buf     |     array    |
|temp2_buf_ce1       | out |    1|  ap_memory |     temp2_buf     |     array    |
|temp2_buf_we1       | out |    1|  ap_memory |     temp2_buf     |     array    |
|temp2_buf_d1        | out |   32|  ap_memory |     temp2_buf     |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

