$comment
	File created using the following command:
		vcd file Verilog.msim.vcd -direction
$end
$date
	Sun May 06 17:04:22 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module jk_ff_asy_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " clr_n $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % pre_n $end
$var wire 1 & q $end
$var wire 1 ' q_n $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . q~output_o $end
$var wire 1 / q_n~output_o $end
$var wire 1 0 clk~input_o $end
$var wire 1 1 k~input_o $end
$var wire 1 2 j~input_o $end
$var wire 1 3 pre_n~input_o $end
$var wire 1 4 clr_n~input_o $end
$var wire 1 5 q~6_combout $end
$var wire 1 6 q~1_combout $end
$var wire 1 7 q~3_combout $end
$var wire 1 8 q~0_combout $end
$var wire 1 9 q~reg0_emulated_q $end
$var wire 1 : q~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
x&
x'
0(
1)
x*
1+
1,
1-
x.
x/
00
01
02
13
14
05
x6
x7
08
09
x:
$end
#500000
1!
1#
1$
10
12
11
#1000000
0!
0#
0$
00
02
01
x9
#1500000
1!
1#
10
12
#2000000
0!
0#
00
02
#2500000
1$
1!
11
10
#3000000
0$
0!
01
00
#3500000
1!
10
#4000000
0!
00
#4500000
1!
10
#5000000
0%
0!
03
00
18
16
1:
0/
1.
1&
0'
07
09
#5500000
1!
10
#6000000
0!
00
#6500000
1!
10
#7000000
0"
1%
0!
04
13
00
15
08
18
06
0:
1/
0.
0&
1'
#7500000
1!
10
#8000000
0!
00
#8500000
1!
10
#9000000
0!
00
#9500000
0%
1!
03
10
05
16
1:
0/
1.
1&
0'
#10000000
0!
00
#10500000
1!
10
#11000000
0!
00
#11500000
1!
10
#12000000
0!
00
#12500000
1!
10
#13000000
0!
00
#13500000
1!
10
#14000000
0!
00
#14500000
1!
10
#15000000
0!
00
#15500000
1!
10
#16000000
0!
00
#16500000
1!
10
#17000000
0!
00
#17500000
1!
10
#18000000
0!
00
#18500000
1!
10
#19000000
0!
00
#19500000
1!
10
#20000000
