# CEG Fabless Initiative Credits

## Project Team CF-2024-TT12-05
*Project Title:* 8-Bit Accumulator Based Processor

### Team Members
- Divya Darshan VR
  - Class: II Year B.E. ECE
  - Department of ECE, CEG
  - Email: divyadarshanvr09@gmail.com
- Goutham Badhrinath
  - Class: II Year B.E. ECE
  - Department of ECE, CEG
  - Email: gouthambadhrinath123@gmail.com
- Thiruvikesh B
  - Class: II Year B.E. ECE
  - Department of ECE, CEG
  - Email: thiruvikeshb18@gmail.com
- Muthu Shankar
  - Class: III Year B.E. ECE
  - Department of ECE, CEG
  - Email: 
- Ramana
  - Class: I Year B.E. ECE
  - Department of ECE, CEG
  - Email: ramanasp2007@gmail.com
- Venu Priya
  - Class: I Year B.E. ECE
  - Department of ECE, CEG
  - Email: mcvenupriya@gmail.com
  - Mridhula
  - Class: I Year B.E. ECE
  - Department of ECE, CEG
  - Email: mirdulasrik@gmail.com

### Alumni Mentors
- Sivakumar Anandan
  - Class of 2013, Department of ECE, CEG
  - Email: sivakumaranandan@live.com
- Sivaram Durai
  - Class of 2024, Department of ECE, CEG
  - Email: sivaramdurai82@gmail.com
- Monish VR
- -Class: III Year B.E. ECE
  - Department of ECE, CEG
  - Email: 
  



## About CEG Fabless
CEG Fabless is a Student-Faculty-Alumni Integrated Circuits design initiative at the Department of ECE, College of Engineering Guindy(CEG). Our mission is to enable students to explore, experiment and build ASICs to solve real world problems through collaborative mentorship from academia and industry experts.

### TinyTapeout Participation
This project is part of the TinyTapeout 12 (TT12) shuttle program, with Team ID: CF-2024-TT12-05.

# CEG Fabless Initiative Credits
## Platform Credits

### TinyTapeout
We thank TinyTapeout for providing the educational platform, design framework, and support that made this project possible.

### Efabless
We acknowledge Efabless for their open-source PDK, and OpenLane tool flow that enabled our chip design.

## Department Acknowledgments

### Department of ECE Alumni
We express our deepest gratitude to our DECE Alumni for:
- Their vision and support in establishing the CEG Fabless initiative
- Creating a bridge between academia and industry
- Fostering innovation and mentorship in VLSI design

### Department of ECE, CEG
We sincerely thank:
- Dr. M.A.Bhagyaveni - Head of the Department
  - For the guidance and encouragement throughout the project
  - For providing the necessary infrastructure and resources
  - For supporting student initiatives in semiconductor design
- Faculty Members of the VLSI Division
  - For their technical guidance and support

This initiative stands as a testament to the collaborative spirit between our alumni, faculty, and students in advancing VLSI education and research.
