# AES-Encryption-Engine
🔐⚡ A Verilog-based AES Encryption Engine implementing 128-bit key encryption for secure data transfer. Includes SubBytes, ShiftRows, MixColumns &amp; Key Expansion 🔄🧮. Verified via simulation, synthesized in Cadence Genus &amp; implemented through RTL-to-GDSII flow 📐✨.
