// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_polar_decode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_address0,
        src_ce0,
        src_q0,
        max_iter,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        grp_fu_448_p_din0,
        grp_fu_448_p_din1,
        grp_fu_448_p_opcode,
        grp_fu_448_p_dout0,
        grp_fu_448_p_ce,
        grp_fu_417_p_din0,
        grp_fu_417_p_din1,
        grp_fu_417_p_dout0,
        grp_fu_417_p_ce
);

parameter    ap_ST_fsm_state1 = 69'd1;
parameter    ap_ST_fsm_state2 = 69'd2;
parameter    ap_ST_fsm_state3 = 69'd4;
parameter    ap_ST_fsm_state4 = 69'd8;
parameter    ap_ST_fsm_state5 = 69'd16;
parameter    ap_ST_fsm_state6 = 69'd32;
parameter    ap_ST_fsm_state7 = 69'd64;
parameter    ap_ST_fsm_state8 = 69'd128;
parameter    ap_ST_fsm_state9 = 69'd256;
parameter    ap_ST_fsm_state10 = 69'd512;
parameter    ap_ST_fsm_state11 = 69'd1024;
parameter    ap_ST_fsm_state12 = 69'd2048;
parameter    ap_ST_fsm_state13 = 69'd4096;
parameter    ap_ST_fsm_state14 = 69'd8192;
parameter    ap_ST_fsm_state15 = 69'd16384;
parameter    ap_ST_fsm_state16 = 69'd32768;
parameter    ap_ST_fsm_state17 = 69'd65536;
parameter    ap_ST_fsm_state18 = 69'd131072;
parameter    ap_ST_fsm_state19 = 69'd262144;
parameter    ap_ST_fsm_state20 = 69'd524288;
parameter    ap_ST_fsm_state21 = 69'd1048576;
parameter    ap_ST_fsm_state22 = 69'd2097152;
parameter    ap_ST_fsm_state23 = 69'd4194304;
parameter    ap_ST_fsm_state24 = 69'd8388608;
parameter    ap_ST_fsm_state25 = 69'd16777216;
parameter    ap_ST_fsm_state26 = 69'd33554432;
parameter    ap_ST_fsm_state27 = 69'd67108864;
parameter    ap_ST_fsm_state28 = 69'd134217728;
parameter    ap_ST_fsm_state29 = 69'd268435456;
parameter    ap_ST_fsm_state30 = 69'd536870912;
parameter    ap_ST_fsm_state31 = 69'd1073741824;
parameter    ap_ST_fsm_state32 = 69'd2147483648;
parameter    ap_ST_fsm_state33 = 69'd4294967296;
parameter    ap_ST_fsm_state34 = 69'd8589934592;
parameter    ap_ST_fsm_state35 = 69'd17179869184;
parameter    ap_ST_fsm_state36 = 69'd34359738368;
parameter    ap_ST_fsm_state37 = 69'd68719476736;
parameter    ap_ST_fsm_state38 = 69'd137438953472;
parameter    ap_ST_fsm_state39 = 69'd274877906944;
parameter    ap_ST_fsm_state40 = 69'd549755813888;
parameter    ap_ST_fsm_state41 = 69'd1099511627776;
parameter    ap_ST_fsm_state42 = 69'd2199023255552;
parameter    ap_ST_fsm_state43 = 69'd4398046511104;
parameter    ap_ST_fsm_state44 = 69'd8796093022208;
parameter    ap_ST_fsm_state45 = 69'd17592186044416;
parameter    ap_ST_fsm_state46 = 69'd35184372088832;
parameter    ap_ST_fsm_state47 = 69'd70368744177664;
parameter    ap_ST_fsm_state48 = 69'd140737488355328;
parameter    ap_ST_fsm_state49 = 69'd281474976710656;
parameter    ap_ST_fsm_state50 = 69'd562949953421312;
parameter    ap_ST_fsm_state51 = 69'd1125899906842624;
parameter    ap_ST_fsm_state52 = 69'd2251799813685248;
parameter    ap_ST_fsm_state53 = 69'd4503599627370496;
parameter    ap_ST_fsm_state54 = 69'd9007199254740992;
parameter    ap_ST_fsm_state55 = 69'd18014398509481984;
parameter    ap_ST_fsm_state56 = 69'd36028797018963968;
parameter    ap_ST_fsm_state57 = 69'd72057594037927936;
parameter    ap_ST_fsm_state58 = 69'd144115188075855872;
parameter    ap_ST_fsm_state59 = 69'd288230376151711744;
parameter    ap_ST_fsm_state60 = 69'd576460752303423488;
parameter    ap_ST_fsm_state61 = 69'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 69'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 69'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 69'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 69'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 69'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 69'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 69'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 69'd295147905179352825856;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] src_address0;
output   src_ce0;
input  [31:0] src_q0;
input  [31:0] max_iter;
output  [11:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [7:0] dst_d0;
output  [31:0] grp_fu_448_p_din0;
output  [31:0] grp_fu_448_p_din1;
output  [1:0] grp_fu_448_p_opcode;
input  [31:0] grp_fu_448_p_dout0;
output   grp_fu_448_p_ce;
output  [31:0] grp_fu_417_p_din0;
output  [31:0] grp_fu_417_p_din1;
input  [31:0] grp_fu_417_p_dout0;
output   grp_fu_417_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [68:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] polar_decode_float_int_unsigned_char_reliability_sequence_address0;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce0;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q0;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce1;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q1;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce2;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q2;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce3;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q3;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce4;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q4;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce5;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q5;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce6;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q6;
reg    polar_decode_float_int_unsigned_char_reliability_sequence_ce7;
wire   [31:0] polar_decode_float_int_unsigned_char_reliability_sequence_q7;
wire   [31:0] grp_fu_5085_p1;
reg   [31:0] reg_5100;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state29;
reg   [31:0] reg_5105;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
reg   [31:0] reg_5111;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state33;
wire   [15:0] round_fu_5137_p2;
reg   [15:0] round_reg_8585;
wire    ap_CS_fsm_state5;
wire   [30:0] iter_2_fu_5151_p2;
reg   [30:0] iter_2_reg_8593;
wire    ap_CS_fsm_state6;
wire   [3:0] depth_1_fu_5167_p2;
reg   [3:0] depth_1_reg_8601;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln145_fu_5173_p1;
reg   [63:0] zext_ln145_reg_8606;
wire    ap_CS_fsm_state8;
reg   [3:0] depth_reg_4840;
wire   [5:0] add_ln145_fu_5183_p2;
reg   [5:0] add_ln145_reg_8617;
wire   [0:0] icmp_ln145_fu_5177_p2;
wire   [63:0] zext_ln136_fu_5213_p1;
reg   [63:0] zext_ln136_reg_8642;
wire   [5:0] add_ln136_fu_5223_p2;
reg   [5:0] add_ln136_reg_8653;
wire   [0:0] icmp_ln136_fu_5217_p2;
wire   [63:0] zext_ln127_fu_5253_p1;
reg   [63:0] zext_ln127_reg_8678;
wire   [5:0] add_ln127_fu_5263_p2;
reg   [5:0] add_ln127_reg_8689;
wire   [0:0] icmp_ln127_fu_5257_p2;
wire   [63:0] zext_ln118_fu_5293_p1;
reg   [63:0] zext_ln118_reg_8714;
wire   [5:0] add_ln118_fu_5303_p2;
reg   [5:0] add_ln118_reg_8725;
wire   [0:0] icmp_ln118_fu_5297_p2;
wire   [63:0] zext_ln109_fu_5333_p1;
reg   [63:0] zext_ln109_reg_8750;
wire   [5:0] add_ln109_fu_5343_p2;
reg   [5:0] add_ln109_reg_8761;
wire   [0:0] icmp_ln109_fu_5337_p2;
wire   [63:0] zext_ln100_fu_5373_p1;
reg   [63:0] zext_ln100_reg_8786;
wire   [5:0] add_ln100_fu_5383_p2;
reg   [5:0] add_ln100_reg_8797;
wire   [0:0] icmp_ln100_fu_5377_p2;
wire   [63:0] zext_ln91_fu_5413_p1;
reg   [63:0] zext_ln91_reg_8822;
wire   [5:0] add_ln91_fu_5423_p2;
reg   [5:0] add_ln91_reg_8833;
wire   [0:0] icmp_ln91_fu_5417_p2;
wire   [63:0] zext_ln82_fu_5453_p1;
reg   [63:0] zext_ln82_reg_8858;
wire   [5:0] add_ln82_fu_5463_p2;
reg   [5:0] add_ln82_reg_8869;
wire   [0:0] icmp_ln82_fu_5457_p2;
wire   [63:0] zext_ln73_fu_5493_p1;
reg   [63:0] zext_ln73_reg_8894;
wire   [5:0] add_ln73_fu_5503_p2;
reg   [5:0] add_ln73_reg_8905;
wire   [0:0] icmp_ln73_fu_5497_p2;
wire   [63:0] zext_ln64_fu_5533_p1;
reg   [63:0] zext_ln64_reg_8930;
wire   [5:0] add_ln64_fu_5543_p2;
reg   [5:0] add_ln64_reg_8941;
wire   [0:0] icmp_ln64_fu_5537_p2;
wire   [63:0] zext_ln154_fu_5573_p1;
reg   [63:0] zext_ln154_reg_8966;
wire   [5:0] add_ln154_fu_5583_p2;
reg   [5:0] add_ln154_reg_8977;
wire   [0:0] icmp_ln154_fu_5577_p2;
wire   [63:0] zext_ln55_fu_5613_p1;
reg   [63:0] zext_ln55_reg_9002;
wire   [5:0] add_ln55_fu_5623_p2;
reg   [5:0] add_ln55_reg_9013;
wire   [0:0] icmp_ln55_fu_5617_p2;
wire   [63:0] zext_ln163_fu_5653_p1;
reg   [63:0] zext_ln163_reg_9038;
wire    ap_CS_fsm_state21;
wire   [5:0] add_ln163_fu_5667_p2;
reg   [5:0] add_ln163_reg_9047;
wire   [0:0] icmp_ln163_fu_5661_p2;
wire   [31:0] right_up_q0;
reg   [31:0] right_up_2_reg_9072;
wire    ap_CS_fsm_state22;
wire   [31:0] right_down_q0;
wire   [31:0] left_up_q0;
reg   [31:0] left_up_2_reg_9084;
wire   [31:0] left_down_q0;
reg   [31:0] left_down_1_reg_9091;
wire  signed [3:0] sext_ln999_fu_5698_p1;
reg  signed [3:0] sext_ln999_reg_9096;
wire    ap_CS_fsm_state23;
wire   [31:0] select_ln999_1_fu_5750_p3;
reg   [31:0] select_ln999_1_reg_9101;
wire  signed [31:0] sext_ln999_3_fu_5792_p1;
wire   [31:0] select_ln999_3_fu_5845_p3;
reg   [31:0] select_ln999_3_reg_9114;
reg   [31:0] fi_reg_9121;
wire    ap_CS_fsm_state25;
wire   [31:0] bitcast_ln995_fu_5852_p1;
reg   [31:0] bitcast_ln995_reg_9128;
wire  signed [31:0] sext_ln999_2_fu_5886_p1;
wire   [0:0] icmp_ln999_fu_5905_p2;
reg   [0:0] icmp_ln999_reg_9138;
wire   [0:0] icmp_ln999_1_fu_5911_p2;
reg   [0:0] icmp_ln999_1_reg_9143;
wire   [0:0] or_ln999_3_fu_5946_p2;
reg   [0:0] or_ln999_3_reg_9148;
wire   [31:0] select_ln999_4_fu_5999_p3;
reg   [31:0] select_ln999_4_reg_9153;
wire   [31:0] select_ln999_fu_6024_p3;
reg   [31:0] select_ln999_reg_9158;
wire    ap_CS_fsm_state27;
wire   [31:0] select_ln999_2_fu_6078_p3;
reg   [31:0] select_ln999_2_reg_9165;
reg   [11:0] dst_idx_load_reg_9170;
wire    ap_CS_fsm_state68;
reg   [5:0] llr_address0;
reg    llr_ce0;
reg    llr_we0;
wire   [31:0] llr_q0;
reg   [5:0] shared_memory_0_address0;
reg    shared_memory_0_ce0;
reg    shared_memory_0_we0;
reg   [31:0] shared_memory_0_d0;
wire   [31:0] shared_memory_0_q0;
reg   [5:0] shared_memory_0_address1;
reg    shared_memory_0_ce1;
reg    shared_memory_0_we1;
reg   [31:0] shared_memory_0_d1;
reg   [5:0] shared_memory_1_address0;
reg    shared_memory_1_ce0;
reg    shared_memory_1_we0;
reg   [31:0] shared_memory_1_d0;
wire   [31:0] shared_memory_1_q0;
reg   [5:0] shared_memory_1_address1;
reg    shared_memory_1_ce1;
reg    shared_memory_1_we1;
reg   [31:0] shared_memory_1_d1;
wire   [31:0] shared_memory_1_q1;
reg   [5:0] shared_memory_2_address0;
reg    shared_memory_2_ce0;
reg    shared_memory_2_we0;
reg   [31:0] shared_memory_2_d0;
wire   [31:0] shared_memory_2_q0;
reg   [5:0] shared_memory_2_address1;
reg    shared_memory_2_ce1;
reg    shared_memory_2_we1;
reg   [31:0] shared_memory_2_d1;
wire   [31:0] shared_memory_2_q1;
reg   [5:0] shared_memory_3_address0;
reg    shared_memory_3_ce0;
reg    shared_memory_3_we0;
reg   [31:0] shared_memory_3_d0;
wire   [31:0] shared_memory_3_q0;
reg   [5:0] shared_memory_3_address1;
reg    shared_memory_3_ce1;
reg    shared_memory_3_we1;
reg   [31:0] shared_memory_3_d1;
wire   [31:0] shared_memory_3_q1;
reg   [5:0] shared_memory_4_address0;
reg    shared_memory_4_ce0;
reg    shared_memory_4_we0;
reg   [31:0] shared_memory_4_d0;
wire   [31:0] shared_memory_4_q0;
reg   [5:0] shared_memory_4_address1;
reg    shared_memory_4_ce1;
reg    shared_memory_4_we1;
reg   [31:0] shared_memory_4_d1;
wire   [31:0] shared_memory_4_q1;
reg   [5:0] shared_memory_5_address0;
reg    shared_memory_5_ce0;
reg    shared_memory_5_we0;
reg   [31:0] shared_memory_5_d0;
wire   [31:0] shared_memory_5_q0;
reg   [5:0] shared_memory_5_address1;
reg    shared_memory_5_ce1;
reg    shared_memory_5_we1;
reg   [31:0] shared_memory_5_d1;
wire   [31:0] shared_memory_5_q1;
reg   [5:0] L_rx_llr_address0;
reg    L_rx_llr_ce0;
reg    L_rx_llr_we0;
reg   [31:0] L_rx_llr_d0;
wire   [31:0] L_rx_llr_q0;
reg   [5:0] L_rx_llr_address1;
reg    L_rx_llr_ce1;
wire   [31:0] L_rx_llr_q1;
reg   [5:0] R_tx_llr_address0;
reg    R_tx_llr_ce0;
reg    R_tx_llr_we0;
reg   [31:0] R_tx_llr_d0;
wire   [31:0] R_tx_llr_q0;
reg   [5:0] R_tx_llr_address1;
reg    R_tx_llr_ce1;
wire   [31:0] R_tx_llr_q1;
reg   [4:0] left_up_address0;
reg    left_up_ce0;
reg    left_up_we0;
reg   [31:0] left_up_d0;
reg   [4:0] right_up_address0;
reg    right_up_ce0;
reg    right_up_we0;
reg   [31:0] right_up_d0;
reg   [4:0] left_down_address0;
reg    left_down_ce0;
reg    left_down_we0;
reg   [31:0] left_down_d0;
reg   [4:0] right_down_address0;
reg    right_down_ce0;
reg    right_down_we0;
reg   [31:0] right_down_d0;
reg   [4:0] result_xor_address0;
reg    result_xor_ce0;
wire   [31:0] result_xor_q0;
reg   [4:0] result_xor_address1;
reg    result_xor_ce1;
reg    result_xor_we1;
wire   [31:0] result_xor_q1;
reg   [4:0] result_rep_address0;
reg    result_rep_ce0;
reg    result_rep_we0;
wire   [31:0] result_rep_q0;
reg   [4:0] result_rep_address1;
reg    result_rep_ce1;
wire   [31:0] result_rep_q1;
reg   [5:0] u_cap_address0;
reg    u_cap_ce0;
reg    u_cap_we0;
wire   [0:0] u_cap_q0;
reg    u_cap_ce1;
wire   [0:0] u_cap_q1;
reg    u_cap_ce2;
wire   [0:0] u_cap_q2;
reg    u_cap_ce3;
wire   [0:0] u_cap_q3;
reg    u_cap_ce4;
wire   [0:0] u_cap_q4;
reg    u_cap_ce5;
wire   [0:0] u_cap_q5;
reg    u_cap_ce6;
wire   [0:0] u_cap_q6;
reg    u_cap_ce7;
wire   [0:0] u_cap_q7;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_done;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_idle;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_ready;
wire   [15:0] grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_src_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_src_ce0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_ce0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_we0;
wire   [31:0] grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_d0;
wire    grp_polar_decode_Pipeline_2_fu_5003_ap_start;
wire    grp_polar_decode_Pipeline_2_fu_5003_ap_done;
wire    grp_polar_decode_Pipeline_2_fu_5003_ap_idle;
wire    grp_polar_decode_Pipeline_2_fu_5003_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_address0;
wire    grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_ce0;
wire    grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_we0;
wire   [31:0] grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_d0;
wire    grp_polar_decode_Pipeline_3_fu_5008_ap_start;
wire    grp_polar_decode_Pipeline_3_fu_5008_ap_done;
wire    grp_polar_decode_Pipeline_3_fu_5008_ap_idle;
wire    grp_polar_decode_Pipeline_3_fu_5008_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_address0;
wire    grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_ce0;
wire    grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_we0;
wire   [31:0] grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_d0;
wire    grp_polar_decode_Pipeline_4_fu_5013_ap_start;
wire    grp_polar_decode_Pipeline_4_fu_5013_ap_done;
wire    grp_polar_decode_Pipeline_4_fu_5013_ap_idle;
wire    grp_polar_decode_Pipeline_4_fu_5013_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_address0;
wire    grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_ce0;
wire    grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_we0;
wire   [31:0] grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_d0;
wire    grp_polar_decode_Pipeline_5_fu_5018_ap_start;
wire    grp_polar_decode_Pipeline_5_fu_5018_ap_done;
wire    grp_polar_decode_Pipeline_5_fu_5018_ap_idle;
wire    grp_polar_decode_Pipeline_5_fu_5018_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_address0;
wire    grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_ce0;
wire    grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_we0;
wire   [31:0] grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_d0;
wire    grp_polar_decode_Pipeline_6_fu_5023_ap_start;
wire    grp_polar_decode_Pipeline_6_fu_5023_ap_done;
wire    grp_polar_decode_Pipeline_6_fu_5023_ap_idle;
wire    grp_polar_decode_Pipeline_6_fu_5023_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_address0;
wire    grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_ce0;
wire    grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_we0;
wire   [31:0] grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_d0;
wire    grp_polar_decode_Pipeline_7_fu_5028_ap_start;
wire    grp_polar_decode_Pipeline_7_fu_5028_ap_done;
wire    grp_polar_decode_Pipeline_7_fu_5028_ap_idle;
wire    grp_polar_decode_Pipeline_7_fu_5028_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_address0;
wire    grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_ce0;
wire    grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_we0;
wire   [31:0] grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_d0;
wire    grp_polar_decode_Pipeline_8_fu_5033_ap_start;
wire    grp_polar_decode_Pipeline_8_fu_5033_ap_done;
wire    grp_polar_decode_Pipeline_8_fu_5033_ap_idle;
wire    grp_polar_decode_Pipeline_8_fu_5033_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_address0;
wire    grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_ce0;
wire    grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_we0;
wire   [31:0] grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_d0;
wire    grp_polar_decode_Pipeline_9_fu_5038_ap_start;
wire    grp_polar_decode_Pipeline_9_fu_5038_ap_done;
wire    grp_polar_decode_Pipeline_9_fu_5038_ap_idle;
wire    grp_polar_decode_Pipeline_9_fu_5038_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_address0;
wire    grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_ce0;
wire    grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_we0;
wire   [31:0] grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_d0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_done;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_idle;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_llr_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_llr_ce0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_ce0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_we0;
wire   [31:0] grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_d0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_done;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_idle;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_ce0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_we0;
wire   [31:0] grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_d0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_polar_decode_float_int_unsigned_char_reliability_sequence_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_polar_decode_float_int_unsigned_char_reliability_sequence_ce0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_done;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_idle;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_shared_memory_0_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_shared_memory_0_ce0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_R_tx_llr_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_R_tx_llr_ce0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_ce0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_we0;
wire   [0:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_d0;
wire   [31:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_din0;
wire   [31:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_din1;
wire   [1:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_opcode;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_ce;
wire   [31:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_din0;
wire   [31:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_din1;
wire   [4:0] grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_opcode;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_ce;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_done;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_idle;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_ready;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address1;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce1;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address2;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce2;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address3;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce3;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address4;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce4;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address5;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce5;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address6;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce6;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address7;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce7;
wire   [11:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_ce0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_we0;
wire   [7:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_d0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address0;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce0;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address1;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce1;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address2;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce2;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address3;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce3;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address4;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce4;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address5;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce5;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address6;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce6;
wire   [5:0] grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address7;
wire    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce7;
reg   [30:0] iter_reg_4829;
reg    ap_block_state5_on_subcall_done;
wire   [0:0] icmp_ln50_fu_5161_p2;
wire   [3:0] ap_phi_mux_depth_phi_fu_4844_p4;
wire   [0:0] icmp_ln48_fu_5146_p2;
wire    ap_CS_fsm_state66;
reg   [5:0] pe_num_10_reg_4852;
wire    ap_CS_fsm_state9;
reg   [5:0] pe_num_9_reg_4863;
wire    ap_CS_fsm_state10;
reg   [5:0] pe_num_8_reg_4874;
wire    ap_CS_fsm_state11;
reg   [5:0] pe_num_7_reg_4885;
wire    ap_CS_fsm_state12;
reg   [5:0] pe_num_6_reg_4896;
wire    ap_CS_fsm_state13;
reg   [5:0] pe_num_5_reg_4907;
wire    ap_CS_fsm_state14;
reg   [5:0] pe_num_4_reg_4918;
wire    ap_CS_fsm_state15;
reg   [5:0] pe_num_3_reg_4929;
wire    ap_CS_fsm_state16;
reg   [5:0] pe_num_2_reg_4940;
wire    ap_CS_fsm_state17;
reg   [5:0] pe_num_1_reg_4951;
wire    ap_CS_fsm_state18;
reg   [5:0] pe_num_11_reg_4962;
wire    ap_CS_fsm_state19;
reg   [5:0] pe_num_reg_4973;
wire    ap_CS_fsm_state20;
reg   [5:0] pe_num_12_reg_4984;
wire    ap_CS_fsm_state34;
reg    grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln26_fu_5131_p2;
wire    ap_CS_fsm_state3;
reg    grp_polar_decode_Pipeline_2_fu_5003_ap_start_reg;
reg    grp_polar_decode_Pipeline_3_fu_5008_ap_start_reg;
reg    grp_polar_decode_Pipeline_4_fu_5013_ap_start_reg;
reg    grp_polar_decode_Pipeline_5_fu_5018_ap_start_reg;
reg    grp_polar_decode_Pipeline_6_fu_5023_ap_start_reg;
reg    grp_polar_decode_Pipeline_7_fu_5028_ap_start_reg;
reg    grp_polar_decode_Pipeline_8_fu_5033_ap_start_reg;
reg    grp_polar_decode_Pipeline_9_fu_5038_ap_start_reg;
reg    grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start_reg;
reg    grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg;
wire    ap_CS_fsm_state67;
reg    grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start_reg;
wire    ap_CS_fsm_state69;
wire   [63:0] zext_ln147_fu_5195_p1;
wire   [63:0] zext_ln148_fu_5207_p1;
wire   [63:0] zext_ln138_fu_5235_p1;
wire   [63:0] zext_ln139_fu_5247_p1;
wire   [63:0] zext_ln129_fu_5275_p1;
wire   [63:0] zext_ln130_fu_5287_p1;
wire   [63:0] zext_ln120_fu_5315_p1;
wire   [63:0] zext_ln121_fu_5327_p1;
wire   [63:0] zext_ln111_fu_5355_p1;
wire   [63:0] zext_ln112_fu_5367_p1;
wire   [63:0] zext_ln102_fu_5395_p1;
wire   [63:0] zext_ln103_fu_5407_p1;
wire   [63:0] zext_ln93_fu_5435_p1;
wire   [63:0] zext_ln94_fu_5447_p1;
wire   [63:0] zext_ln84_fu_5475_p1;
wire   [63:0] zext_ln85_fu_5487_p1;
wire   [63:0] zext_ln75_fu_5515_p1;
wire   [63:0] zext_ln76_fu_5527_p1;
wire   [63:0] zext_ln66_fu_5555_p1;
wire   [63:0] zext_ln67_fu_5567_p1;
wire   [63:0] zext_ln156_fu_5595_p1;
wire   [63:0] zext_ln157_fu_5607_p1;
wire   [63:0] zext_ln57_fu_5635_p1;
wire   [63:0] zext_ln58_fu_5647_p1;
reg   [15:0] round_1_fu_276;
reg   [11:0] dst_idx_fu_280;
wire   [11:0] add_ln984_fu_6088_p2;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
reg   [31:0] grp_fu_5073_p0;
reg   [31:0] grp_fu_5073_p1;
reg   [31:0] grp_fu_5080_p0;
reg   [31:0] grp_fu_5080_p1;
wire    ap_CS_fsm_state32;
reg  signed [31:0] grp_fu_5085_p0;
reg   [31:0] grp_fu_5088_p0;
reg   [31:0] grp_fu_5088_p1;
wire   [31:0] zext_ln48_fu_5142_p1;
wire   [5:0] shl_ln147_fu_5189_p2;
wire   [5:0] or_ln148_fu_5201_p2;
wire   [5:0] shl_ln138_fu_5229_p2;
wire   [5:0] or_ln139_fu_5241_p2;
wire   [5:0] shl_ln129_fu_5269_p2;
wire   [5:0] or_ln130_fu_5281_p2;
wire   [5:0] shl_ln120_fu_5309_p2;
wire   [5:0] or_ln121_fu_5321_p2;
wire   [5:0] shl_ln111_fu_5349_p2;
wire   [5:0] or_ln112_fu_5361_p2;
wire   [5:0] shl_ln102_fu_5389_p2;
wire   [5:0] or_ln103_fu_5401_p2;
wire   [5:0] shl_ln93_fu_5429_p2;
wire   [5:0] or_ln94_fu_5441_p2;
wire   [5:0] shl_ln84_fu_5469_p2;
wire   [5:0] or_ln85_fu_5481_p2;
wire   [5:0] shl_ln75_fu_5509_p2;
wire   [5:0] or_ln76_fu_5521_p2;
wire   [5:0] shl_ln66_fu_5549_p2;
wire   [5:0] or_ln67_fu_5561_p2;
wire   [5:0] shl_ln156_fu_5589_p2;
wire   [5:0] or_ln157_fu_5601_p2;
wire   [5:0] shl_ln57_fu_5629_p2;
wire   [5:0] or_ln58_fu_5641_p2;
wire   [31:0] bitcast_ln995_1_fu_5673_p1;
wire   [0:0] tmp_12_fu_5676_p3;
wire   [1:0] and_ln995_1_fu_5684_p3;
wire  signed [1:0] sub_ln995_1_fu_5692_p2;
wire   [7:0] tmp_4_fu_5702_p4;
wire   [22:0] trunc_ln999_1_fu_5712_p1;
wire   [0:0] icmp_ln999_3_fu_5722_p2;
wire   [0:0] icmp_ln999_2_fu_5716_p2;
wire   [0:0] or_ln999_1_fu_5728_p2;
wire   [0:0] grp_fu_5088_p2;
wire   [31:0] xor_ln999_1_fu_5740_p2;
wire   [0:0] and_ln999_1_fu_5734_p2;
wire   [31:0] bitcast_ln999_1_fu_5746_p1;
wire   [31:0] bitcast_ln995_2_fu_5757_p1;
wire   [0:0] tmp_13_fu_5760_p3;
wire   [1:0] and_ln995_2_fu_5768_p3;
wire  signed [1:0] sub_ln995_2_fu_5776_p2;
wire   [3:0] mul_ln999_1_fu_5786_p2;
wire   [7:0] tmp_9_fu_5797_p4;
wire   [22:0] trunc_ln999_4_fu_5807_p1;
wire   [0:0] icmp_ln999_9_fu_5817_p2;
wire   [0:0] icmp_ln999_8_fu_5811_p2;
wire   [0:0] or_ln999_4_fu_5823_p2;
wire   [0:0] grp_fu_5094_p2;
wire   [31:0] xor_ln999_2_fu_5835_p2;
wire   [0:0] and_ln999_4_fu_5829_p2;
wire   [31:0] bitcast_ln999_2_fu_5841_p1;
wire   [0:0] tmp_fu_5855_p3;
wire   [1:0] and_ln_fu_5863_p3;
wire  signed [1:0] sub_ln995_fu_5871_p2;
wire  signed [1:0] mul_ln999_fu_5881_p1;
wire   [3:0] mul_ln999_fu_5881_p2;
wire   [7:0] tmp_2_fu_5891_p4;
wire   [22:0] trunc_ln999_fu_5901_p1;
wire   [31:0] bitcast_ln999_4_fu_5917_p1;
wire   [7:0] tmp_7_fu_5920_p4;
wire   [22:0] trunc_ln999_3_fu_5930_p1;
wire   [0:0] icmp_ln999_7_fu_5940_p2;
wire   [0:0] icmp_ln999_6_fu_5934_p2;
wire   [31:0] bitcast_ln999_5_fu_5952_p1;
wire   [7:0] tmp_1_fu_5955_p4;
wire   [22:0] trunc_ln999_5_fu_5965_p1;
wire   [0:0] icmp_ln999_11_fu_5975_p2;
wire   [0:0] icmp_ln999_10_fu_5969_p2;
wire   [0:0] or_ln999_5_fu_5981_p2;
wire   [0:0] and_ln999_5_fu_5987_p2;
wire   [0:0] and_ln999_6_fu_5993_p2;
wire   [0:0] or_ln999_fu_6005_p2;
wire   [31:0] xor_ln999_fu_6015_p2;
wire   [0:0] and_ln999_fu_6009_p2;
wire   [31:0] bitcast_ln999_fu_6020_p1;
wire   [31:0] bitcast_ln999_3_fu_6032_p1;
wire   [7:0] tmp_6_fu_6035_p4;
wire   [22:0] trunc_ln999_2_fu_6045_p1;
wire   [0:0] icmp_ln999_5_fu_6055_p2;
wire   [0:0] icmp_ln999_4_fu_6049_p2;
wire   [0:0] or_ln999_2_fu_6061_p2;
wire   [0:0] and_ln999_2_fu_6067_p2;
wire   [0:0] and_ln999_3_fu_6072_p2;
reg    grp_fu_5073_ce;
reg    grp_fu_5088_ce;
reg   [4:0] grp_fu_5088_opcode;
reg   [68:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
reg    ap_condition_1357;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 69'd1;
#0 grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_2_fu_5003_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_3_fu_5008_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_4_fu_5013_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_5_fu_5018_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_6_fu_5023_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_7_fu_5028_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_8_fu_5033_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_9_fu_5038_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg = 1'b0;
#0 grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start_reg = 1'b0;
end

top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_decode_float_int_unsigned_char_reliability_sequence_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_decode_float_int_unsigned_char_reliability_sequence_address0),
    .ce0(polar_decode_float_int_unsigned_char_reliability_sequence_ce0),
    .q0(polar_decode_float_int_unsigned_char_reliability_sequence_q0),
    .address1(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address1),
    .ce1(polar_decode_float_int_unsigned_char_reliability_sequence_ce1),
    .q1(polar_decode_float_int_unsigned_char_reliability_sequence_q1),
    .address2(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address2),
    .ce2(polar_decode_float_int_unsigned_char_reliability_sequence_ce2),
    .q2(polar_decode_float_int_unsigned_char_reliability_sequence_q2),
    .address3(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address3),
    .ce3(polar_decode_float_int_unsigned_char_reliability_sequence_ce3),
    .q3(polar_decode_float_int_unsigned_char_reliability_sequence_q3),
    .address4(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address4),
    .ce4(polar_decode_float_int_unsigned_char_reliability_sequence_ce4),
    .q4(polar_decode_float_int_unsigned_char_reliability_sequence_q4),
    .address5(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address5),
    .ce5(polar_decode_float_int_unsigned_char_reliability_sequence_ce5),
    .q5(polar_decode_float_int_unsigned_char_reliability_sequence_q5),
    .address6(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address6),
    .ce6(polar_decode_float_int_unsigned_char_reliability_sequence_ce6),
    .q6(polar_decode_float_int_unsigned_char_reliability_sequence_q6),
    .address7(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address7),
    .ce7(polar_decode_float_int_unsigned_char_reliability_sequence_ce7),
    .q7(polar_decode_float_int_unsigned_char_reliability_sequence_q7)
);

top_polar_decode_llr_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
llr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(llr_address0),
    .ce0(llr_ce0),
    .we0(llr_we0),
    .d0(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_d0),
    .q0(llr_q0)
);

top_polar_decode_shared_memory_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
shared_memory_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shared_memory_0_address0),
    .ce0(shared_memory_0_ce0),
    .we0(shared_memory_0_we0),
    .d0(shared_memory_0_d0),
    .q0(shared_memory_0_q0),
    .address1(shared_memory_0_address1),
    .ce1(shared_memory_0_ce1),
    .we1(shared_memory_0_we1),
    .d1(shared_memory_0_d1)
);

top_polar_decode_shared_memory_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
shared_memory_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shared_memory_1_address0),
    .ce0(shared_memory_1_ce0),
    .we0(shared_memory_1_we0),
    .d0(shared_memory_1_d0),
    .q0(shared_memory_1_q0),
    .address1(shared_memory_1_address1),
    .ce1(shared_memory_1_ce1),
    .we1(shared_memory_1_we1),
    .d1(shared_memory_1_d1),
    .q1(shared_memory_1_q1)
);

top_polar_decode_shared_memory_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
shared_memory_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shared_memory_2_address0),
    .ce0(shared_memory_2_ce0),
    .we0(shared_memory_2_we0),
    .d0(shared_memory_2_d0),
    .q0(shared_memory_2_q0),
    .address1(shared_memory_2_address1),
    .ce1(shared_memory_2_ce1),
    .we1(shared_memory_2_we1),
    .d1(shared_memory_2_d1),
    .q1(shared_memory_2_q1)
);

top_polar_decode_shared_memory_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
shared_memory_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shared_memory_3_address0),
    .ce0(shared_memory_3_ce0),
    .we0(shared_memory_3_we0),
    .d0(shared_memory_3_d0),
    .q0(shared_memory_3_q0),
    .address1(shared_memory_3_address1),
    .ce1(shared_memory_3_ce1),
    .we1(shared_memory_3_we1),
    .d1(shared_memory_3_d1),
    .q1(shared_memory_3_q1)
);

top_polar_decode_shared_memory_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
shared_memory_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shared_memory_4_address0),
    .ce0(shared_memory_4_ce0),
    .we0(shared_memory_4_we0),
    .d0(shared_memory_4_d0),
    .q0(shared_memory_4_q0),
    .address1(shared_memory_4_address1),
    .ce1(shared_memory_4_ce1),
    .we1(shared_memory_4_we1),
    .d1(shared_memory_4_d1),
    .q1(shared_memory_4_q1)
);

top_polar_decode_shared_memory_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
shared_memory_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shared_memory_5_address0),
    .ce0(shared_memory_5_ce0),
    .we0(shared_memory_5_we0),
    .d0(shared_memory_5_d0),
    .q0(shared_memory_5_q0),
    .address1(shared_memory_5_address1),
    .ce1(shared_memory_5_ce1),
    .we1(shared_memory_5_we1),
    .d1(shared_memory_5_d1),
    .q1(shared_memory_5_q1)
);

top_polar_decode_L_rx_llr_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
L_rx_llr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L_rx_llr_address0),
    .ce0(L_rx_llr_ce0),
    .we0(L_rx_llr_we0),
    .d0(L_rx_llr_d0),
    .q0(L_rx_llr_q0),
    .address1(L_rx_llr_address1),
    .ce1(L_rx_llr_ce1),
    .q1(L_rx_llr_q1)
);

top_polar_decode_L_rx_llr_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
R_tx_llr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(R_tx_llr_address0),
    .ce0(R_tx_llr_ce0),
    .we0(R_tx_llr_we0),
    .d0(R_tx_llr_d0),
    .q0(R_tx_llr_q0),
    .address1(R_tx_llr_address1),
    .ce1(R_tx_llr_ce1),
    .q1(R_tx_llr_q1)
);

top_polar_decode_left_up_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
left_up_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(left_up_address0),
    .ce0(left_up_ce0),
    .we0(left_up_we0),
    .d0(left_up_d0),
    .q0(left_up_q0)
);

top_polar_decode_left_up_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
right_up_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(right_up_address0),
    .ce0(right_up_ce0),
    .we0(right_up_we0),
    .d0(right_up_d0),
    .q0(right_up_q0)
);

top_polar_decode_left_up_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
left_down_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(left_down_address0),
    .ce0(left_down_ce0),
    .we0(left_down_we0),
    .d0(left_down_d0),
    .q0(left_down_q0)
);

top_polar_decode_left_up_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
right_down_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(right_down_address0),
    .ce0(right_down_ce0),
    .we0(right_down_we0),
    .d0(right_down_d0),
    .q0(right_down_q0)
);

top_polar_decode_result_xor_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
result_xor_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(result_xor_address0),
    .ce0(result_xor_ce0),
    .q0(result_xor_q0),
    .address1(result_xor_address1),
    .ce1(result_xor_ce1),
    .we1(result_xor_we1),
    .d1(reg_5111),
    .q1(result_xor_q1)
);

top_polar_decode_result_rep_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
result_rep_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(result_rep_address0),
    .ce0(result_rep_ce0),
    .we0(result_rep_we0),
    .d0(grp_fu_448_p_dout0),
    .q0(result_rep_q0),
    .address1(result_rep_address1),
    .ce1(result_rep_ce1),
    .q1(result_rep_q1)
);

top_polar_decode_u_cap_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
u_cap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(u_cap_address0),
    .ce0(u_cap_ce0),
    .we0(u_cap_we0),
    .d0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_d0),
    .q0(u_cap_q0),
    .address1(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address1),
    .ce1(u_cap_ce1),
    .q1(u_cap_q1),
    .address2(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address2),
    .ce2(u_cap_ce2),
    .q2(u_cap_q2),
    .address3(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address3),
    .ce3(u_cap_ce3),
    .q3(u_cap_q3),
    .address4(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address4),
    .ce4(u_cap_ce4),
    .q4(u_cap_q4),
    .address5(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address5),
    .ce5(u_cap_ce5),
    .q5(u_cap_q5),
    .address6(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address6),
    .ce6(u_cap_ce6),
    .q6(u_cap_q6),
    .address7(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address7),
    .ce7(u_cap_ce7),
    .q7(u_cap_q7)
);

top_polar_decode_Pipeline_VITIS_LOOP_28_2 grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start),
    .ap_done(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_ready),
    .round_1(round_1_fu_276),
    .src_address0(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_src_address0),
    .src_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_src_ce0),
    .src_q0(src_q0),
    .llr_address0(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_address0),
    .llr_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_ce0),
    .llr_we0(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_we0),
    .llr_d0(grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_d0)
);

top_polar_decode_Pipeline_2 grp_polar_decode_Pipeline_2_fu_5003(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_2_fu_5003_ap_start),
    .ap_done(grp_polar_decode_Pipeline_2_fu_5003_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_2_fu_5003_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_2_fu_5003_ap_ready),
    .shared_memory_0_address0(grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_address0),
    .shared_memory_0_ce0(grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_ce0),
    .shared_memory_0_we0(grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_we0),
    .shared_memory_0_d0(grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_d0)
);

top_polar_decode_Pipeline_3 grp_polar_decode_Pipeline_3_fu_5008(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_3_fu_5008_ap_start),
    .ap_done(grp_polar_decode_Pipeline_3_fu_5008_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_3_fu_5008_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_3_fu_5008_ap_ready),
    .shared_memory_1_address0(grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_address0),
    .shared_memory_1_ce0(grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_ce0),
    .shared_memory_1_we0(grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_we0),
    .shared_memory_1_d0(grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_d0)
);

top_polar_decode_Pipeline_4 grp_polar_decode_Pipeline_4_fu_5013(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_4_fu_5013_ap_start),
    .ap_done(grp_polar_decode_Pipeline_4_fu_5013_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_4_fu_5013_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_4_fu_5013_ap_ready),
    .shared_memory_2_address0(grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_address0),
    .shared_memory_2_ce0(grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_ce0),
    .shared_memory_2_we0(grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_we0),
    .shared_memory_2_d0(grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_d0)
);

top_polar_decode_Pipeline_5 grp_polar_decode_Pipeline_5_fu_5018(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_5_fu_5018_ap_start),
    .ap_done(grp_polar_decode_Pipeline_5_fu_5018_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_5_fu_5018_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_5_fu_5018_ap_ready),
    .shared_memory_3_address0(grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_address0),
    .shared_memory_3_ce0(grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_ce0),
    .shared_memory_3_we0(grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_we0),
    .shared_memory_3_d0(grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_d0)
);

top_polar_decode_Pipeline_6 grp_polar_decode_Pipeline_6_fu_5023(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_6_fu_5023_ap_start),
    .ap_done(grp_polar_decode_Pipeline_6_fu_5023_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_6_fu_5023_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_6_fu_5023_ap_ready),
    .shared_memory_4_address0(grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_address0),
    .shared_memory_4_ce0(grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_ce0),
    .shared_memory_4_we0(grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_we0),
    .shared_memory_4_d0(grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_d0)
);

top_polar_decode_Pipeline_7 grp_polar_decode_Pipeline_7_fu_5028(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_7_fu_5028_ap_start),
    .ap_done(grp_polar_decode_Pipeline_7_fu_5028_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_7_fu_5028_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_7_fu_5028_ap_ready),
    .shared_memory_5_address0(grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_address0),
    .shared_memory_5_ce0(grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_ce0),
    .shared_memory_5_we0(grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_we0),
    .shared_memory_5_d0(grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_d0)
);

top_polar_decode_Pipeline_8 grp_polar_decode_Pipeline_8_fu_5033(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_8_fu_5033_ap_start),
    .ap_done(grp_polar_decode_Pipeline_8_fu_5033_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_8_fu_5033_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_8_fu_5033_ap_ready),
    .L_rx_llr_address0(grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_address0),
    .L_rx_llr_ce0(grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_ce0),
    .L_rx_llr_we0(grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_we0),
    .L_rx_llr_d0(grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_d0)
);

top_polar_decode_Pipeline_9 grp_polar_decode_Pipeline_9_fu_5038(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_9_fu_5038_ap_start),
    .ap_done(grp_polar_decode_Pipeline_9_fu_5038_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_9_fu_5038_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_9_fu_5038_ap_ready),
    .R_tx_llr_address0(grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_address0),
    .R_tx_llr_ce0(grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_ce0),
    .R_tx_llr_we0(grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_we0),
    .R_tx_llr_d0(grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_d0)
);

top_polar_decode_Pipeline_VITIS_LOOP_38_3 grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start),
    .ap_done(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_ready),
    .llr_address0(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_llr_address0),
    .llr_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_llr_ce0),
    .llr_q0(llr_q0),
    .L_rx_llr_address0(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_address0),
    .L_rx_llr_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_ce0),
    .L_rx_llr_we0(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_we0),
    .L_rx_llr_d0(grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_d0)
);

top_polar_decode_Pipeline_VITIS_LOOP_42_4 grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start),
    .ap_done(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_ready),
    .R_tx_llr_address0(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_address0),
    .R_tx_llr_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_ce0),
    .R_tx_llr_we0(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_we0),
    .R_tx_llr_d0(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_d0),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address0(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_polar_decode_float_int_unsigned_char_reliability_sequence_address0),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_polar_decode_float_int_unsigned_char_reliability_sequence_ce0),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q0(polar_decode_float_int_unsigned_char_reliability_sequence_q0)
);

top_polar_decode_Pipeline_VITIS_LOOP_970_20 grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start),
    .ap_done(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_ready),
    .shared_memory_0_address0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_shared_memory_0_address0),
    .shared_memory_0_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_shared_memory_0_ce0),
    .shared_memory_0_q0(shared_memory_0_q0),
    .R_tx_llr_address0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_R_tx_llr_address0),
    .R_tx_llr_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_R_tx_llr_ce0),
    .R_tx_llr_q0(R_tx_llr_q0),
    .u_cap_address0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_address0),
    .u_cap_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_ce0),
    .u_cap_we0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_we0),
    .u_cap_d0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_d0),
    .grp_fu_5073_p_din0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_din0),
    .grp_fu_5073_p_din1(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_din1),
    .grp_fu_5073_p_opcode(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_opcode),
    .grp_fu_5073_p_dout0(grp_fu_448_p_dout0),
    .grp_fu_5073_p_ce(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_ce),
    .grp_fu_5088_p_din0(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_din0),
    .grp_fu_5088_p_din1(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_din1),
    .grp_fu_5088_p_opcode(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_opcode),
    .grp_fu_5088_p_dout0(grp_fu_5088_p2),
    .grp_fu_5088_p_ce(grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_ce)
);

top_polar_decode_Pipeline_VITIS_LOOP_976_21 grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start),
    .ap_done(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_done),
    .ap_idle(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_idle),
    .ap_ready(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_ready),
    .dst_idx(dst_idx_load_reg_9170),
    .u_cap_address0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address0),
    .u_cap_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce0),
    .u_cap_q0(u_cap_q0),
    .u_cap_address1(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address1),
    .u_cap_ce1(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce1),
    .u_cap_q1(u_cap_q1),
    .u_cap_address2(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address2),
    .u_cap_ce2(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce2),
    .u_cap_q2(u_cap_q2),
    .u_cap_address3(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address3),
    .u_cap_ce3(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce3),
    .u_cap_q3(u_cap_q3),
    .u_cap_address4(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address4),
    .u_cap_ce4(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce4),
    .u_cap_q4(u_cap_q4),
    .u_cap_address5(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address5),
    .u_cap_ce5(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce5),
    .u_cap_q5(u_cap_q5),
    .u_cap_address6(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address6),
    .u_cap_ce6(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce6),
    .u_cap_q6(u_cap_q6),
    .u_cap_address7(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address7),
    .u_cap_ce7(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce7),
    .u_cap_q7(u_cap_q7),
    .dst_address0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_address0),
    .dst_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_ce0),
    .dst_we0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_we0),
    .dst_d0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_d0),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address0),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce0(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce0),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q0(polar_decode_float_int_unsigned_char_reliability_sequence_q0),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address1(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address1),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce1(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce1),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q1(polar_decode_float_int_unsigned_char_reliability_sequence_q1),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address2(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address2),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce2(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce2),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q2(polar_decode_float_int_unsigned_char_reliability_sequence_q2),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address3(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address3),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce3(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce3),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q3(polar_decode_float_int_unsigned_char_reliability_sequence_q3),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address4(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address4),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce4(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce4),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q4(polar_decode_float_int_unsigned_char_reliability_sequence_q4),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address5(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address5),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce5(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce5),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q5(polar_decode_float_int_unsigned_char_reliability_sequence_q5),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address6(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address6),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce6(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce6),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q6(polar_decode_float_int_unsigned_char_reliability_sequence_q6),
    .polar_decode_float_int_unsigned_char_reliability_sequence_address7(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address7),
    .polar_decode_float_int_unsigned_char_reliability_sequence_ce7(grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce7),
    .polar_decode_float_int_unsigned_char_reliability_sequence_q7(polar_decode_float_int_unsigned_char_reliability_sequence_q7)
);

top_sitofp_32s_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_4_no_dsp_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5085_p0),
    .ce(1'b1),
    .dout(grp_fu_5085_p1)
);

top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5088_p0),
    .din1(grp_fu_5088_p1),
    .ce(grp_fu_5088_ce),
    .opcode(grp_fu_5088_opcode),
    .dout(grp_fu_5088_p2)
);

top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(right_up_q0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_5094_p2)
);

top_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U194(
    .din0(sub_ln995_1_fu_5692_p2),
    .din1(sub_ln995_2_fu_5776_p2),
    .dout(mul_ln999_1_fu_5786_p2)
);

top_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U195(
    .din0(sub_ln995_fu_5871_p2),
    .din1(mul_ln999_fu_5881_p1),
    .dout(mul_ln999_fu_5881_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_2_fu_5003_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_2_fu_5003_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_2_fu_5003_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_2_fu_5003_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_3_fu_5008_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_3_fu_5008_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_3_fu_5008_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_3_fu_5008_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_4_fu_5013_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_4_fu_5013_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_4_fu_5013_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_4_fu_5013_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_5_fu_5018_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_5_fu_5018_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_5_fu_5018_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_5_fu_5018_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_6_fu_5023_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_6_fu_5023_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_6_fu_5023_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_6_fu_5023_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_7_fu_5028_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_7_fu_5028_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_7_fu_5028_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_7_fu_5028_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_8_fu_5033_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_8_fu_5033_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_8_fu_5033_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_8_fu_5033_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_9_fu_5038_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_9_fu_5038_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_9_fu_5038_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_9_fu_5038_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln26_fu_5131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln48_fu_5146_p2 == 1'd0))) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state68)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start_reg <= 1'b1;
        end else if ((grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_ready == 1'b1)) begin
            grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        depth_reg_4840 <= depth_1_reg_8601;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln48_fu_5146_p2 == 1'd1))) begin
        depth_reg_4840 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        dst_idx_fu_280 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        dst_idx_fu_280 <= add_ln984_fu_6088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln50_fu_5161_p2 == 1'd1))) begin
        iter_reg_4829 <= iter_2_reg_8593;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        iter_reg_4829 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd7) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_10_reg_4852 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pe_num_10_reg_4852 <= add_ln145_reg_8617;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd6) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_11_reg_4962 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        pe_num_11_reg_4962 <= add_ln154_reg_8977;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((((((((((((((((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd0))) | ((icmp_ln145_fu_5177_p2 == 1'd1) & (depth_reg_4840 == 4'd7))) | ((icmp_ln136_fu_5217_p2 == 1'd1) & (depth_reg_4840 == 4'd8))) | ((icmp_ln127_fu_5257_p2 == 1'd1) & (depth_reg_4840 == 4'd9))) | ((icmp_ln118_fu_5297_p2 == 1'd1) & (depth_reg_4840 == 4'd10))) | ((icmp_ln109_fu_5337_p2 == 1'd1) & (depth_reg_4840 == 4'd11))) | ((icmp_ln100_fu_5377_p2 == 1'd1) & (depth_reg_4840 == 4'd5))) | ((icmp_ln91_fu_5417_p2 == 1'd1) & (depth_reg_4840 == 4'd4))) | ((icmp_ln82_fu_5457_p2 == 1'd1) & (depth_reg_4840 == 4'd3))) | ((icmp_ln73_fu_5497_p2 == 1'd1) & (depth_reg_4840 == 4'd2))) | (~(depth_reg_4840 == 4'd0) & ~(depth_reg_4840 == 4'd12) & ~(depth_reg_4840 == 4'd13) & ~(depth_reg_4840 == 4'd14) & ~(depth_reg_4840 == 4'd15) & ~(depth_reg_4840 == 4'd1) & ~(depth_reg_4840 == 4'd2) & ~(depth_reg_4840 == 4'd3) & ~(depth_reg_4840 == 4'd4) & ~(depth_reg_4840 == 4'd5) & ~(depth_reg_4840 == 4'd11) & ~(depth_reg_4840 == 4'd10) & ~(depth_reg_4840 == 4'd9) & ~(depth_reg_4840 == 4'd8) & ~(depth_reg_4840 == 4'd7) & (icmp_ln154_fu_5577_p2 == 1'd1))) | ((icmp_ln64_fu_5537_p2 == 1'd1) & (depth_reg_4840 == 4'd1))))) begin
        pe_num_12_reg_4984 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        pe_num_12_reg_4984 <= add_ln163_reg_9047;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd1) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_1_reg_4951 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pe_num_1_reg_4951 <= add_ln64_reg_8941;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd2) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_2_reg_4940 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        pe_num_2_reg_4940 <= add_ln73_reg_8905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd3) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_3_reg_4929 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        pe_num_3_reg_4929 <= add_ln82_reg_8869;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd4) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_4_reg_4918 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        pe_num_4_reg_4918 <= add_ln91_reg_8833;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd5) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_5_reg_4907 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pe_num_5_reg_4907 <= add_ln100_reg_8797;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd11) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_6_reg_4896 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        pe_num_6_reg_4896 <= add_ln109_reg_8761;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd10) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_7_reg_4885 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_num_7_reg_4885 <= add_ln118_reg_8725;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd9) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_8_reg_4874 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        pe_num_8_reg_4874 <= add_ln127_reg_8689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (ap_phi_mux_depth_phi_fu_4844_p4 == 4'd8) & (icmp_ln50_fu_5161_p2 == 1'd0))) begin
        pe_num_9_reg_4863 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_num_9_reg_4863 <= add_ln136_reg_8653;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & ((((((ap_phi_mux_depth_phi_fu_4844_p4 == 4'd14) & (icmp_ln50_fu_5161_p2 == 1'd0)) | ((ap_phi_mux_depth_phi_fu_4844_p4 == 4'd15) & (icmp_ln50_fu_5161_p2 == 1'd0))) | ((ap_phi_mux_depth_phi_fu_4844_p4 == 4'd13) & (icmp_ln50_fu_5161_p2 == 1'd0))) | ((ap_phi_mux_depth_phi_fu_4844_p4 == 4'd12) & (icmp_ln50_fu_5161_p2 == 1'd0))) | ((ap_phi_mux_depth_phi_fu_4844_p4 == 4'd0) & (icmp_ln50_fu_5161_p2 == 1'd0))))) begin
        pe_num_reg_4973 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        pe_num_reg_4973 <= add_ln55_reg_9013;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        round_1_fu_276 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln48_fu_5146_p2 == 1'd0))) begin
        round_1_fu_276 <= round_reg_8585;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd5))) begin
        add_ln100_reg_8797 <= add_ln100_fu_5383_p2;
        zext_ln100_reg_8786[5 : 0] <= zext_ln100_fu_5373_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd11))) begin
        add_ln109_reg_8761 <= add_ln109_fu_5343_p2;
        zext_ln109_reg_8750[5 : 0] <= zext_ln109_fu_5333_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd10))) begin
        add_ln118_reg_8725 <= add_ln118_fu_5303_p2;
        zext_ln118_reg_8714[5 : 0] <= zext_ln118_fu_5293_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd9))) begin
        add_ln127_reg_8689 <= add_ln127_fu_5263_p2;
        zext_ln127_reg_8678[5 : 0] <= zext_ln127_fu_5253_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd8))) begin
        add_ln136_reg_8653 <= add_ln136_fu_5223_p2;
        zext_ln136_reg_8642[5 : 0] <= zext_ln136_fu_5213_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd7))) begin
        add_ln145_reg_8617 <= add_ln145_fu_5183_p2;
        zext_ln145_reg_8606[5 : 0] <= zext_ln145_fu_5173_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd6))) begin
        add_ln154_reg_8977 <= add_ln154_fu_5583_p2;
        zext_ln154_reg_8966[5 : 0] <= zext_ln154_fu_5573_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln163_reg_9047 <= add_ln163_fu_5667_p2;
        zext_ln163_reg_9038[5 : 0] <= zext_ln163_fu_5653_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((depth_reg_4840 == 4'd0) | ((depth_reg_4840 == 4'd12) | ((depth_reg_4840 == 4'd13) | ((depth_reg_4840 == 4'd14) | (depth_reg_4840 == 4'd15))))))) begin
        add_ln55_reg_9013 <= add_ln55_fu_5623_p2;
        zext_ln55_reg_9002[5 : 0] <= zext_ln55_fu_5613_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd1))) begin
        add_ln64_reg_8941 <= add_ln64_fu_5543_p2;
        zext_ln64_reg_8930[5 : 0] <= zext_ln64_fu_5533_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd2))) begin
        add_ln73_reg_8905 <= add_ln73_fu_5503_p2;
        zext_ln73_reg_8894[5 : 0] <= zext_ln73_fu_5493_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd3))) begin
        add_ln82_reg_8869 <= add_ln82_fu_5463_p2;
        zext_ln82_reg_8858[5 : 0] <= zext_ln82_fu_5453_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (depth_reg_4840 == 4'd4))) begin
        add_ln91_reg_8833 <= add_ln91_fu_5423_p2;
        zext_ln91_reg_8822[5 : 0] <= zext_ln91_fu_5413_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        bitcast_ln995_reg_9128 <= bitcast_ln995_fu_5852_p1;
        icmp_ln999_1_reg_9143 <= icmp_ln999_1_fu_5911_p2;
        icmp_ln999_reg_9138 <= icmp_ln999_fu_5905_p2;
        or_ln999_3_reg_9148 <= or_ln999_3_fu_5946_p2;
        select_ln999_4_reg_9153 <= select_ln999_4_fu_5999_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        depth_1_reg_8601 <= depth_1_fu_5167_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        dst_idx_load_reg_9170 <= dst_idx_fu_280;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        fi_reg_9121 <= grp_fu_448_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        iter_2_reg_8593 <= iter_2_fu_5151_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        left_down_1_reg_9091 <= left_down_q0;
        left_up_2_reg_9084 <= left_up_q0;
        right_up_2_reg_9072 <= right_up_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state26))) begin
        reg_5100 <= grp_fu_5085_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28))) begin
        reg_5105 <= grp_fu_417_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31))) begin
        reg_5111 <= grp_fu_417_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        round_reg_8585 <= round_fu_5137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        select_ln999_1_reg_9101 <= select_ln999_1_fu_5750_p3;
        select_ln999_3_reg_9114 <= select_ln999_3_fu_5845_p3;
        sext_ln999_reg_9096[3 : 1] <= sext_ln999_fu_5698_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        select_ln999_2_reg_9165 <= select_ln999_2_fu_6078_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        select_ln999_reg_9158 <= select_ln999_fu_6024_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6))) begin
        L_rx_llr_address0 = zext_ln157_fu_5607_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5))) begin
        L_rx_llr_address0 = zext_ln103_fu_5407_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        L_rx_llr_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        L_rx_llr_address0 = grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_address0;
    end else begin
        L_rx_llr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if (((icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6))) begin
            L_rx_llr_address1 = zext_ln156_fu_5595_p1;
        end else if (((icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5))) begin
            L_rx_llr_address1 = zext_ln102_fu_5395_p1;
        end else begin
            L_rx_llr_address1 = 'bx;
        end
    end else begin
        L_rx_llr_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5)))) begin
        L_rx_llr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        L_rx_llr_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        L_rx_llr_ce0 = grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_ce0;
    end else begin
        L_rx_llr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5)))) begin
        L_rx_llr_ce1 = 1'b1;
    end else begin
        L_rx_llr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        L_rx_llr_d0 = grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        L_rx_llr_d0 = grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_d0;
    end else begin
        L_rx_llr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        L_rx_llr_we0 = grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_L_rx_llr_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        L_rx_llr_we0 = grp_polar_decode_Pipeline_8_fu_5033_L_rx_llr_we0;
    end else begin
        L_rx_llr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0))))) begin
        R_tx_llr_address0 = zext_ln58_fu_5647_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11))) begin
        R_tx_llr_address0 = zext_ln112_fu_5367_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        R_tx_llr_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_R_tx_llr_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        R_tx_llr_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        R_tx_llr_address0 = grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_address0;
    end else begin
        R_tx_llr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if ((1'b1 == ap_condition_1357)) begin
            R_tx_llr_address1 = zext_ln57_fu_5635_p1;
        end else if (((icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11))) begin
            R_tx_llr_address1 = zext_ln111_fu_5355_p1;
        end else begin
            R_tx_llr_address1 = 'bx;
        end
    end else begin
        R_tx_llr_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0)))) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11)))) begin
        R_tx_llr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        R_tx_llr_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_R_tx_llr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        R_tx_llr_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        R_tx_llr_ce0 = grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_ce0;
    end else begin
        R_tx_llr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0)))) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11)))) begin
        R_tx_llr_ce1 = 1'b1;
    end else begin
        R_tx_llr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        R_tx_llr_d0 = grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        R_tx_llr_d0 = grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_d0;
    end else begin
        R_tx_llr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        R_tx_llr_we0 = grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_R_tx_llr_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        R_tx_llr_we0 = grp_polar_decode_Pipeline_9_fu_5038_R_tx_llr_we0;
    end else begin
        R_tx_llr_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

always @ (*) begin
    if ((grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_done == 1'b0)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln26_fu_5131_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln26_fu_5131_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_5073_ce = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_ce;
    end else begin
        grp_fu_5073_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_5073_p0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_5073_p0 = reg_5105;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_5073_p0 = right_down_q0;
    end else begin
        grp_fu_5073_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_5073_p1 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5073_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_5073_p1 = left_down_1_reg_9091;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_5073_p1 = left_down_q0;
    end else begin
        grp_fu_5073_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_5080_p0 = reg_5111;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_5080_p0 = reg_5105;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_5080_p0 = reg_5100;
    end else begin
        grp_fu_5080_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_5080_p1 = select_ln999_2_reg_9165;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_5080_p1 = 32'd1064304640;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_5080_p1 = select_ln999_4_reg_9153;
    end else begin
        grp_fu_5080_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_5085_p0 = sext_ln999_2_fu_5886_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_5085_p0 = sext_ln999_3_fu_5792_p1;
    end else begin
        grp_fu_5085_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_5088_ce = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_ce;
    end else begin
        grp_fu_5088_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_5088_opcode = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_5088_opcode = 5'd4;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_5088_opcode = 5'd2;
    end else begin
        grp_fu_5088_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_5088_p0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_5088_p0 = select_ln999_fu_6024_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_5088_p0 = fi_reg_9121;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_5088_p0 = select_ln999_3_reg_9114;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_5088_p0 = left_up_q0;
    end else begin
        grp_fu_5088_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_5088_p1 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_grp_fu_5088_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_5088_p1 = select_ln999_1_reg_9101;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_5088_p1 = 32'd0;
    end else begin
        grp_fu_5088_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        left_down_address0 = zext_ln163_fu_5653_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        left_down_address0 = zext_ln55_reg_9002;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        left_down_address0 = zext_ln154_reg_8966;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        left_down_address0 = zext_ln64_reg_8930;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        left_down_address0 = zext_ln73_reg_8894;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        left_down_address0 = zext_ln82_reg_8858;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        left_down_address0 = zext_ln91_reg_8822;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        left_down_address0 = zext_ln100_reg_8786;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        left_down_address0 = zext_ln109_reg_8750;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        left_down_address0 = zext_ln118_reg_8714;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        left_down_address0 = zext_ln127_reg_8678;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        left_down_address0 = zext_ln136_reg_8642;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        left_down_address0 = zext_ln145_reg_8606;
    end else begin
        left_down_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21))) begin
        left_down_ce0 = 1'b1;
    end else begin
        left_down_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        left_down_d0 = R_tx_llr_q0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        left_down_d0 = L_rx_llr_q0;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state13))) begin
        left_down_d0 = shared_memory_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12))) begin
        left_down_d0 = shared_memory_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11))) begin
        left_down_d0 = shared_memory_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        left_down_d0 = shared_memory_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9))) begin
        left_down_d0 = shared_memory_5_q0;
    end else begin
        left_down_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        left_down_we0 = 1'b1;
    end else begin
        left_down_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        left_up_address0 = zext_ln163_fu_5653_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        left_up_address0 = zext_ln55_reg_9002;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        left_up_address0 = zext_ln154_reg_8966;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        left_up_address0 = zext_ln64_reg_8930;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        left_up_address0 = zext_ln73_reg_8894;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        left_up_address0 = zext_ln82_reg_8858;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        left_up_address0 = zext_ln91_reg_8822;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        left_up_address0 = zext_ln100_reg_8786;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        left_up_address0 = zext_ln109_reg_8750;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        left_up_address0 = zext_ln118_reg_8714;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        left_up_address0 = zext_ln127_reg_8678;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        left_up_address0 = zext_ln136_reg_8642;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        left_up_address0 = zext_ln145_reg_8606;
    end else begin
        left_up_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21))) begin
        left_up_ce0 = 1'b1;
    end else begin
        left_up_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        left_up_d0 = R_tx_llr_q1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        left_up_d0 = L_rx_llr_q1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state13))) begin
        left_up_d0 = shared_memory_1_q1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12))) begin
        left_up_d0 = shared_memory_2_q1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11))) begin
        left_up_d0 = shared_memory_3_q1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        left_up_d0 = shared_memory_4_q1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9))) begin
        left_up_d0 = shared_memory_5_q1;
    end else begin
        left_up_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        left_up_we0 = 1'b1;
    end else begin
        left_up_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llr_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_llr_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        llr_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_address0;
    end else begin
        llr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llr_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_llr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        llr_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_ce0;
    end else begin
        llr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        llr_we0 = grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_llr_we0;
    end else begin
        llr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_polar_decode_float_int_unsigned_char_reliability_sequence_address0;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_polar_decode_float_int_unsigned_char_reliability_sequence_ce0;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce1 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce1;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce2 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce2;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce3 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce3;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce4 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce4;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce5 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce5;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce6 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce6;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce7 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_polar_decode_float_int_unsigned_char_reliability_sequence_ce7;
    end else begin
        polar_decode_float_int_unsigned_char_reliability_sequence_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address0 = 64'd31;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address0 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)))) begin
        result_rep_address0 = 64'd29;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)))) begin
        result_rep_address0 = 64'd28;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address0 = 64'd27;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address0 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address0 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address0 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address0 = 64'd24;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)))) begin
        result_rep_address0 = 64'd23;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address0 = 64'd15;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)))) begin
        result_rep_address0 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address0 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)))) begin
        result_rep_address0 = 64'd21;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)))) begin
        result_rep_address0 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address0 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)))) begin
        result_rep_address0 = 64'd20;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)))) begin
        result_rep_address0 = 64'd12;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)))) begin
        result_rep_address0 = 64'd19;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address0 = 64'd11;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address0 = 64'd7;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address0 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)))) begin
        result_rep_address0 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address0 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address0 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10))) begin
        result_rep_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9))) begin
        result_rep_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8))) begin
        result_rep_address0 = 64'd4;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        result_rep_address0 = zext_ln163_reg_9038;
    end else if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address0 = 64'd0;
    end else begin
        result_rep_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10))) begin
        result_rep_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9))) begin
        result_rep_address1 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8))) begin
        result_rep_address1 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7))) begin
        result_rep_address1 = 64'd29;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd28;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address1 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd24;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)))) begin
        result_rep_address1 = 64'd19;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address1 = 64'd21;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd20;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd16;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address1 = 64'd7;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)))) begin
        result_rep_address1 = 64'd11;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address1 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd12;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd8;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd4;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)))) begin
        result_rep_address1 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)))) begin
        result_rep_address1 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)))) begin
        result_rep_address1 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address1 = 64'd3;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_address1 = 64'd2;
    end else if ((((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_address1 = 64'd0;
    end else begin
        result_rep_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd11)))) begin
        result_rep_ce0 = 1'b1;
    end else begin
        result_rep_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)))) begin
        result_rep_ce1 = 1'b1;
    end else begin
        result_rep_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        result_rep_we0 = 1'b1;
    end else begin
        result_rep_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd31;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)))) begin
        result_xor_address0 = 64'd29;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)))) begin
        result_xor_address0 = 64'd28;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd27;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd24;
    end else if ((((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd23;
    end else if ((((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd15;
    end else if ((((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd21;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)))) begin
        result_xor_address0 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd20;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)))) begin
        result_xor_address0 = 64'd12;
    end else if ((((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd19;
    end else if ((((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd11;
    end else if ((((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd7;
    end else if ((((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)))) begin
        result_xor_address0 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd6))) begin
        result_xor_address0 = 64'd1;
    end else if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address0 = 64'd0;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd10)))) begin
        result_xor_address0 = 64'd16;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd9)))) begin
        result_xor_address0 = 64'd8;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd8)))) begin
        result_xor_address0 = 64'd4;
    end else if ((((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address0 = 64'd2;
    end else begin
        result_xor_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6))) begin
        result_xor_address1 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd29;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd28;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd27;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)))) begin
        result_xor_address1 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd24;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd23;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)))) begin
        result_xor_address1 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd21;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd20;
    end else if ((((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd19;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)))) begin
        result_xor_address1 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd16;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd15;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)))) begin
        result_xor_address1 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd12;
    end else if ((((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd11;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)))) begin
        result_xor_address1 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd8;
    end else if ((((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd7;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)))) begin
        result_xor_address1 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd4;
    end else if ((((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd3;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)))) begin
        result_xor_address1 = 64'd2;
    end else if ((((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd11)))) begin
        result_xor_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        result_xor_address1 = zext_ln163_reg_9038;
    end else if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_address1 = 64'd0;
    end else begin
        result_xor_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_ce0 = 1'b1;
    end else begin
        result_xor_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd7)))) begin
        result_xor_ce1 = 1'b1;
    end else begin
        result_xor_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        result_xor_we1 = 1'b1;
    end else begin
        result_xor_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        right_down_address0 = zext_ln163_fu_5653_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        right_down_address0 = zext_ln55_reg_9002;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        right_down_address0 = zext_ln154_reg_8966;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        right_down_address0 = zext_ln64_reg_8930;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        right_down_address0 = zext_ln73_reg_8894;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        right_down_address0 = zext_ln82_reg_8858;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        right_down_address0 = zext_ln91_reg_8822;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        right_down_address0 = zext_ln100_reg_8786;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        right_down_address0 = zext_ln109_reg_8750;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        right_down_address0 = zext_ln118_reg_8714;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        right_down_address0 = zext_ln127_reg_8678;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        right_down_address0 = zext_ln136_reg_8642;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        right_down_address0 = zext_ln145_reg_8606;
    end else begin
        right_down_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21))) begin
        right_down_ce0 = 1'b1;
    end else begin
        right_down_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15))) begin
        right_down_d0 = shared_memory_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        right_down_d0 = L_rx_llr_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        right_down_d0 = R_tx_llr_q0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12))) begin
        right_down_d0 = shared_memory_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11))) begin
        right_down_d0 = shared_memory_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10))) begin
        right_down_d0 = shared_memory_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9))) begin
        right_down_d0 = shared_memory_4_q0;
    end else begin
        right_down_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        right_down_we0 = 1'b1;
    end else begin
        right_down_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        right_up_address0 = zext_ln163_fu_5653_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        right_up_address0 = zext_ln55_reg_9002;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        right_up_address0 = zext_ln154_reg_8966;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        right_up_address0 = zext_ln64_reg_8930;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        right_up_address0 = zext_ln73_reg_8894;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        right_up_address0 = zext_ln82_reg_8858;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        right_up_address0 = zext_ln91_reg_8822;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        right_up_address0 = zext_ln100_reg_8786;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        right_up_address0 = zext_ln109_reg_8750;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        right_up_address0 = zext_ln118_reg_8714;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        right_up_address0 = zext_ln127_reg_8678;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        right_up_address0 = zext_ln136_reg_8642;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        right_up_address0 = zext_ln145_reg_8606;
    end else begin
        right_up_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21))) begin
        right_up_ce0 = 1'b1;
    end else begin
        right_up_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15))) begin
        right_up_d0 = shared_memory_5_q1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        right_up_d0 = L_rx_llr_q1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        right_up_d0 = R_tx_llr_q1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12))) begin
        right_up_d0 = shared_memory_1_q1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11))) begin
        right_up_d0 = shared_memory_2_q1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10))) begin
        right_up_d0 = shared_memory_3_q1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9))) begin
        right_up_d0 = shared_memory_4_q1;
    end else begin
        right_up_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        right_up_we0 = 1'b1;
    end else begin
        right_up_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        shared_memory_0_address0 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        shared_memory_0_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        shared_memory_0_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        shared_memory_0_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        shared_memory_0_address0 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        shared_memory_0_address0 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        shared_memory_0_address0 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        shared_memory_0_address0 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        shared_memory_0_address0 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        shared_memory_0_address0 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        shared_memory_0_address0 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        shared_memory_0_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        shared_memory_0_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        shared_memory_0_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        shared_memory_0_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        shared_memory_0_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        shared_memory_0_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        shared_memory_0_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        shared_memory_0_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        shared_memory_0_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        shared_memory_0_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        shared_memory_0_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        shared_memory_0_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        shared_memory_0_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        shared_memory_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        shared_memory_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        shared_memory_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        shared_memory_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        shared_memory_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        shared_memory_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        shared_memory_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        shared_memory_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        shared_memory_0_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_shared_memory_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_0_address0 = grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_address0;
    end else begin
        shared_memory_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        shared_memory_0_address1 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        shared_memory_0_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        shared_memory_0_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        shared_memory_0_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        shared_memory_0_address1 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        shared_memory_0_address1 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        shared_memory_0_address1 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        shared_memory_0_address1 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        shared_memory_0_address1 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        shared_memory_0_address1 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        shared_memory_0_address1 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        shared_memory_0_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        shared_memory_0_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        shared_memory_0_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        shared_memory_0_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        shared_memory_0_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        shared_memory_0_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        shared_memory_0_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        shared_memory_0_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        shared_memory_0_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        shared_memory_0_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        shared_memory_0_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        shared_memory_0_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        shared_memory_0_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        shared_memory_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        shared_memory_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        shared_memory_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        shared_memory_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        shared_memory_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        shared_memory_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        shared_memory_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        shared_memory_0_address1 = 64'd0;
    end else begin
        shared_memory_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state66))) begin
        shared_memory_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        shared_memory_0_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_shared_memory_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_0_ce0 = grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_ce0;
    end else begin
        shared_memory_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state66))) begin
        shared_memory_0_ce1 = 1'b1;
    end else begin
        shared_memory_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        shared_memory_0_d0 = result_rep_q1;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state66))) begin
        shared_memory_0_d0 = result_rep_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_0_d0 = grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_d0;
    end else begin
        shared_memory_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state66))) begin
        shared_memory_0_d1 = result_xor_q1;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35))) begin
        shared_memory_0_d1 = result_xor_q0;
    end else begin
        shared_memory_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd11)))) begin
        shared_memory_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_0_we0 = grp_polar_decode_Pipeline_2_fu_5003_shared_memory_0_we0;
    end else begin
        shared_memory_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd11)))) begin
        shared_memory_0_we1 = 1'b1;
    end else begin
        shared_memory_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address0 = 64'd63;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd62;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd61;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd60;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd59;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd58;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd57;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd56;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd54;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd53;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd52;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd51;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd50;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd49;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd48;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd47;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd46;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd29;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd45;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd42;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd21;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd41;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd39;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd38;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd37;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd34;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_address0 = 64'd33;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address0 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0))))) begin
        shared_memory_1_address0 = zext_ln58_fu_5647_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_1_address0 = zext_ln67_fu_5567_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11))) begin
        shared_memory_1_address0 = zext_ln112_fu_5367_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address0 = zext_ln121_fu_5327_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_1_address0 = grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_address0;
    end else begin
        shared_memory_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd62;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd60;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd58;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd56;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd54;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd50;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd48;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd46;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd42;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd38;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd34;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd15;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd11;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd7;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd3;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0))) begin
        shared_memory_1_address1 = 64'd1;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd2;
    end else if ((((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0))))) begin
        shared_memory_1_address1 = zext_ln57_fu_5635_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_1_address1 = zext_ln66_fu_5555_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11))) begin
        shared_memory_1_address1 = zext_ln111_fu_5355_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_address1 = zext_ln120_fu_5315_p1;
    end else begin
        shared_memory_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0)))) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_1_ce0 = grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_ce0;
    end else begin
        shared_memory_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0)))) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_ce1 = 1'b1;
    end else begin
        shared_memory_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_d0 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_d0 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_d0 = result_xor_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_1_d0 = grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_d0;
    end else begin
        shared_memory_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_1_d1 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_d1 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_d1 = result_xor_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0)))) begin
        shared_memory_1_d1 = result_xor_q1;
    end else begin
        shared_memory_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_1_we0 = grp_polar_decode_Pipeline_3_fu_5008_shared_memory_1_we0;
    end else begin
        shared_memory_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd0)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd10)))) begin
        shared_memory_1_we1 = 1'b1;
    end else begin
        shared_memory_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address0 = 64'd63;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd62;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd61;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd60;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd59;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd58;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd57;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd56;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd47;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd54;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd45;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd53;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd41;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd51;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd39;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd50;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd37;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd49;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd48;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd33;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address0 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd28;
    end else if ((((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd24;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_address0 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address0 = zext_ln67_fu_5567_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_2_address0 = zext_ln76_fu_5527_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_2_address0 = zext_ln121_fu_5327_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address0 = zext_ln130_fu_5287_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_2_address0 = grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_address0;
    end else begin
        shared_memory_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd47;
    end else if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd62;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd60;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd45;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd58;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd56;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd54;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd41;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd50;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd48;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd39;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd46;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd37;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd42;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd35;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd38;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd33;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd34;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd7;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd3;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = 64'd1;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd2;
    end else if ((((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1))) begin
        shared_memory_2_address1 = zext_ln66_fu_5555_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_2_address1 = zext_ln75_fu_5515_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10))) begin
        shared_memory_2_address1 = zext_ln120_fu_5315_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_address1 = zext_ln129_fu_5275_p1;
    end else begin
        shared_memory_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_2_ce0 = grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_ce0;
    end else begin
        shared_memory_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_ce1 = 1'b1;
    end else begin
        shared_memory_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_d0 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_d0 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_d0 = result_xor_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_2_d0 = grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_d0;
    end else begin
        shared_memory_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_2_d1 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_d1 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_d1 = result_xor_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1)))) begin
        shared_memory_2_d1 = result_xor_q1;
    end else begin
        shared_memory_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_2_we0 = grp_polar_decode_Pipeline_4_fu_5013_shared_memory_2_we0;
    end else begin
        shared_memory_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd1)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd9)))) begin
        shared_memory_2_we1 = 1'b1;
    end else begin
        shared_memory_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address0 = 64'd63;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd62;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd61;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd60;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd59;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd58;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd53;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd57;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd51;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd56;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd49;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address0 = 64'd47;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd46;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd45;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd44;
    end else if ((((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd39;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd42;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd37;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd41;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd33;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address0 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd28;
    end else if ((((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd21;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd12;
    end else if ((((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_address0 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address0 = zext_ln76_fu_5527_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_3_address0 = zext_ln85_fu_5487_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_3_address0 = zext_ln130_fu_5287_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address0 = zext_ln139_fu_5247_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_3_address0 = grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_address0;
    end else begin
        shared_memory_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd62;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd60;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd53;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd58;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd56;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd51;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd54;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd49;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd50;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd48;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd39;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd46;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd37;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd42;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd35;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd38;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd33;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd34;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd19;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd3;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = 64'd1;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd2;
    end else if ((((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2))) begin
        shared_memory_3_address1 = zext_ln75_fu_5515_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_3_address1 = zext_ln84_fu_5475_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9))) begin
        shared_memory_3_address1 = zext_ln129_fu_5275_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_address1 = zext_ln138_fu_5235_p1;
    end else begin
        shared_memory_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_3_ce0 = grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_ce0;
    end else begin
        shared_memory_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_ce1 = 1'b1;
    end else begin
        shared_memory_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_d0 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_d0 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_d0 = result_xor_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_3_d0 = grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_d0;
    end else begin
        shared_memory_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_3_d1 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_d1 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_d1 = result_xor_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2)))) begin
        shared_memory_3_d1 = result_xor_q1;
    end else begin
        shared_memory_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_3_we0 = grp_polar_decode_Pipeline_5_fu_5018_shared_memory_3_we0;
    end else begin
        shared_memory_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd2)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd8)))) begin
        shared_memory_3_we1 = 1'b1;
    end else begin
        shared_memory_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd63;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd62;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd61;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd59;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd60;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd57;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd54;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd53;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd51;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd49;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd47;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd46;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd45;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd41;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd39;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd38;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd37;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd33;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address0 = zext_ln85_fu_5487_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_4_address0 = zext_ln94_fu_5447_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_4_address0 = zext_ln139_fu_5247_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address0 = zext_ln148_fu_5207_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_4_address0 = grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_address0;
    end else begin
        shared_memory_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd59;
    end else if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd62;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd60;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd57;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd58;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd56;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd51;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd54;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd49;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd50;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd48;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd46;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd41;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd42;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd38;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd33;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd34;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = 64'd1;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd2;
    end else if ((((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3))) begin
        shared_memory_4_address1 = zext_ln84_fu_5475_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_4_address1 = zext_ln93_fu_5435_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8))) begin
        shared_memory_4_address1 = zext_ln138_fu_5235_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_address1 = zext_ln147_fu_5195_p1;
    end else begin
        shared_memory_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_4_ce0 = grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_ce0;
    end else begin
        shared_memory_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_ce1 = 1'b1;
    end else begin
        shared_memory_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_d0 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_d0 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_d0 = result_xor_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_4_d0 = grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_d0;
    end else begin
        shared_memory_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_4_d1 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_d1 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_d1 = result_xor_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3)))) begin
        shared_memory_4_d1 = result_xor_q1;
    end else begin
        shared_memory_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_4_we0 = grp_polar_decode_Pipeline_6_fu_5023_shared_memory_4_we0;
    end else begin
        shared_memory_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd7)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd3)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_4_we1 = 1'b1;
    end else begin
        shared_memory_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd63;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd62;
    end else if (((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd61;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd59;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd58;
    end else if (((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd57;
    end else if ((((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd54;
    end else if (((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd53;
    end else if ((((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd51;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd50;
    end else if (((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd49;
    end else if ((((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd47;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd46;
    end else if (((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd45;
    end else if ((((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd42;
    end else if (((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd41;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd39;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd38;
    end else if (((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd37;
    end else if ((((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd34;
    end else if (((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd33;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd29;
    end else if ((((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd25;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd21;
    end else if ((((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd17;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd13;
    end else if ((((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd9;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd5;
    end else if ((((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address0 = zext_ln157_fu_5607_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address0 = zext_ln94_fu_5447_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5))) begin
        shared_memory_5_address0 = zext_ln103_fu_5407_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_5_address0 = zext_ln148_fu_5207_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_5_address0 = grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_address0;
    end else begin
        shared_memory_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd61;
    end else if (((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd62;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd60;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd57;
    end else if (((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd58;
    end else if ((((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd56;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd53;
    end else if (((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd54;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd49;
    end else if (((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd50;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd48;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd45;
    end else if (((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd46;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd41;
    end else if (((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd42;
    end else if ((((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd37;
    end else if (((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd38;
    end else if ((((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd33;
    end else if (((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd34;
    end else if ((((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd30;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd26;
    end else if ((((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd22;
    end else if ((((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd18;
    end else if ((((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd14;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd10;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd6;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = 64'd2;
    end else if ((((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_address1 = zext_ln156_fu_5595_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4))) begin
        shared_memory_5_address1 = zext_ln93_fu_5435_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5))) begin
        shared_memory_5_address1 = zext_ln102_fu_5395_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7))) begin
        shared_memory_5_address1 = zext_ln147_fu_5195_p1;
    end else begin
        shared_memory_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_5_ce0 = grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_ce0;
    end else begin
        shared_memory_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln145_fu_5177_p2 == 1'd0) & (depth_reg_4840 == 4'd7)))) begin
        shared_memory_5_ce1 = 1'b1;
    end else begin
        shared_memory_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_d0 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_d0 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)))) begin
        shared_memory_5_d0 = result_xor_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_5_d0 = grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_d0;
    end else begin
        shared_memory_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6))) begin
        shared_memory_5_d1 = result_rep_q0;
    end else if ((((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6)))) begin
        shared_memory_5_d1 = result_rep_q1;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_d1 = result_xor_q0;
    end else if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_d1 = result_xor_q1;
    end else begin
        shared_memory_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shared_memory_5_we0 = grp_polar_decode_Pipeline_7_fu_5028_shared_memory_5_we0;
    end else begin
        shared_memory_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state65) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state64) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state63) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state62) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state61) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state60) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state59) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state58) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state57) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state56) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state55) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state54) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state53) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state52) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state51) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state50) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state49) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state48) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state47) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state46) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state45) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state44) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state43) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state42) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state41) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state40) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state39) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state38) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state37) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state36) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state35) & (depth_reg_4840 == 4'd4)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd6)) | ((1'b1 == ap_CS_fsm_state66) & (depth_reg_4840 == 4'd4)))) begin
        shared_memory_5_we1 = 1'b1;
    end else begin
        shared_memory_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_address0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        u_cap_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_address0;
    end else begin
        u_cap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        u_cap_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_ce0;
    end else begin
        u_cap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce1 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce1;
    end else begin
        u_cap_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce2 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce2;
    end else begin
        u_cap_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce3 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce3;
    end else begin
        u_cap_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce4 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce4;
    end else begin
        u_cap_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce5 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce5;
    end else begin
        u_cap_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce6 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce6;
    end else begin
        u_cap_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        u_cap_ce7 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_u_cap_ce7;
    end else begin
        u_cap_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        u_cap_we0 = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_u_cap_we0;
    end else begin
        u_cap_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln26_fu_5131_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln48_fu_5146_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln50_fu_5161_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (((((((((((((((((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd1) & (depth_reg_4840 == 4'd0))) | ((icmp_ln145_fu_5177_p2 == 1'd1) & (depth_reg_4840 == 4'd7))) | ((icmp_ln136_fu_5217_p2 == 1'd1) & (depth_reg_4840 == 4'd8))) | ((icmp_ln127_fu_5257_p2 == 1'd1) & (depth_reg_4840 == 4'd9))) | ((icmp_ln118_fu_5297_p2 == 1'd1) & (depth_reg_4840 == 4'd10))) | ((icmp_ln109_fu_5337_p2 == 1'd1) & (depth_reg_4840 == 4'd11))) | ((icmp_ln100_fu_5377_p2 == 1'd1) & (depth_reg_4840 == 4'd5))) | ((icmp_ln91_fu_5417_p2 == 1'd1) & (depth_reg_4840 == 4'd4))) | ((icmp_ln82_fu_5457_p2 == 1'd1) & (depth_reg_4840 == 4'd3))) | ((icmp_ln73_fu_5497_p2 == 1'd1) & (depth_reg_4840 == 4'd2))) | (~(depth_reg_4840 == 4'd0) & ~(depth_reg_4840 == 4'd12) & ~(depth_reg_4840 == 4'd13) & ~(depth_reg_4840 == 4'd14) & ~(depth_reg_4840 == 4'd15) & ~(depth_reg_4840 == 4'd1) & ~(depth_reg_4840 == 4'd2) & ~(depth_reg_4840 == 4'd3) & ~(depth_reg_4840 == 4'd4) & ~(depth_reg_4840 == 4'd5) & ~(depth_reg_4840 == 4'd11) & ~(depth_reg_4840 == 4'd10) & ~(depth_reg_4840 == 4'd9) & ~(depth_reg_4840 == 4'd8) & ~(depth_reg_4840 == 4'd7) & (icmp_ln154_fu_5577_p2 == 1'd1))) | ((icmp_ln64_fu_5537_p2 == 1'd1) & (depth_reg_4840 == 4'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b1 == ap_CS_fsm_state8) & ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln154_fu_5577_p2 == 1'd0) & (depth_reg_4840 == 4'd6))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln64_fu_5537_p2 == 1'd0) & (depth_reg_4840 == 4'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln73_fu_5497_p2 == 1'd0) & (depth_reg_4840 == 4'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln82_fu_5457_p2 == 1'd0) & (depth_reg_4840 == 4'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln91_fu_5417_p2 == 1'd0) & (depth_reg_4840 == 4'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln100_fu_5377_p2 == 1'd0) & (depth_reg_4840 == 4'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln109_fu_5337_p2 == 1'd0) & (depth_reg_4840 == 4'd11))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_fu_5297_p2 == 1'd0) & (depth_reg_4840 == 4'd10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln127_fu_5257_p2 == 1'd0) & (depth_reg_4840 == 4'd9))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln136_fu_5217_p2 == 1'd0) & (depth_reg_4840 == 4'd8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((((((icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd14)) | ((icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd15))) | ((icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd13))) | ((icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd12))) | ((icmp_ln163_fu_5661_p2 == 1'd1) & (depth_reg_4840 == 4'd5))))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else if ((~(depth_reg_4840 == 4'd12) & ~(depth_reg_4840 == 4'd13) & ~(depth_reg_4840 == 4'd14) & ~(depth_reg_4840 == 4'd15) & ~(depth_reg_4840 == 4'd5) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln163_fu_5661_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & (grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_5383_p2 = (pe_num_5_reg_4907 + 6'd1);

assign add_ln109_fu_5343_p2 = (pe_num_6_reg_4896 + 6'd1);

assign add_ln118_fu_5303_p2 = (pe_num_7_reg_4885 + 6'd1);

assign add_ln127_fu_5263_p2 = (pe_num_8_reg_4874 + 6'd1);

assign add_ln136_fu_5223_p2 = (pe_num_9_reg_4863 + 6'd1);

assign add_ln145_fu_5183_p2 = (pe_num_10_reg_4852 + 6'd1);

assign add_ln154_fu_5583_p2 = (pe_num_11_reg_4962 + 6'd1);

assign add_ln163_fu_5667_p2 = (pe_num_12_reg_4984 + 6'd1);

assign add_ln55_fu_5623_p2 = (pe_num_reg_4973 + 6'd1);

assign add_ln64_fu_5543_p2 = (pe_num_1_reg_4951 + 6'd1);

assign add_ln73_fu_5503_p2 = (pe_num_2_reg_4940 + 6'd1);

assign add_ln82_fu_5463_p2 = (pe_num_3_reg_4929 + 6'd1);

assign add_ln91_fu_5423_p2 = (pe_num_4_reg_4918 + 6'd1);

assign add_ln984_fu_6088_p2 = (dst_idx_fu_280 + 12'd4);

assign and_ln995_1_fu_5684_p3 = {{tmp_12_fu_5676_p3}, {1'd0}};

assign and_ln995_2_fu_5768_p3 = {{tmp_13_fu_5760_p3}, {1'd0}};

assign and_ln999_1_fu_5734_p2 = (or_ln999_1_fu_5728_p2 & grp_fu_5088_p2);

assign and_ln999_2_fu_6067_p2 = (or_ln999_3_reg_9148 & or_ln999_2_fu_6061_p2);

assign and_ln999_3_fu_6072_p2 = (grp_fu_5088_p2 & and_ln999_2_fu_6067_p2);

assign and_ln999_4_fu_5829_p2 = (or_ln999_4_fu_5823_p2 & grp_fu_5094_p2);

assign and_ln999_5_fu_5987_p2 = (or_ln999_5_fu_5981_p2 & or_ln999_3_fu_5946_p2);

assign and_ln999_6_fu_5993_p2 = (grp_fu_5088_p2 & and_ln999_5_fu_5987_p2);

assign and_ln999_fu_6009_p2 = (or_ln999_fu_6005_p2 & grp_fu_5088_p2);

assign and_ln_fu_5863_p3 = {{tmp_fu_5855_p3}, {1'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_polar_decode_Pipeline_9_fu_5038_ap_done == 1'b0) | (grp_polar_decode_Pipeline_8_fu_5033_ap_done == 1'b0) | (grp_polar_decode_Pipeline_7_fu_5028_ap_done == 1'b0) | (grp_polar_decode_Pipeline_6_fu_5023_ap_done == 1'b0) | (grp_polar_decode_Pipeline_5_fu_5018_ap_done == 1'b0) | (grp_polar_decode_Pipeline_4_fu_5013_ap_done == 1'b0) | (grp_polar_decode_Pipeline_3_fu_5008_ap_done == 1'b0) | (grp_polar_decode_Pipeline_2_fu_5003_ap_done == 1'b0) | (grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_done == 1'b0) | (grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_done == 1'b0));
end

always @ (*) begin
    ap_condition_1357 = ((((((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd14)) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd15))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd13))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd12))) | ((icmp_ln55_fu_5617_p2 == 1'd0) & (depth_reg_4840 == 4'd0)));
end

assign ap_phi_mux_depth_phi_fu_4844_p4 = depth_reg_4840;

assign bitcast_ln995_1_fu_5673_p1 = left_up_2_reg_9084;

assign bitcast_ln995_2_fu_5757_p1 = right_up_2_reg_9072;

assign bitcast_ln995_fu_5852_p1 = fi_reg_9121;

assign bitcast_ln999_1_fu_5746_p1 = xor_ln999_1_fu_5740_p2;

assign bitcast_ln999_2_fu_5841_p1 = xor_ln999_2_fu_5835_p2;

assign bitcast_ln999_3_fu_6032_p1 = select_ln999_reg_9158;

assign bitcast_ln999_4_fu_5917_p1 = select_ln999_1_reg_9101;

assign bitcast_ln999_5_fu_5952_p1 = select_ln999_3_reg_9114;

assign bitcast_ln999_fu_6020_p1 = xor_ln999_fu_6015_p2;

assign depth_1_fu_5167_p2 = (depth_reg_4840 + 4'd1);

assign dst_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_address0;

assign dst_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_ce0;

assign dst_d0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_d0;

assign dst_we0 = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_dst_we0;

assign grp_fu_417_p_ce = 1'b1;

assign grp_fu_417_p_din0 = grp_fu_5080_p0;

assign grp_fu_417_p_din1 = grp_fu_5080_p1;

assign grp_fu_448_p_ce = grp_fu_5073_ce;

assign grp_fu_448_p_din0 = grp_fu_5073_p0;

assign grp_fu_448_p_din1 = grp_fu_5073_p1;

assign grp_fu_448_p_opcode = 2'd0;

assign grp_polar_decode_Pipeline_2_fu_5003_ap_start = grp_polar_decode_Pipeline_2_fu_5003_ap_start_reg;

assign grp_polar_decode_Pipeline_3_fu_5008_ap_start = grp_polar_decode_Pipeline_3_fu_5008_ap_start_reg;

assign grp_polar_decode_Pipeline_4_fu_5013_ap_start = grp_polar_decode_Pipeline_4_fu_5013_ap_start_reg;

assign grp_polar_decode_Pipeline_5_fu_5018_ap_start = grp_polar_decode_Pipeline_5_fu_5018_ap_start_reg;

assign grp_polar_decode_Pipeline_6_fu_5023_ap_start = grp_polar_decode_Pipeline_6_fu_5023_ap_start_reg;

assign grp_polar_decode_Pipeline_7_fu_5028_ap_start = grp_polar_decode_Pipeline_7_fu_5028_ap_start_reg;

assign grp_polar_decode_Pipeline_8_fu_5033_ap_start = grp_polar_decode_Pipeline_8_fu_5033_ap_start_reg;

assign grp_polar_decode_Pipeline_9_fu_5038_ap_start = grp_polar_decode_Pipeline_9_fu_5038_ap_start_reg;

assign grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start = grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_ap_start_reg;

assign grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start = grp_polar_decode_Pipeline_VITIS_LOOP_38_3_fu_5043_ap_start_reg;

assign grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start = grp_polar_decode_Pipeline_VITIS_LOOP_42_4_fu_5049_ap_start_reg;

assign grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start = grp_polar_decode_Pipeline_VITIS_LOOP_970_20_fu_5056_ap_start_reg;

assign grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start = grp_polar_decode_Pipeline_VITIS_LOOP_976_21_fu_5063_ap_start_reg;

assign icmp_ln100_fu_5377_p2 = ((pe_num_5_reg_4907 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_5337_p2 = ((pe_num_6_reg_4896 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_5297_p2 = ((pe_num_7_reg_4885 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_5257_p2 = ((pe_num_8_reg_4874 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_5217_p2 = ((pe_num_9_reg_4863 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_5177_p2 = ((pe_num_10_reg_4852 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_5577_p2 = ((pe_num_11_reg_4962 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_5661_p2 = ((pe_num_12_reg_4984 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_5131_p2 = ((round_1_fu_276 < 16'd49152) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_5146_p2 = (($signed(zext_ln48_fu_5142_p1) < $signed(max_iter)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_5161_p2 = ((depth_reg_4840 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_5617_p2 = ((pe_num_reg_4973 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_5537_p2 = ((pe_num_1_reg_4951 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_5497_p2 = ((pe_num_2_reg_4940 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_5457_p2 = ((pe_num_3_reg_4929 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_5417_p2 = ((pe_num_4_reg_4918 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln999_10_fu_5969_p2 = ((tmp_1_fu_5955_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln999_11_fu_5975_p2 = ((trunc_ln999_5_fu_5965_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_1_fu_5911_p2 = ((trunc_ln999_fu_5901_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_2_fu_5716_p2 = ((tmp_4_fu_5702_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln999_3_fu_5722_p2 = ((trunc_ln999_1_fu_5712_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_4_fu_6049_p2 = ((tmp_6_fu_6035_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln999_5_fu_6055_p2 = ((trunc_ln999_2_fu_6045_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_6_fu_5934_p2 = ((tmp_7_fu_5920_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln999_7_fu_5940_p2 = ((trunc_ln999_3_fu_5930_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_8_fu_5811_p2 = ((tmp_9_fu_5797_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln999_9_fu_5817_p2 = ((trunc_ln999_4_fu_5807_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_fu_5905_p2 = ((tmp_2_fu_5891_p4 != 8'd255) ? 1'b1 : 1'b0);

assign iter_2_fu_5151_p2 = (iter_reg_4829 + 31'd1);

assign mul_ln999_fu_5881_p1 = sext_ln999_reg_9096;

assign or_ln103_fu_5401_p2 = (shl_ln102_fu_5389_p2 | 6'd1);

assign or_ln112_fu_5361_p2 = (shl_ln111_fu_5349_p2 | 6'd1);

assign or_ln121_fu_5321_p2 = (shl_ln120_fu_5309_p2 | 6'd1);

assign or_ln130_fu_5281_p2 = (shl_ln129_fu_5269_p2 | 6'd1);

assign or_ln139_fu_5241_p2 = (shl_ln138_fu_5229_p2 | 6'd1);

assign or_ln148_fu_5201_p2 = (shl_ln147_fu_5189_p2 | 6'd1);

assign or_ln157_fu_5601_p2 = (shl_ln156_fu_5589_p2 | 6'd1);

assign or_ln58_fu_5641_p2 = (shl_ln57_fu_5629_p2 | 6'd1);

assign or_ln67_fu_5561_p2 = (shl_ln66_fu_5549_p2 | 6'd1);

assign or_ln76_fu_5521_p2 = (shl_ln75_fu_5509_p2 | 6'd1);

assign or_ln85_fu_5481_p2 = (shl_ln84_fu_5469_p2 | 6'd1);

assign or_ln94_fu_5441_p2 = (shl_ln93_fu_5429_p2 | 6'd1);

assign or_ln999_1_fu_5728_p2 = (icmp_ln999_3_fu_5722_p2 | icmp_ln999_2_fu_5716_p2);

assign or_ln999_2_fu_6061_p2 = (icmp_ln999_5_fu_6055_p2 | icmp_ln999_4_fu_6049_p2);

assign or_ln999_3_fu_5946_p2 = (icmp_ln999_7_fu_5940_p2 | icmp_ln999_6_fu_5934_p2);

assign or_ln999_4_fu_5823_p2 = (icmp_ln999_9_fu_5817_p2 | icmp_ln999_8_fu_5811_p2);

assign or_ln999_5_fu_5981_p2 = (icmp_ln999_11_fu_5975_p2 | icmp_ln999_10_fu_5969_p2);

assign or_ln999_fu_6005_p2 = (icmp_ln999_reg_9138 | icmp_ln999_1_reg_9143);

assign round_fu_5137_p2 = (round_1_fu_276 + 16'd64);

assign select_ln999_1_fu_5750_p3 = ((and_ln999_1_fu_5734_p2[0:0] == 1'b1) ? left_up_2_reg_9084 : bitcast_ln999_1_fu_5746_p1);

assign select_ln999_2_fu_6078_p3 = ((and_ln999_3_fu_6072_p2[0:0] == 1'b1) ? select_ln999_reg_9158 : select_ln999_1_reg_9101);

assign select_ln999_3_fu_5845_p3 = ((and_ln999_4_fu_5829_p2[0:0] == 1'b1) ? right_up_2_reg_9072 : bitcast_ln999_2_fu_5841_p1);

assign select_ln999_4_fu_5999_p3 = ((and_ln999_6_fu_5993_p2[0:0] == 1'b1) ? select_ln999_3_reg_9114 : select_ln999_1_reg_9101);

assign select_ln999_fu_6024_p3 = ((and_ln999_fu_6009_p2[0:0] == 1'b1) ? fi_reg_9121 : bitcast_ln999_fu_6020_p1);

assign sext_ln999_2_fu_5886_p1 = $signed(mul_ln999_fu_5881_p2);

assign sext_ln999_3_fu_5792_p1 = $signed(mul_ln999_1_fu_5786_p2);

assign sext_ln999_fu_5698_p1 = sub_ln995_1_fu_5692_p2;

assign shl_ln102_fu_5389_p2 = pe_num_5_reg_4907 << 6'd1;

assign shl_ln111_fu_5349_p2 = pe_num_6_reg_4896 << 6'd1;

assign shl_ln120_fu_5309_p2 = pe_num_7_reg_4885 << 6'd1;

assign shl_ln129_fu_5269_p2 = pe_num_8_reg_4874 << 6'd1;

assign shl_ln138_fu_5229_p2 = pe_num_9_reg_4863 << 6'd1;

assign shl_ln147_fu_5189_p2 = pe_num_10_reg_4852 << 6'd1;

assign shl_ln156_fu_5589_p2 = pe_num_11_reg_4962 << 6'd1;

assign shl_ln57_fu_5629_p2 = pe_num_reg_4973 << 6'd1;

assign shl_ln66_fu_5549_p2 = pe_num_1_reg_4951 << 6'd1;

assign shl_ln75_fu_5509_p2 = pe_num_2_reg_4940 << 6'd1;

assign shl_ln84_fu_5469_p2 = pe_num_3_reg_4929 << 6'd1;

assign shl_ln93_fu_5429_p2 = pe_num_4_reg_4918 << 6'd1;

assign src_address0 = grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_src_address0;

assign src_ce0 = grp_polar_decode_Pipeline_VITIS_LOOP_28_2_fu_4995_src_ce0;

assign sub_ln995_1_fu_5692_p2 = (2'd1 - and_ln995_1_fu_5684_p3);

assign sub_ln995_2_fu_5776_p2 = (2'd1 - and_ln995_2_fu_5768_p3);

assign sub_ln995_fu_5871_p2 = (2'd1 - and_ln_fu_5863_p3);

assign tmp_12_fu_5676_p3 = bitcast_ln995_1_fu_5673_p1[32'd31];

assign tmp_13_fu_5760_p3 = bitcast_ln995_2_fu_5757_p1[32'd31];

assign tmp_1_fu_5955_p4 = {{bitcast_ln999_5_fu_5952_p1[30:23]}};

assign tmp_2_fu_5891_p4 = {{bitcast_ln995_fu_5852_p1[30:23]}};

assign tmp_4_fu_5702_p4 = {{bitcast_ln995_1_fu_5673_p1[30:23]}};

assign tmp_6_fu_6035_p4 = {{bitcast_ln999_3_fu_6032_p1[30:23]}};

assign tmp_7_fu_5920_p4 = {{bitcast_ln999_4_fu_5917_p1[30:23]}};

assign tmp_9_fu_5797_p4 = {{bitcast_ln995_2_fu_5757_p1[30:23]}};

assign tmp_fu_5855_p3 = bitcast_ln995_fu_5852_p1[32'd31];

assign trunc_ln999_1_fu_5712_p1 = bitcast_ln995_1_fu_5673_p1[22:0];

assign trunc_ln999_2_fu_6045_p1 = bitcast_ln999_3_fu_6032_p1[22:0];

assign trunc_ln999_3_fu_5930_p1 = bitcast_ln999_4_fu_5917_p1[22:0];

assign trunc_ln999_4_fu_5807_p1 = bitcast_ln995_2_fu_5757_p1[22:0];

assign trunc_ln999_5_fu_5965_p1 = bitcast_ln999_5_fu_5952_p1[22:0];

assign trunc_ln999_fu_5901_p1 = bitcast_ln995_fu_5852_p1[22:0];

assign xor_ln999_1_fu_5740_p2 = (bitcast_ln995_1_fu_5673_p1 ^ 32'd2147483648);

assign xor_ln999_2_fu_5835_p2 = (bitcast_ln995_2_fu_5757_p1 ^ 32'd2147483648);

assign xor_ln999_fu_6015_p2 = (bitcast_ln995_reg_9128 ^ 32'd2147483648);

assign zext_ln100_fu_5373_p1 = pe_num_5_reg_4907;

assign zext_ln102_fu_5395_p1 = shl_ln102_fu_5389_p2;

assign zext_ln103_fu_5407_p1 = or_ln103_fu_5401_p2;

assign zext_ln109_fu_5333_p1 = pe_num_6_reg_4896;

assign zext_ln111_fu_5355_p1 = shl_ln111_fu_5349_p2;

assign zext_ln112_fu_5367_p1 = or_ln112_fu_5361_p2;

assign zext_ln118_fu_5293_p1 = pe_num_7_reg_4885;

assign zext_ln120_fu_5315_p1 = shl_ln120_fu_5309_p2;

assign zext_ln121_fu_5327_p1 = or_ln121_fu_5321_p2;

assign zext_ln127_fu_5253_p1 = pe_num_8_reg_4874;

assign zext_ln129_fu_5275_p1 = shl_ln129_fu_5269_p2;

assign zext_ln130_fu_5287_p1 = or_ln130_fu_5281_p2;

assign zext_ln136_fu_5213_p1 = pe_num_9_reg_4863;

assign zext_ln138_fu_5235_p1 = shl_ln138_fu_5229_p2;

assign zext_ln139_fu_5247_p1 = or_ln139_fu_5241_p2;

assign zext_ln145_fu_5173_p1 = pe_num_10_reg_4852;

assign zext_ln147_fu_5195_p1 = shl_ln147_fu_5189_p2;

assign zext_ln148_fu_5207_p1 = or_ln148_fu_5201_p2;

assign zext_ln154_fu_5573_p1 = pe_num_11_reg_4962;

assign zext_ln156_fu_5595_p1 = shl_ln156_fu_5589_p2;

assign zext_ln157_fu_5607_p1 = or_ln157_fu_5601_p2;

assign zext_ln163_fu_5653_p1 = pe_num_12_reg_4984;

assign zext_ln48_fu_5142_p1 = iter_reg_4829;

assign zext_ln55_fu_5613_p1 = pe_num_reg_4973;

assign zext_ln57_fu_5635_p1 = shl_ln57_fu_5629_p2;

assign zext_ln58_fu_5647_p1 = or_ln58_fu_5641_p2;

assign zext_ln64_fu_5533_p1 = pe_num_1_reg_4951;

assign zext_ln66_fu_5555_p1 = shl_ln66_fu_5549_p2;

assign zext_ln67_fu_5567_p1 = or_ln67_fu_5561_p2;

assign zext_ln73_fu_5493_p1 = pe_num_2_reg_4940;

assign zext_ln75_fu_5515_p1 = shl_ln75_fu_5509_p2;

assign zext_ln76_fu_5527_p1 = or_ln76_fu_5521_p2;

assign zext_ln82_fu_5453_p1 = pe_num_3_reg_4929;

assign zext_ln84_fu_5475_p1 = shl_ln84_fu_5469_p2;

assign zext_ln85_fu_5487_p1 = or_ln85_fu_5481_p2;

assign zext_ln91_fu_5413_p1 = pe_num_4_reg_4918;

assign zext_ln93_fu_5435_p1 = shl_ln93_fu_5429_p2;

assign zext_ln94_fu_5447_p1 = or_ln94_fu_5441_p2;

always @ (posedge ap_clk) begin
    zext_ln145_reg_8606[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln136_reg_8642[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln127_reg_8678[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln118_reg_8714[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln109_reg_8750[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln100_reg_8786[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln91_reg_8822[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln82_reg_8858[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_8894[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln64_reg_8930[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln154_reg_8966[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln55_reg_9002[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln163_reg_9038[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    sext_ln999_reg_9096[0] <= 1'b1;
end

endmodule //top_polar_decode
