# FFT_Project# FFT_Project

### MATLAB

**FFT_M**

â””â”€â”€ fft_fixed_3** -> ì‘ì„±í•œ ë©”ì¸ fixed code

**FFT_Pro_M**

â””â”€â”€ CBFPë¥¼ ì ìš©í•œ Module

## System Verilog

### ğŸ“‹ ì‹œìŠ¤í…œ êµ¬ì„±

```
ğŸ“ FFT_sv/
â”œâ”€â”€ ğŸ“RTL   # RTL Level Module ì €ì¥ì†Œ
â”‚   â”œâ”€â”€ Module0
â”‚   â”‚      â””â”€â”€ sdf1.sv
â”‚   â”‚            â””â”€â”€top_module_02_cbfp.sv
â”‚   â”‚                        â””â”€â”€ cbfp.sv
â”‚   â”‚                        â””â”€â”€ complex_multiplier_02.sv
â”‚   â”‚                        â””â”€â”€ twiddle512.sv
â”‚   â”œâ”€â”€ Module1
â”‚   â”‚      â””â”€â”€ sdf2.sv
â”‚   â”‚            â””â”€â”€top_module_12_cbfp.sv
â”‚   â”‚                        â””â”€â”€ cbfp1.sv 
â”‚   â”‚                        â””â”€â”€ complex_multiplier_12.sv
â”‚   â”‚                        â””â”€â”€ twiddle64.sv
â”‚   â”œâ”€â”€ Module2
â”‚   â”‚      â””â”€â”€ sdf3.sv
â”‚   â”œâ”€â”€ share        # ëª¨ë“ˆ ê³µìš© ì‚¬ìš©
â”‚   â””â”€â”€ top_module   # ìµœì¢… êµ¬ì„± íƒ‘ ëª¨ë“ˆ
â”‚ 
â””â”€â”€ ğŸ“ Synthesis        # í•©ì„±ì„ ìœ„í•œ íŒŒì¼ ëª¨ìŒ
â”‚           â””â”€â”€ fft_top.list    # file list
â”‚           â””â”€â”€ fft_top.sdc     # timing file
â”‚           â””â”€â”€ fft_top.tcl     # script file
â”‚           â””â”€â”€ fft_top.dc      # í•©ì„± ê²°ê³¼ íŒŒì¼
â”‚   
â””â”€â”€ ğŸ“ output_fft_top   
â”‚           â””â”€â”€ fft_top.timing_max.rpt  # setup
â”‚           â””â”€â”€ fft_top.timing_max.rpt  # hold
â”‚
â””â”€â”€ ğŸ“ schematic    

```
