############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name dct "dct"
set_directive_pipeline "dct"
set_directive_bind_storage -type ram_2p "dct" buf_2d_in
set_directive_bind_storage -type ram_2p "dct" buf_2d_out
