# KV260 BRAM AXI ILA í”„ë¡œì íŠ¸ - Vitis ì›Œí¬í”Œë¡œìš° ê°€ì´ë“œ

## ğŸ“‹ ëª©ì°¨

1. [í”„ë¡œì íŠ¸ ê°œìš”](#1-í”„ë¡œì íŠ¸-ê°œìš”)
2. [Vivado í”„ë¡œì íŠ¸ ë¹Œë“œ](#2-vivado-í”„ë¡œì íŠ¸-ë¹Œë“œ)
3. [Vitis í”Œë«í¼ ìƒì„±](#3-vitis-í”Œë«í¼-ìƒì„±)
4. [ì• í”Œë¦¬ì¼€ì´ì…˜ í”„ë¡œì íŠ¸ ìƒì„±](#4-ì• í”Œë¦¬ì¼€ì´ì…˜-í”„ë¡œì íŠ¸-ìƒì„±)
5. [ILA ë””ë²„ê¹… ì›Œí¬í”Œë¡œìš°](#5-ila-ë””ë²„ê¹…-ì›Œí¬í”Œë¡œìš°)
6. [í…ŒìŠ¤íŠ¸ ë©”ë‰´ ì‚¬ìš©ë²•](#6-í…ŒìŠ¤íŠ¸-ë©”ë‰´-ì‚¬ìš©ë²•)
7. [íŠ¸ëŸ¬ë¸”ìŠˆíŒ…](#7-íŠ¸ëŸ¬ë¸”ìŠˆíŒ…)

---

## 1. í”„ë¡œì íŠ¸ ê°œìš”

### í•˜ë“œì›¨ì–´ êµ¬ì„±
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Zynq UltraScale+ MPSoC                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                            â”‚
â”‚  â”‚   PS (ARM)  â”‚ â†â”€â”€â”€â”€â”€â”€â”€ Vitis ì• í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰           â”‚
â”‚  â”‚  Cortex-A53 â”‚                                            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                            â”‚
â”‚         â”‚ M_AXI_HPM0_LPD                                    â”‚
â”‚         â†“                                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                           â”‚
â”‚  â”‚     AXI      â”‚                                           â”‚
â”‚  â”‚ Interconnect â”‚                                           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                                           â”‚
â”‚         â”‚                                                   â”‚
â”‚         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚
â”‚         â†“                 â†“                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                         â”‚
â”‚  â”‚  AXI BRAM    â”‚  â”‚ System ILA  â”‚ â†â”€â”€ AXI ë²„ìŠ¤ ëª¨ë‹ˆí„°ë§   â”‚
â”‚  â”‚  Controller  â”‚  â”‚  (Debug)    â”‚                         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â”‚
â”‚         â”‚                                                   â”‚
â”‚         â†“                                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                           â”‚
â”‚  â”‚    BRAM      â”‚                                           â”‚
â”‚  â”‚   (8KB)      â”‚                                           â”‚
â”‚  â”‚ 0x80000000   â”‚                                           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ë©”ëª¨ë¦¬ ë§µ
| ì£¼ì†Œ ë²”ìœ„ | í¬ê¸° | ì„¤ëª… |
|-----------|------|------|
| 0x80000000 - 0x80001FFF | 8KB | AXI BRAM (í…ŒìŠ¤íŠ¸ ëŒ€ìƒ) |

### íŒŒì¼ êµ¬ì¡°
```
kv260_bram_ila/
â”œâ”€â”€ vivado/
â”‚   â”œâ”€â”€ create_project.tcl    # Vivado í”„ë¡œì íŠ¸ ìƒì„± ìŠ¤í¬ë¦½íŠ¸
â”‚   â””â”€â”€ build_all.tcl         # í•©ì„±/êµ¬í˜„/ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìë™í™”
â”œâ”€â”€ vitis/
â”‚   â””â”€â”€ src/
â”‚       â”œâ”€â”€ main.c            # BRAM í…ŒìŠ¤íŠ¸ ì• í”Œë¦¬ì¼€ì´ì…˜
â”‚       â””â”€â”€ lscript_template.ld
â””â”€â”€ docs/
    â””â”€â”€ workflow_guide.md     # ì´ ë¬¸ì„œ
```

---

## 2. Vivado í”„ë¡œì íŠ¸ ë¹Œë“œ

### 2.1 í”„ë¡œì íŠ¸ ìƒì„±

```batch
:: Windows Command Prompt
cd C:\path\to\kv260_bram_ila\vivado

:: Vivado ì‹¤í–‰ ë° TCL ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰
vivado -mode batch -source create_project.tcl
```

ë˜ëŠ” Vivado GUIì—ì„œ:
1. **Tools â†’ Run Tcl Script...**
2. `create_project.tcl` ì„ íƒ
3. ì‹¤í–‰

### 2.2 ë¹Œë“œ ì‹¤í–‰

```batch
:: í”„ë¡œì íŠ¸ ìƒì„± í›„ ë¹Œë“œ
vivado -mode batch -source build_all.tcl
```

ë˜ëŠ” Vivado GUIì—ì„œ:
1. í”„ë¡œì íŠ¸ ì—´ê¸° (`kv260_bram_ila.xpr`)
2. **Flow Navigator â†’ Generate Bitstream** í´ë¦­
3. ì™„ë£Œ í›„ **File â†’ Export â†’ Export Hardware...**
   - â˜‘ï¸ Include bitstream ì²´í¬
   - XSA íŒŒì¼ ì €ì¥

### 2.3 ìƒì„±ë˜ëŠ” íŒŒì¼
- `kv260_bram_ila.xsa` - í•˜ë“œì›¨ì–´ í”Œë«í¼ (Vitisì—ì„œ ì‚¬ìš©)
- `kv260_bram_ila.ltx` - ILA í”„ë¡œë¸Œ íŒŒì¼ (Hardware Managerì—ì„œ ì‚¬ìš©)
- `design_1_wrapper.bit` - ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼

---

## 3. Vitis í”Œë«í¼ ìƒì„±

### 3.1 Vitis ì‹¤í–‰

```batch
:: Vitis Classic (2022.2)
vitis -workspace ./vitis_workspace
```

### 3.2 í”Œë«í¼ í”„ë¡œì íŠ¸ ìƒì„±

1. **File â†’ New â†’ Platform Project**
2. ì„¤ì •:
   - Platform project name: `kv260_bram_platform`
   - â˜‘ï¸ Create from hardware specification (XSA)
3. **Next** í´ë¦­
4. XSA íŒŒì¼ ì„ íƒ:
   - Browse â†’ `vivado/kv260_bram_ila/kv260_bram_ila.xsa`
5. ìš´ì˜ ì²´ì œ ì„¤ì •:
   - Operating system: **standalone**
   - Processor: **psu_cortexa53_0**
6. **Finish** í´ë¦­
7. í”Œë«í¼ ë¹Œë“œ:
   - í”Œë«í¼ í”„ë¡œì íŠ¸ ìš°í´ë¦­ â†’ **Build Project**

---

## 4. ì• í”Œë¦¬ì¼€ì´ì…˜ í”„ë¡œì íŠ¸ ìƒì„±

### 4.1 ì• í”Œë¦¬ì¼€ì´ì…˜ í”„ë¡œì íŠ¸ ìƒì„±

1. **File â†’ New â†’ Application Project**
2. í”Œë«í¼ ì„ íƒ:
   - Select a platform: `kv260_bram_platform`
3. **Next** í´ë¦­
4. ì• í”Œë¦¬ì¼€ì´ì…˜ ì„¤ì •:
   - Application project name: `bram_test_app`
   - System project name: `bram_test_system`
5. ë„ë©”ì¸ ì„ íƒ:
   - Domain: `standalone_psu_cortexa53_0`
6. **Next** í´ë¦­
7. í…œí”Œë¦¿ ì„ íƒ:
   - **Empty Application (C)**
8. **Finish** í´ë¦­

### 4.2 ì†ŒìŠ¤ ì½”ë“œ ì¶”ê°€

1. **Explorer** ì—ì„œ `bram_test_app â†’ src` í´ë” ìš°í´ë¦­
2. **Import â†’ General â†’ File System**
3. `vitis/src/main.c` íŒŒì¼ ì„ íƒ
4. Import ì™„ë£Œ

ë˜ëŠ” ì§ì ‘ ë³µì‚¬:
```batch
copy vitis\src\main.c vitis_workspace\bram_test_app\src\
```

### 4.3 ë¹Œë“œ ì„¤ì • í™•ì¸

1. í”„ë¡œì íŠ¸ ìš°í´ë¦­ â†’ **Properties**
2. **C/C++ Build â†’ Settings**
3. **ARM v8 gcc compiler â†’ Optimization**
   - Optimization Level: **-O0** (ë””ë²„ê¹… ìš©ì´)
4. **Apply and Close**

### 4.4 ì• í”Œë¦¬ì¼€ì´ì…˜ ë¹Œë“œ

1. í”„ë¡œì íŠ¸ ìš°í´ë¦­ â†’ **Build Project**
2. ë¹Œë“œ ì™„ë£Œ í™•ì¸

---

## 5. ILA ë””ë²„ê¹… ì›Œí¬í”Œë¡œìš°

### 5.1 ê¶Œì¥ ì›Œí¬í”Œë¡œìš° (ë°©ë²• 1: Vivado + Vitis ë™ì‹œ ì‚¬ìš©)

ì´ ë°©ë²•ì´ **ê°€ì¥ íš¨ìœ¨ì **ì…ë‹ˆë‹¤. Vivado Hardware Managerì—ì„œ ILAë¥¼ ëª¨ë‹ˆí„°ë§í•˜ë©´ì„œ Vitisì—ì„œ ì• í”Œë¦¬ì¼€ì´ì…˜ì„ ì‹¤í–‰í•©ë‹ˆë‹¤.

#### ë‹¨ê³„ 1: Vivado Hardware Manager ì‹¤í–‰

1. Vivado ì—´ê¸°
2. **Flow Navigator â†’ Open Hardware Manager**
3. **Open Target â†’ Auto Connect**
4. FPGA í”„ë¡œê·¸ë˜ë°:
   - Device ìš°í´ë¦­ â†’ **Program Device**
   - Bitstream: `design_1_wrapper.bit`
   - Debug probes: `kv260_bram_ila.ltx`
   - **Program** í´ë¦­

#### ë‹¨ê³„ 2: ILA íŠ¸ë¦¬ê±° ì„¤ì •

1. **hw_ila_1** ë”ë¸”í´ë¦­í•˜ì—¬ ILA ëŒ€ì‹œë³´ë“œ ì—´ê¸°
2. **Trigger Setup** ì°½ì—ì„œ íŠ¸ë¦¬ê±° ì¡°ê±´ ì„¤ì •:

**ì“°ê¸° ë™ì‘ ìº¡ì²˜:**
```
SLOT_0_AXI:AWVALID = 1
```

**ì½ê¸° ë™ì‘ ìº¡ì²˜:**
```
SLOT_0_AXI:ARVALID = 1
```

**íŠ¹ì • ì£¼ì†Œ ìº¡ì²˜:**
```
SLOT_0_AXI:AWADDR = 0x80000000
```

3. **Trigger position** ì„¤ì • (ì˜ˆ: 512)
4. **Run Trigger** ë²„íŠ¼ í´ë¦­ (ë˜ëŠ” â–¶ ë²„íŠ¼)
   - ILAê°€ "Waiting for Trigger" ìƒíƒœê°€ ë¨

#### ë‹¨ê³„ 3: Vitisì—ì„œ ì• í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰

1. Vitisì—ì„œ `bram_test_app` í”„ë¡œì íŠ¸ ì„ íƒ
2. **Run â†’ Run Configurations...**
3. **Single Application Debug** ë”ë¸”í´ë¦­í•˜ì—¬ ìƒˆ ì„¤ì • ìƒì„±
4. ì„¤ì •:
   - **Target Connection:** í•˜ë“œì›¨ì–´ ì—°ê²°
   - â˜‘ï¸ Reset entire system (ì²˜ìŒ ì‹¤í–‰ ì‹œ)
   - â˜ Program FPGA (ì´ë¯¸ Vivadoì—ì„œ í–ˆìœ¼ë¯€ë¡œ ì²´í¬ í•´ì œ!)
5. **Apply** â†’ **Run**

#### ë‹¨ê³„ 4: í…ŒìŠ¤íŠ¸ ì‹¤í–‰ ë° ILA ìº¡ì²˜

1. Vitis í„°ë¯¸ë„ì—ì„œ ë©”ë‰´ ì„ íƒ
2. ì˜ˆ: **9. ILA Burst Test** ì„ íƒ
3. Vivadoì˜ ILAê°€ íŠ¸ë¦¬ê±°ë˜ë©´ì„œ AXI íŠ¸ëœì­ì…˜ ìº¡ì²˜
4. Waveform ë¶„ì„

### 5.2 ILA ì‹ í˜¸ ë¶„ì„ ê°€ì´ë“œ

#### AXI ì“°ê¸° íŠ¸ëœì­ì…˜ ì‹ í˜¸
| ì‹ í˜¸ | ì„¤ëª… |
|------|------|
| AWADDR | ì“°ê¸° ì£¼ì†Œ |
| AWVALID | ì£¼ì†Œ ìœ íš¨ ì‹ í˜¸ |
| AWREADY | ìŠ¬ë ˆì´ë¸Œ ì¤€ë¹„ ì™„ë£Œ |
| WDATA | ì“°ê¸° ë°ì´í„° |
| WVALID | ë°ì´í„° ìœ íš¨ ì‹ í˜¸ |
| WREADY | ìŠ¬ë ˆì´ë¸Œ ì¤€ë¹„ ì™„ë£Œ |
| WSTRB | ë°”ì´íŠ¸ ìŠ¤íŠ¸ë¡œë¸Œ |
| BRESP | ì‘ë‹µ ìƒíƒœ |
| BVALID | ì‘ë‹µ ìœ íš¨ |
| BREADY | ë§ˆìŠ¤í„° ì‘ë‹µ ìˆ˜ì‹  ì¤€ë¹„ |

#### AXI ì½ê¸° íŠ¸ëœì­ì…˜ ì‹ í˜¸
| ì‹ í˜¸ | ì„¤ëª… |
|------|------|
| ARADDR | ì½ê¸° ì£¼ì†Œ |
| ARVALID | ì£¼ì†Œ ìœ íš¨ ì‹ í˜¸ |
| ARREADY | ìŠ¬ë ˆì´ë¸Œ ì¤€ë¹„ ì™„ë£Œ |
| RDATA | ì½ê¸° ë°ì´í„° |
| RVALID | ë°ì´í„° ìœ íš¨ |
| RREADY | ë§ˆìŠ¤í„° ìˆ˜ì‹  ì¤€ë¹„ |
| RRESP | ì‘ë‹µ ìƒíƒœ |

#### ì˜ˆìƒë˜ëŠ” íŒŒí˜• (ì“°ê¸°)
```
        ____      ____
AWVALID     |____|
            ____
AWREADY ____|    |____
        ____
AWADDR  X__| 0x80000000 |__X
            ____
WVALID  ____|    |____
            ____
WREADY  ____|    |____
            ____
WDATA   X__| 0xDEAD0000 |__X
                ____
BVALID  ________|    |____
                ____
BREADY  ________|    |____
```

### 5.3 ëŒ€ì•ˆ ì›Œí¬í”Œë¡œìš°ë“¤

#### ë°©ë²• 2: Vitisì—ì„œ FPGA í”„ë¡œê·¸ë˜ë° í›„ Vivadoë¡œ ILA ì—°ê²°
- ì¥ì : Vitisì—ì„œ ëª¨ë“  ê²ƒ ê´€ë¦¬
- ë‹¨ì : FPGA ì¬í”„ë¡œê·¸ë˜ë° ì‹œ ILA ì—°ê²° ëŠê¹€

#### ë°©ë²• 3: System Debugger + TCF Agent
- ì¥ì : ì›ê²© ë””ë²„ê¹… ê°€ëŠ¥
- ë‹¨ì : ì„¤ì •ì´ ë³µì¡í•¨

---

## 6. í…ŒìŠ¤íŠ¸ ë©”ë‰´ ì‚¬ìš©ë²•

### 6.1 UART í„°ë¯¸ë„ ì„¤ì •

- **Baud Rate:** 115200
- **Data Bits:** 8
- **Parity:** None
- **Stop Bits:** 1
- **Flow Control:** None

### 6.2 ë©”ë‰´ êµ¬ì„±

```
============================================================
                    MAIN MENU
------------------------------------------------------------
  [Write Operations]
    1. Write Single Word      - ë‹¨ì¼ ì£¼ì†Œì— ë°ì´í„° ì“°ê¸°
    2. Write Multiple Words   - ì—°ì† ì£¼ì†Œì— ì—¬ëŸ¬ ë°ì´í„° ì“°ê¸°
    3. Fill All BRAM          - ì „ì²´ BRAMì„ ê°™ì€ ê°’ìœ¼ë¡œ ì±„ìš°ê¸°

  [Read Operations]
    4. Read Single Word       - ë‹¨ì¼ ì£¼ì†Œ ì½ê¸°
    5. Read Multiple Words    - ì—°ì† ì£¼ì†Œ ì—¬ëŸ¬ ê°œ ì½ê¸°
    6. Read All BRAM          - ì „ì²´ BRAM ì½ê¸° (ìš”ì•½)

  [Pattern Tests]
    7. Write Test Pattern     - í…ŒìŠ¤íŠ¸ íŒ¨í„´ ì“°ê¸°
    8. Verify Test Pattern    - í…ŒìŠ¤íŠ¸ íŒ¨í„´ ê²€ì¦

  [ILA Debug]
    9. ILA Burst Test         - ILA ìº¡ì²˜ìš© ë¹ ë¥¸ ì—°ì† ì•¡ì„¸ìŠ¤

  [Utilities]
   10. Hex Dump               - ë©”ëª¨ë¦¬ ë¤í”„
   11. Clear All BRAM         - ì „ì²´ ì´ˆê¸°í™”
   12. Show BRAM Info         - BRAM ì •ë³´ ì¶œë ¥

    0. Exit
------------------------------------------------------------
```

### 6.3 í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ì˜ˆì‹œ

#### ì‹œë‚˜ë¦¬ì˜¤ 1: ë‹¨ì¼ ì“°ê¸°/ì½ê¸° í…ŒìŠ¤íŠ¸
```
Enter your choice: 1
Enter offset (0-2047): 0
Enter data (hex): 0xDEADBEEF

Writing 0xDEADBEEF to offset 0 (addr: 0x80000000)...
Readback: 0xDEADBEEF
SUCCESS: Write verified!

Enter your choice: 4
Enter offset (0-2047): 0

Address: 0x80000000
Offset:  0
Data:    0xDEADBEEF (3735928559 decimal)
```

#### ì‹œë‚˜ë¦¬ì˜¤ 2: íŒ¨í„´ í…ŒìŠ¤íŠ¸
```
Enter your choice: 7
Select pattern:
  1. Incrementing (0, 1, 2, 3, ...)
  2. Address pattern
  3. Checkerboard
  4. Walking ones
  5. All 0xFFFFFFFF
  6. All 0x00000000
Choice: 1

Writing pattern to all 2048 words...
Pattern: Incrementing
Pattern write complete!

Enter your choice: 8
Select pattern to verify:
Choice: 1

Verifying pattern...
SUCCESS: All 2048 words verified correctly!
```

#### ì‹œë‚˜ë¦¬ì˜¤ 3: ILA ë²„ìŠ¤íŠ¸ í…ŒìŠ¤íŠ¸
```
Enter your choice: 9
=== ILA Burst Test ===
------------------------------------------------------------
This test performs rapid consecutive accesses
for easy ILA capture. Set ILA trigger before running.
------------------------------------------------------------

Select burst type:
  1. Write burst (100 consecutive writes)
  2. Read burst (100 consecutive reads)
  3. Mixed read/write burst
  4. Custom burst count
Choice: 1

*** Arm ILA trigger now! Press any key to start burst ***
[Press any key]
Starting write burst...
Write burst complete!
```

---

## 7. íŠ¸ëŸ¬ë¸”ìŠˆíŒ…

### 7.1 ì¼ë°˜ì ì¸ ë¬¸ì œë“¤

#### ë¬¸ì œ: Vitisì—ì„œ í•˜ë“œì›¨ì–´ ì—°ê²° ì‹¤íŒ¨
**í•´ê²°:**
1. KV260ì´ JTAG ëª¨ë“œì¸ì§€ í™•ì¸ (Boot Mode SW ì„¤ì •)
2. USB ì¼€ì´ë¸” ì—°ê²° í™•ì¸
3. ë“œë¼ì´ë²„ ì„¤ì¹˜ í™•ì¸ (Xilinx Cable Drivers)

#### ë¬¸ì œ: BRAM ì•¡ì„¸ìŠ¤ ì‹œ ë°ì´í„° ë¶ˆì¼ì¹˜
**í•´ê²°:**
1. ìºì‹œ ë¹„í™œì„±í™” í™•ì¸ (`Xil_DCacheDisable()`)
2. ì£¼ì†Œ ë²”ìœ„ í™•ì¸ (0x80000000 ~ 0x80001FFF)
3. XSA íŒŒì¼ì´ ìµœì‹ ì¸ì§€ í™•ì¸

#### ë¬¸ì œ: ILAì—ì„œ íŠ¸ë¦¬ê±°ê°€ ë°œìƒí•˜ì§€ ì•ŠìŒ
**í•´ê²°:**
1. FPGAê°€ í”„ë¡œê·¸ë˜ë°ë˜ì—ˆëŠ”ì§€ í™•ì¸
2. LTX íŒŒì¼ì´ ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ê³¼ ì¼ì¹˜í•˜ëŠ”ì§€ í™•ì¸
3. íŠ¸ë¦¬ê±° ì¡°ê±´ì´ ì˜¬ë°”ë¥¸ì§€ í™•ì¸
4. ILAê°€ "Waiting for Trigger" ìƒíƒœì¸ì§€ í™•ì¸

#### ë¬¸ì œ: "Program FPGA" í›„ ILA ì—°ê²° ëŠê¹€
**í•´ê²°:**
1. Vivado Hardware Managerì—ì„œ ë‹¤ì‹œ **Refresh Device**
2. ë˜ëŠ” Vivadoì—ì„œë§Œ FPGA í”„ë¡œê·¸ë˜ë°í•˜ê³  Vitisì—ì„œëŠ” ì²´í¬ í•´ì œ

### 7.2 ILA ìº¡ì²˜ íŒ

1. **Trigger Position ì¡°ì •:**
   - ì“°ê¸° ì‹œì‘ ì „ ìƒíƒœë¥¼ ë³´ë ¤ë©´ trigger positionì„ ë’¤ìª½ìœ¼ë¡œ
   - ì „ì²´ burstë¥¼ ë³´ë ¤ë©´ trigger positionì„ ì•ìª½ìœ¼ë¡œ

2. **Capture Depth ì„¤ì •:**
   - ê¸´ íŠ¸ëœì­ì…˜ì€ ë” í° depth í•„ìš” (í”„ë¡œì íŠ¸ëŠ” 4096ìœ¼ë¡œ ì„¤ì •ë¨)

3. **ë‹¤ì¤‘ íŠ¸ë¦¬ê±°:**
   - Trigger Setupì—ì„œ ì—¬ëŸ¬ ì¡°ê±´ ì¡°í•© ê°€ëŠ¥
   - ì˜ˆ: `AWVALID=1 AND AWADDR=0x80000100`

### 7.3 ì„±ëŠ¥ ìµœì í™”

1. **Release ë¹Œë“œ:**
   - ìµœì¢… í…ŒìŠ¤íŠ¸ ì‹œ Optimizationì„ -O2ë¡œ ë³€ê²½
   
2. **Burst ì „ì†¡:**
   - í˜„ì¬ ì½”ë“œëŠ” ë‹¨ì¼ ì „ì†¡ ì‚¬ìš©
   - ì„±ëŠ¥ í–¥ìƒì„ ìœ„í•´ memcpy ê¸°ë°˜ burst êµ¬í˜„ ê°€ëŠ¥

---

## ğŸ“š ì°¸ê³  ìë£Œ

- [Xilinx UG1085 - Zynq UltraScale+ Device TRM](https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm)
- [Xilinx UG908 - Vivado Design Suite User Guide: Programming and Debugging](https://docs.xilinx.com/r/en-US/ug908-vivado-programming-debugging)
- [Xilinx UG1400 - Vitis Embedded Software Development Flow](https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded)
- [Xilinx UG1393 - Vitis Application Acceleration Development](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration)

---

*Document Version: 1.0*
*Last Updated: 2025-01*
*Target: Vivado/Vitis 2022.2, Kria KV260*
