Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  2 20:09:36 2022
| Host         : LAPTOP-RK6SIO5B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file electronic_coded_lock_control_sets_placed.rpt
| Design       : electronic_coded_lock
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            3 |
|      4 |            1 |
|      8 |            1 |
|      9 |            1 |
|     14 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           11 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              30 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+-----------------------------+------------------+----------------+
|         Clock Signal         | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+---------------+-----------------------------+------------------+----------------+
|  u1/digit_reg[0]_LDC_i_1_n_0 |               | u1/digit_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  u1/digit_reg[1]_LDC_i_1_n_0 |               | u1/digit_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  Rst_IBUF_BUFG               |               | u1/digit_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  Rst_IBUF_BUFG               |               | u1/digit_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  u1/digit_reg[1]_P_1[0]      |               |                             |                1 |              2 |
|  u1/digit_reg[1]_P_0[0]      |               |                             |                1 |              2 |
|  u1/E[0]                     |               |                             |                1 |              2 |
|  clk_IBUF_BUFG               |               |                             |                2 |              4 |
|  u7/u0/CLK                   |               |                             |                2 |              8 |
|  u8/u0/CLK                   |               |                             |                4 |              9 |
|  clk_IBUF_BUFG               |               | u7/u0/clk_2000              |                4 |             14 |
|  clk_IBUF_BUFG               |               | u8/u0/clk_2000              |                4 |             14 |
+------------------------------+---------------+-----------------------------+------------------+----------------+


