
/home/zhuzemu/homework/RISC-V-CPU-simulator/test/my_tests/workloads/simple_add/simple_add.riscv:     file format elf32-littleriscv


Disassembly of section .text:

00010000 <_start>:
   10000:	00100513          	li	a0,1
   10004:	00250513          	addi	a0,a0,2
   10008:	00350513          	addi	a0,a0,3
   1000c:	00450513          	addi	a0,a0,4
   10010:	00550513          	addi	a0,a0,5
   10014:	00000013          	nop
   10018:	00000013          	nop
   1001c:	00000013          	nop
   10020:	00100073          	ebreak
   10024:	00000013          	nop
