# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ADC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:49 on May 02,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CountDownTimer
# -- Compiling architecture Behave of CountDownTimer
# End time: 15:14:49 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:49 on May 02,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ADC_b
# -- Compiling architecture Behave of ADC_b
# End time: 15:14:49 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.adc_b
# vsim work.adc_b 
# Start time: 15:15:28 on May 02,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adc_b(behave)
# Loading work.countdowntimer(behave)
add wave *
force -freeze sim:/adc_b/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/adc_b/reset 1 0
run
force -freeze sim:/adc_b/reset 0 0
force -freeze sim:/adc_b/ADC_b_out 10101101 0
run
run
run
run
run
run
run
force -freeze sim:/adc_b/INTR 1 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/adc_b/INTR 0 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/adc_b/INTR 1 0
run
run
run
# End time: 15:52:39 on May 02,2019, Elapsed time: 0:37:11
# Errors: 0, Warnings: 0
