
libertyMestre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007630  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ed0  08007740  08007740  00017740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008610  08008610  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08008610  08008610  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008610  08008610  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008610  08008610  00018610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008614  08008614  00018614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08008618  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002c98  2000004c  08008664  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002ce4  08008664  00022ce4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b2ff  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034e8  00000000  00000000  0003b374  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017a0  00000000  00000000  0003e860  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001650  00000000  00000000  00040000  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004120  00000000  00000000  00041650  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001236c  00000000  00000000  00045770  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00099bcc  00000000  00000000  00057adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f16a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064a4  00000000  00000000  000f1724  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000004c 	.word	0x2000004c
 800012c:	00000000 	.word	0x00000000
 8000130:	08007728 	.word	0x08007728

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000050 	.word	0x20000050
 800014c:	08007728 	.word	0x08007728

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b590      	push	{r4, r7, lr}
 8000162:	b093      	sub	sp, #76	; 0x4c
 8000164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t i;
	uint8_t memsize[2][8] = {{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 8000166:	4b3a      	ldr	r3, [pc, #232]	; (8000250 <main+0xf0>)
 8000168:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800016c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800016e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000172:	f003 f8a7 	bl	80032c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000176:	f000 f895 	bl	80002a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800017a:	f000 f939 	bl	80003f0 <MX_GPIO_Init>
  MX_SPI2_Init();
 800017e:	f000 f901 	bl	8000384 <MX_SPI2_Init>
  MX_I2C2_Init();
 8000182:	f000 f8d1 	bl	8000328 <MX_I2C2_Init>
  ////////////////////////////////////////////////////////////////////////////////////////////////////
     // First of all, Should register SPI callback functions implemented by user for accessing WIZCHIP //
     ////////////////////////////////////////////////////////////////////////////////////////////////////

     /* Chip selection call back */
  	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8000186:	4933      	ldr	r1, [pc, #204]	; (8000254 <main+0xf4>)
 8000188:	4833      	ldr	r0, [pc, #204]	; (8000258 <main+0xf8>)
 800018a:	f002 fbbd 	bl	8002908 <reg_wizchip_cs_cbfunc>

  	 /* SPI Read & Write callback function */
  	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800018e:	4933      	ldr	r1, [pc, #204]	; (800025c <main+0xfc>)
 8000190:	4833      	ldr	r0, [pc, #204]	; (8000260 <main+0x100>)
 8000192:	f002 fbdd 	bl	8002950 <reg_wizchip_spi_cbfunc>

  	////////////////////////////////////////////////////////////////////////
  	/* WIZCHIP SOCKET Buffer initialize */
  	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 8000196:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800019a:	4619      	mov	r1, r3
 800019c:	2001      	movs	r0, #1
 800019e:	f002 fc01 	bl	80029a4 <ctlwizchip>
 80001a2:	4603      	mov	r3, r0
 80001a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001a8:	d100      	bne.n	80001ac <main+0x4c>
  	{
  	   //init fail
  	   while(1);
 80001aa:	e7fe      	b.n	80001aa <main+0x4a>
  	}

  	/* Network initialization */
  	network_init();
 80001ac:	f000 fa26 	bl	80005fc <network_init>

  	//all connections inactive
  	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 80001b0:	2300      	movs	r3, #0
 80001b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80001b6:	e009      	b.n	80001cc <main+0x6c>
  	HTTP_reset(i);
 80001b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80001bc:	4618      	mov	r0, r3
 80001be:	f000 fa2f 	bl	8000620 <HTTP_reset>
  	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 80001c2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80001c6:	3301      	adds	r3, #1
 80001c8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80001cc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80001d0:	2b07      	cmp	r3, #7
 80001d2:	d9f1      	bls.n	80001b8 <main+0x58>

  	char write_data[50];
  	memset(write_data, 0, sizeof(write_data));
 80001d4:	463b      	mov	r3, r7
 80001d6:	2232      	movs	r2, #50	; 0x32
 80001d8:	2100      	movs	r1, #0
 80001da:	4618      	mov	r0, r3
 80001dc:	f007 fa7c 	bl	80076d8 <memset>
  	strcpy(write_data, "Hello World!!!");
 80001e0:	463b      	mov	r3, r7
 80001e2:	4a20      	ldr	r2, [pc, #128]	; (8000264 <main+0x104>)
 80001e4:	461c      	mov	r4, r3
 80001e6:	4613      	mov	r3, r2
 80001e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001ea:	c407      	stmia	r4!, {r0, r1, r2}
 80001ec:	8023      	strh	r3, [r4, #0]
 80001ee:	3402      	adds	r4, #2
 80001f0:	0c1b      	lsrs	r3, r3, #16
 80001f2:	7023      	strb	r3, [r4, #0]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001f4:	f004 fd9c 	bl	8004d30 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ethernetTask */
  ethernetTaskHandle = osThreadNew(StartEthernet, NULL, &ethernetTask_attributes);
 80001f8:	4a1b      	ldr	r2, [pc, #108]	; (8000268 <main+0x108>)
 80001fa:	2100      	movs	r1, #0
 80001fc:	481b      	ldr	r0, [pc, #108]	; (800026c <main+0x10c>)
 80001fe:	f004 fdfd 	bl	8004dfc <osThreadNew>
 8000202:	4602      	mov	r2, r0
 8000204:	4b1a      	ldr	r3, [pc, #104]	; (8000270 <main+0x110>)
 8000206:	601a      	str	r2, [r3, #0]

  /* creation of readInput1Task */
  readInput1TaskHandle = osThreadNew(StartReadInput1, NULL, &readInput1Task_attributes);
 8000208:	4a1a      	ldr	r2, [pc, #104]	; (8000274 <main+0x114>)
 800020a:	2100      	movs	r1, #0
 800020c:	481a      	ldr	r0, [pc, #104]	; (8000278 <main+0x118>)
 800020e:	f004 fdf5 	bl	8004dfc <osThreadNew>
 8000212:	4602      	mov	r2, r0
 8000214:	4b19      	ldr	r3, [pc, #100]	; (800027c <main+0x11c>)
 8000216:	601a      	str	r2, [r3, #0]

  /* creation of readInput2Task */
  readInput2TaskHandle = osThreadNew(StartReadInput2, NULL, &readInput2Task_attributes);
 8000218:	4a19      	ldr	r2, [pc, #100]	; (8000280 <main+0x120>)
 800021a:	2100      	movs	r1, #0
 800021c:	4819      	ldr	r0, [pc, #100]	; (8000284 <main+0x124>)
 800021e:	f004 fded 	bl	8004dfc <osThreadNew>
 8000222:	4602      	mov	r2, r0
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <main+0x128>)
 8000226:	601a      	str	r2, [r3, #0]

  /* creation of readInput3Task */
  readInput3TaskHandle = osThreadNew(StartReadInput3, NULL, &readInput3Task_attributes);
 8000228:	4a18      	ldr	r2, [pc, #96]	; (800028c <main+0x12c>)
 800022a:	2100      	movs	r1, #0
 800022c:	4818      	ldr	r0, [pc, #96]	; (8000290 <main+0x130>)
 800022e:	f004 fde5 	bl	8004dfc <osThreadNew>
 8000232:	4602      	mov	r2, r0
 8000234:	4b17      	ldr	r3, [pc, #92]	; (8000294 <main+0x134>)
 8000236:	601a      	str	r2, [r3, #0]

  /* creation of readInput4Task */
  readInput4TaskHandle = osThreadNew(StartReadInput4, NULL, &readInput4Task_attributes);
 8000238:	4a17      	ldr	r2, [pc, #92]	; (8000298 <main+0x138>)
 800023a:	2100      	movs	r1, #0
 800023c:	4817      	ldr	r0, [pc, #92]	; (800029c <main+0x13c>)
 800023e:	f004 fddd 	bl	8004dfc <osThreadNew>
 8000242:	4602      	mov	r2, r0
 8000244:	4b16      	ldr	r3, [pc, #88]	; (80002a0 <main+0x140>)
 8000246:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000248:	f004 fda4 	bl	8004d94 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800024c:	e7fe      	b.n	800024c <main+0xec>
 800024e:	bf00      	nop
 8000250:	080077a0 	.word	0x080077a0
 8000254:	080005b9 	.word	0x080005b9
 8000258:	080005a1 	.word	0x080005a1
 800025c:	080005d1 	.word	0x080005d1
 8000260:	080005eb 	.word	0x080005eb
 8000264:	08007790 	.word	0x08007790
 8000268:	08008544 	.word	0x08008544
 800026c:	08001789 	.word	0x08001789
 8000270:	20002c34 	.word	0x20002c34
 8000274:	08008568 	.word	0x08008568
 8000278:	080017d5 	.word	0x080017d5
 800027c:	20001c20 	.word	0x20001c20
 8000280:	0800858c 	.word	0x0800858c
 8000284:	0800182d 	.word	0x0800182d
 8000288:	20002c30 	.word	0x20002c30
 800028c:	080085b0 	.word	0x080085b0
 8000290:	08001885 	.word	0x08001885
 8000294:	20002c2c 	.word	0x20002c2c
 8000298:	080085d4 	.word	0x080085d4
 800029c:	080018e9 	.word	0x080018e9
 80002a0:	20001bfc 	.word	0x20001bfc

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b090      	sub	sp, #64	; 0x40
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0318 	add.w	r3, r7, #24
 80002ae:	2228      	movs	r2, #40	; 0x28
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f007 fa10 	bl	80076d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c6:	2302      	movs	r3, #2
 80002c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ca:	2301      	movs	r3, #1
 80002cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ce:	2310      	movs	r3, #16
 80002d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d2:	2302      	movs	r3, #2
 80002d4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002d6:	2300      	movs	r3, #0
 80002d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002da:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e0:	f107 0318 	add.w	r3, r7, #24
 80002e4:	4618      	mov	r0, r3
 80002e6:	f003 fbc1 	bl	8003a6c <HAL_RCC_OscConfig>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002f0:	f001 fb38 	bl	8001964 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f4:	230f      	movs	r3, #15
 80002f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f8:	2302      	movs	r3, #2
 80002fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000300:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000304:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000306:	2300      	movs	r3, #0
 8000308:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2102      	movs	r1, #2
 800030e:	4618      	mov	r0, r3
 8000310:	f003 fe2c 	bl	8003f6c <HAL_RCC_ClockConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800031a:	f001 fb23 	bl	8001964 <Error_Handler>
  }
}
 800031e:	bf00      	nop
 8000320:	3740      	adds	r7, #64	; 0x40
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
	...

08000328 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800032c:	4b12      	ldr	r3, [pc, #72]	; (8000378 <MX_I2C2_Init+0x50>)
 800032e:	4a13      	ldr	r2, [pc, #76]	; (800037c <MX_I2C2_Init+0x54>)
 8000330:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000332:	4b11      	ldr	r3, [pc, #68]	; (8000378 <MX_I2C2_Init+0x50>)
 8000334:	4a12      	ldr	r2, [pc, #72]	; (8000380 <MX_I2C2_Init+0x58>)
 8000336:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000338:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <MX_I2C2_Init+0x50>)
 800033a:	2200      	movs	r2, #0
 800033c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800033e:	4b0e      	ldr	r3, [pc, #56]	; (8000378 <MX_I2C2_Init+0x50>)
 8000340:	2200      	movs	r2, #0
 8000342:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000344:	4b0c      	ldr	r3, [pc, #48]	; (8000378 <MX_I2C2_Init+0x50>)
 8000346:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800034a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800034c:	4b0a      	ldr	r3, [pc, #40]	; (8000378 <MX_I2C2_Init+0x50>)
 800034e:	2200      	movs	r2, #0
 8000350:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000352:	4b09      	ldr	r3, [pc, #36]	; (8000378 <MX_I2C2_Init+0x50>)
 8000354:	2200      	movs	r2, #0
 8000356:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000358:	4b07      	ldr	r3, [pc, #28]	; (8000378 <MX_I2C2_Init+0x50>)
 800035a:	2200      	movs	r2, #0
 800035c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800035e:	4b06      	ldr	r3, [pc, #24]	; (8000378 <MX_I2C2_Init+0x50>)
 8000360:	2200      	movs	r2, #0
 8000362:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000364:	4804      	ldr	r0, [pc, #16]	; (8000378 <MX_I2C2_Init+0x50>)
 8000366:	f003 fa49 	bl	80037fc <HAL_I2C_Init>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d001      	beq.n	8000374 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000370:	f001 faf8 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000374:	bf00      	nop
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20001ba8 	.word	0x20001ba8
 800037c:	40005800 	.word	0x40005800
 8000380:	000186a0 	.word	0x000186a0

08000384 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000388:	4b17      	ldr	r3, [pc, #92]	; (80003e8 <MX_SPI2_Init+0x64>)
 800038a:	4a18      	ldr	r2, [pc, #96]	; (80003ec <MX_SPI2_Init+0x68>)
 800038c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800038e:	4b16      	ldr	r3, [pc, #88]	; (80003e8 <MX_SPI2_Init+0x64>)
 8000390:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000394:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000396:	4b14      	ldr	r3, [pc, #80]	; (80003e8 <MX_SPI2_Init+0x64>)
 8000398:	2200      	movs	r2, #0
 800039a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800039c:	4b12      	ldr	r3, [pc, #72]	; (80003e8 <MX_SPI2_Init+0x64>)
 800039e:	2200      	movs	r2, #0
 80003a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003a2:	4b11      	ldr	r3, [pc, #68]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003a8:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80003ae:	4b0e      	ldr	r3, [pc, #56]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80003b6:	4b0c      	ldr	r3, [pc, #48]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003b8:	2218      	movs	r2, #24
 80003ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003bc:	4b0a      	ldr	r3, [pc, #40]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003be:	2200      	movs	r2, #0
 80003c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80003c2:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003c8:	4b07      	ldr	r3, [pc, #28]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80003ce:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003d0:	220a      	movs	r2, #10
 80003d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003d4:	4804      	ldr	r0, [pc, #16]	; (80003e8 <MX_SPI2_Init+0x64>)
 80003d6:	f003 ff95 	bl	8004304 <HAL_SPI_Init>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d001      	beq.n	80003e4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80003e0:	f001 fac0 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003e4:	bf00      	nop
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	20001b50 	.word	0x20001b50
 80003ec:	40003800 	.word	0x40003800

080003f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b08a      	sub	sp, #40	; 0x28
 80003f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f6:	f107 0314 	add.w	r3, r7, #20
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	605a      	str	r2, [r3, #4]
 8000400:	609a      	str	r2, [r3, #8]
 8000402:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000404:	4b55      	ldr	r3, [pc, #340]	; (800055c <MX_GPIO_Init+0x16c>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a54      	ldr	r2, [pc, #336]	; (800055c <MX_GPIO_Init+0x16c>)
 800040a:	f043 0310 	orr.w	r3, r3, #16
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b52      	ldr	r3, [pc, #328]	; (800055c <MX_GPIO_Init+0x16c>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0310 	and.w	r3, r3, #16
 8000418:	613b      	str	r3, [r7, #16]
 800041a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800041c:	4b4f      	ldr	r3, [pc, #316]	; (800055c <MX_GPIO_Init+0x16c>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	4a4e      	ldr	r2, [pc, #312]	; (800055c <MX_GPIO_Init+0x16c>)
 8000422:	f043 0320 	orr.w	r3, r3, #32
 8000426:	6193      	str	r3, [r2, #24]
 8000428:	4b4c      	ldr	r3, [pc, #304]	; (800055c <MX_GPIO_Init+0x16c>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	f003 0320 	and.w	r3, r3, #32
 8000430:	60fb      	str	r3, [r7, #12]
 8000432:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000434:	4b49      	ldr	r3, [pc, #292]	; (800055c <MX_GPIO_Init+0x16c>)
 8000436:	699b      	ldr	r3, [r3, #24]
 8000438:	4a48      	ldr	r2, [pc, #288]	; (800055c <MX_GPIO_Init+0x16c>)
 800043a:	f043 0304 	orr.w	r3, r3, #4
 800043e:	6193      	str	r3, [r2, #24]
 8000440:	4b46      	ldr	r3, [pc, #280]	; (800055c <MX_GPIO_Init+0x16c>)
 8000442:	699b      	ldr	r3, [r3, #24]
 8000444:	f003 0304 	and.w	r3, r3, #4
 8000448:	60bb      	str	r3, [r7, #8]
 800044a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800044c:	4b43      	ldr	r3, [pc, #268]	; (800055c <MX_GPIO_Init+0x16c>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	4a42      	ldr	r2, [pc, #264]	; (800055c <MX_GPIO_Init+0x16c>)
 8000452:	f043 0308 	orr.w	r3, r3, #8
 8000456:	6193      	str	r3, [r2, #24]
 8000458:	4b40      	ldr	r3, [pc, #256]	; (800055c <MX_GPIO_Init+0x16c>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	f003 0308 	and.w	r3, r3, #8
 8000460:	607b      	str	r3, [r7, #4]
 8000462:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT1_OP9_Pin|OUT1_OP10_Pin, GPIO_PIN_RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800046a:	483d      	ldr	r0, [pc, #244]	; (8000560 <MX_GPIO_Init+0x170>)
 800046c:	f003 f9ad 	bl	80037ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_LED1_GPIO_Port, ON_LED1_Pin, GPIO_PIN_RESET);
 8000470:	2200      	movs	r2, #0
 8000472:	2102      	movs	r1, #2
 8000474:	483b      	ldr	r0, [pc, #236]	; (8000564 <MX_GPIO_Init+0x174>)
 8000476:	f003 f9a8 	bl	80037ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ON_BUZZ_Pin|GPIO_W5500_CS_Pin, GPIO_PIN_RESET);
 800047a:	2200      	movs	r2, #0
 800047c:	f241 0101 	movw	r1, #4097	; 0x1001
 8000480:	4839      	ldr	r0, [pc, #228]	; (8000568 <MX_GPIO_Init+0x178>)
 8000482:	f003 f9a2 	bl	80037ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Rst_GPIO_Port, Rst_Pin, GPIO_PIN_SET);
 8000486:	2201      	movs	r2, #1
 8000488:	f44f 7180 	mov.w	r1, #256	; 0x100
 800048c:	4837      	ldr	r0, [pc, #220]	; (800056c <MX_GPIO_Init+0x17c>)
 800048e:	f003 f99c 	bl	80037ca <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OUT1_OP9_Pin OUT1_OP10_Pin */
  GPIO_InitStruct.Pin = OUT1_OP9_Pin|OUT1_OP10_Pin;
 8000492:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000498:	2301      	movs	r3, #1
 800049a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049c:	2300      	movs	r3, #0
 800049e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a0:	2302      	movs	r3, #2
 80004a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004a4:	f107 0314 	add.w	r3, r7, #20
 80004a8:	4619      	mov	r1, r3
 80004aa:	482d      	ldr	r0, [pc, #180]	; (8000560 <MX_GPIO_Init+0x170>)
 80004ac:	f003 f81c 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ON_LED1_Pin */
  GPIO_InitStruct.Pin = ON_LED1_Pin;
 80004b0:	2302      	movs	r3, #2
 80004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b4:	2301      	movs	r3, #1
 80004b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b8:	2300      	movs	r3, #0
 80004ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004bc:	2302      	movs	r3, #2
 80004be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ON_LED1_GPIO_Port, &GPIO_InitStruct);
 80004c0:	f107 0314 	add.w	r3, r7, #20
 80004c4:	4619      	mov	r1, r3
 80004c6:	4827      	ldr	r0, [pc, #156]	; (8000564 <MX_GPIO_Init+0x174>)
 80004c8:	f003 f80e 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP4_Pin OUT1_OP3_Pin OUT1_OP2_Pin OUT1_OP1_Pin
                           OUT1_OP8_Pin OUT1_OP7_Pin OUT1_OP6_Pin OUT1_OP5_Pin */
  GPIO_InitStruct.Pin = OUT1_OP4_Pin|OUT1_OP3_Pin|OUT1_OP2_Pin|OUT1_OP1_Pin
 80004cc:	23ff      	movs	r3, #255	; 0xff
 80004ce:	617b      	str	r3, [r7, #20]
                          |OUT1_OP8_Pin|OUT1_OP7_Pin|OUT1_OP6_Pin|OUT1_OP5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d0:	2300      	movs	r3, #0
 80004d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d4:	2300      	movs	r3, #0
 80004d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d8:	f107 0314 	add.w	r3, r7, #20
 80004dc:	4619      	mov	r1, r3
 80004de:	4823      	ldr	r0, [pc, #140]	; (800056c <MX_GPIO_Init+0x17c>)
 80004e0:	f003 f802 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ON_BUZZ_Pin GPIO_W5500_CS_Pin */
  GPIO_InitStruct.Pin = ON_BUZZ_Pin|GPIO_W5500_CS_Pin;
 80004e4:	f241 0301 	movw	r3, #4097	; 0x1001
 80004e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ea:	2301      	movs	r3, #1
 80004ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ee:	2300      	movs	r3, #0
 80004f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f2:	2302      	movs	r3, #2
 80004f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f6:	f107 0314 	add.w	r3, r7, #20
 80004fa:	4619      	mov	r1, r3
 80004fc:	481a      	ldr	r0, [pc, #104]	; (8000568 <MX_GPIO_Init+0x178>)
 80004fe:	f002 fff3 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP12_Pin OUT1_OP11_Pin OUT1_OP15_Pin OUT1_OP16_Pin
                           OUT1_OP14_Pin OUT1_OP13_Pin */
  GPIO_InitStruct.Pin = OUT1_OP12_Pin|OUT1_OP11_Pin|OUT1_OP15_Pin|OUT1_OP16_Pin
 8000502:	237e      	movs	r3, #126	; 0x7e
 8000504:	617b      	str	r3, [r7, #20]
                          |OUT1_OP14_Pin|OUT1_OP13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000506:	2300      	movs	r3, #0
 8000508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	2300      	movs	r3, #0
 800050c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050e:	f107 0314 	add.w	r3, r7, #20
 8000512:	4619      	mov	r1, r3
 8000514:	4814      	ldr	r0, [pc, #80]	; (8000568 <MX_GPIO_Init+0x178>)
 8000516:	f002 ffe7 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rst_Pin */
  GPIO_InitStruct.Pin = Rst_Pin;
 800051a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800051e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000520:	2301      	movs	r3, #1
 8000522:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000524:	2301      	movs	r3, #1
 8000526:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000528:	2302      	movs	r3, #2
 800052a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Rst_GPIO_Port, &GPIO_InitStruct);
 800052c:	f107 0314 	add.w	r3, r7, #20
 8000530:	4619      	mov	r1, r3
 8000532:	480e      	ldr	r0, [pc, #56]	; (800056c <MX_GPIO_Init+0x17c>)
 8000534:	f002 ffd8 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8000538:	4b0d      	ldr	r3, [pc, #52]	; (8000570 <MX_GPIO_Init+0x180>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	627b      	str	r3, [r7, #36]	; 0x24
 800053e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000540:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000544:	627b      	str	r3, [r7, #36]	; 0x24
 8000546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000548:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800054c:	627b      	str	r3, [r7, #36]	; 0x24
 800054e:	4a08      	ldr	r2, [pc, #32]	; (8000570 <MX_GPIO_Init+0x180>)
 8000550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000552:	6053      	str	r3, [r2, #4]

}
 8000554:	bf00      	nop
 8000556:	3728      	adds	r7, #40	; 0x28
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40021000 	.word	0x40021000
 8000560:	40011000 	.word	0x40011000
 8000564:	40011400 	.word	0x40011400
 8000568:	40010c00 	.word	0x40010c00
 800056c:	40010800 	.word	0x40010800
 8000570:	40010000 	.word	0x40010000

08000574 <W5500_rxtx>:

/* USER CODE BEGIN 4 */
uint8_t W5500_rxtx(uint8_t data)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b086      	sub	sp, #24
 8000578:	af02      	add	r7, sp, #8
 800057a:	4603      	mov	r3, r0
 800057c:	71fb      	strb	r3, [r7, #7]
	uint8_t rxdata;

	HAL_SPI_TransmitReceive(&hspi2, &data, &rxdata, 1, 50);
 800057e:	f107 020f 	add.w	r2, r7, #15
 8000582:	1df9      	adds	r1, r7, #7
 8000584:	2332      	movs	r3, #50	; 0x32
 8000586:	9300      	str	r3, [sp, #0]
 8000588:	2301      	movs	r3, #1
 800058a:	4804      	ldr	r0, [pc, #16]	; (800059c <W5500_rxtx+0x28>)
 800058c:	f003 ff3e 	bl	800440c <HAL_SPI_TransmitReceive>

	return (rxdata);
 8000590:	7bfb      	ldrb	r3, [r7, #15]
}
 8000592:	4618      	mov	r0, r3
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20001b50 	.word	0x20001b50

080005a0 <wizchip_select>:
/////////////////////////////////////////////////////////////////
// SPI Callback function for accessing WIZCHIP                 //
// WIZCHIP user should implement with your host spi peripheral //
/////////////////////////////////////////////////////////////////
void  wizchip_select(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
	W5500_select();
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005aa:	4802      	ldr	r0, [pc, #8]	; (80005b4 <wizchip_select+0x14>)
 80005ac:	f003 f90d 	bl	80037ca <HAL_GPIO_WritePin>
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40010c00 	.word	0x40010c00

080005b8 <wizchip_deselect>:

void  wizchip_deselect(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	W5500_release();
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c2:	4802      	ldr	r0, [pc, #8]	; (80005cc <wizchip_deselect+0x14>)
 80005c4:	f003 f901 	bl	80037ca <HAL_GPIO_WritePin>
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40010c00 	.word	0x40010c00

080005d0 <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
	W5500_tx(wb);
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	4618      	mov	r0, r3
 80005de:	f7ff ffc9 	bl	8000574 <W5500_rxtx>
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}

080005ea <wizchip_read>:

uint8_t wizchip_read()
{
 80005ea:	b580      	push	{r7, lr}
 80005ec:	af00      	add	r7, sp, #0
   return W5500_rx();
 80005ee:	20ff      	movs	r0, #255	; 0xff
 80005f0:	f7ff ffc0 	bl	8000574 <W5500_rxtx>
 80005f4:	4603      	mov	r3, r0
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	bd80      	pop	{r7, pc}
	...

080005fc <network_init>:

/////////////////////////////////////////////////////////////
// Intialize the network information to be used in WIZCHIP //
/////////////////////////////////////////////////////////////
void network_init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
   uint8_t tmpstr[6];

	ctlnetwork(CN_SET_NETINFO, (void*)&gWIZNETINFO);
 8000602:	4906      	ldr	r1, [pc, #24]	; (800061c <network_init+0x20>)
 8000604:	2000      	movs	r0, #0
 8000606:	f002 faab 	bl	8002b60 <ctlnetwork>

	ctlwizchip(CW_GET_ID,(void*)tmpstr);
 800060a:	463b      	mov	r3, r7
 800060c:	4619      	mov	r1, r3
 800060e:	2008      	movs	r0, #8
 8000610:	f002 f9c8 	bl	80029a4 <ctlwizchip>
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000000 	.word	0x20000000

08000620 <HTTP_reset>:
#define len(some) (sizeof(some)/sizeof(some[0]))

//http server

void HTTP_reset(uint8_t sockn)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
    sentsize[sockn]=0;
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	4a06      	ldr	r2, [pc, #24]	; (8000648 <HTTP_reset+0x28>)
 800062e:	2100      	movs	r1, #0
 8000630:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	http_state[sockn]=HTTP_IDLE;
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	4a05      	ldr	r2, [pc, #20]	; (800064c <HTTP_reset+0x2c>)
 8000638:	2100      	movs	r1, #0
 800063a:	54d1      	strb	r1, [r2, r3]
}
 800063c:	bf00      	nop
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	bc80      	pop	{r7}
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	20002c38 	.word	0x20002c38
 800064c:	20001c24 	.word	0x20001c24

08000650 <tcp_http_mt>:

int32_t tcp_http_mt(uint8_t sn, uint8_t* buf, uint16_t port)
{
 8000650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000652:	b089      	sub	sp, #36	; 0x24
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	6039      	str	r1, [r7, #0]
 800065a:	71fb      	strb	r3, [r7, #7]
 800065c:	4613      	mov	r3, r2
 800065e:	80bb      	strh	r3, [r7, #4]
   int32_t ret;
   uint32_t size = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	61fb      	str	r3, [r7, #28]
   uint8_t flagHtmlGen = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	76fb      	strb	r3, [r7, #27]
   char *url,*p;
   uint16_t blocklen=0;
 8000668:	2300      	movs	r3, #0
 800066a:	833b      	strh	r3, [r7, #24]

   switch(getSn_SR(sn))
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	3301      	adds	r3, #1
 8000672:	00db      	lsls	r3, r3, #3
 8000674:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000678:	4618      	mov	r0, r3
 800067a:	f001 fec1 	bl	8002400 <WIZCHIP_READ>
 800067e:	4603      	mov	r3, r0
 8000680:	2b1c      	cmp	r3, #28
 8000682:	f201 8057 	bhi.w	8001734 <tcp_http_mt+0x10e4>
 8000686:	a201      	add	r2, pc, #4	; (adr r2, 800068c <tcp_http_mt+0x3c>)
 8000688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800068c:	08001711 	.word	0x08001711
 8000690:	08001735 	.word	0x08001735
 8000694:	08001735 	.word	0x08001735
 8000698:	08001735 	.word	0x08001735
 800069c:	08001735 	.word	0x08001735
 80006a0:	08001735 	.word	0x08001735
 80006a4:	08001735 	.word	0x08001735
 80006a8:	08001735 	.word	0x08001735
 80006ac:	08001735 	.word	0x08001735
 80006b0:	08001735 	.word	0x08001735
 80006b4:	08001735 	.word	0x08001735
 80006b8:	08001735 	.word	0x08001735
 80006bc:	08001735 	.word	0x08001735
 80006c0:	08001735 	.word	0x08001735
 80006c4:	08001735 	.word	0x08001735
 80006c8:	08001735 	.word	0x08001735
 80006cc:	08001735 	.word	0x08001735
 80006d0:	08001735 	.word	0x08001735
 80006d4:	08001735 	.word	0x08001735
 80006d8:	080016f3 	.word	0x080016f3
 80006dc:	08001735 	.word	0x08001735
 80006e0:	08001735 	.word	0x08001735
 80006e4:	08001735 	.word	0x08001735
 80006e8:	08000701 	.word	0x08000701
 80006ec:	08001735 	.word	0x08001735
 80006f0:	08001735 	.word	0x08001735
 80006f4:	08001735 	.word	0x08001735
 80006f8:	08001735 	.word	0x08001735
 80006fc:	080016d5 	.word	0x080016d5
   {
      case SOCK_ESTABLISHED :

         if(getSn_IR(sn) & Sn_IR_CON)
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	3301      	adds	r3, #1
 8000706:	00db      	lsls	r3, r3, #3
 8000708:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800070c:	4618      	mov	r0, r3
 800070e:	f001 fe77 	bl	8002400 <WIZCHIP_READ>
 8000712:	4603      	mov	r3, r0
 8000714:	f003 0301 	and.w	r3, r3, #1
 8000718:	2b00      	cmp	r3, #0
 800071a:	d009      	beq.n	8000730 <tcp_http_mt+0xe0>
         {
            setSn_IR(sn,Sn_IR_CON);
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	3301      	adds	r3, #1
 8000722:	00db      	lsls	r3, r3, #3
 8000724:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000728:	2101      	movs	r1, #1
 800072a:	4618      	mov	r0, r3
 800072c:	f001 fe98 	bl	8002460 <WIZCHIP_WRITE>
         }

         if((size = getSn_RX_RSR(sn)) > 0)
 8000730:	79fb      	ldrb	r3, [r7, #7]
 8000732:	4618      	mov	r0, r3
 8000734:	f001 ffa1 	bl	800267a <getSn_RX_RSR>
 8000738:	4603      	mov	r3, r0
 800073a:	61fb      	str	r3, [r7, #28]
 800073c:	69fb      	ldr	r3, [r7, #28]
 800073e:	2b00      	cmp	r3, #0
 8000740:	f000 87fd 	beq.w	800173e <tcp_http_mt+0x10ee>
         {
            if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 8000744:	69fb      	ldr	r3, [r7, #28]
 8000746:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800074a:	d902      	bls.n	8000752 <tcp_http_mt+0x102>
 800074c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000750:	61fb      	str	r3, [r7, #28]
            ret = recv(sn,buf,size);
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	b29a      	uxth	r2, r3
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	6839      	ldr	r1, [r7, #0]
 800075a:	4618      	mov	r0, r3
 800075c:	f001 fd9a 	bl	8002294 <recv>
 8000760:	6178      	str	r0, [r7, #20]

            HTTP_reset(sn);
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff5b 	bl	8000620 <HTTP_reset>

            if(ret <= 0)
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	2b00      	cmp	r3, #0
 800076e:	dc02      	bgt.n	8000776 <tcp_http_mt+0x126>
            return ret;
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	f000 bfec 	b.w	800174e <tcp_http_mt+0x10fe>

            url =(char*) buf + 4;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	3304      	adds	r3, #4
 800077a:	613b      	str	r3, [r7, #16]

            if((http_state[sn]==HTTP_IDLE)&&(memcmp(buf, "GET ", 4)==0)&&((p = strchr(url, ' '))))// extract URL from request header
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	4ac2      	ldr	r2, [pc, #776]	; (8000a88 <tcp_http_mt+0x438>)
 8000780:	5cd3      	ldrb	r3, [r2, r3]
 8000782:	2b00      	cmp	r3, #0
 8000784:	f040 87db 	bne.w	800173e <tcp_http_mt+0x10ee>
 8000788:	2204      	movs	r2, #4
 800078a:	49c0      	ldr	r1, [pc, #768]	; (8000a8c <tcp_http_mt+0x43c>)
 800078c:	6838      	ldr	r0, [r7, #0]
 800078e:	f006 ff89 	bl	80076a4 <memcmp>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	f040 87d2 	bne.w	800173e <tcp_http_mt+0x10ee>
 800079a:	2120      	movs	r1, #32
 800079c:	6938      	ldr	r0, [r7, #16]
 800079e:	f006 ffa3 	bl	80076e8 <strchr>
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	f000 87c9 	beq.w	800173e <tcp_http_mt+0x10ee>
            {
              *(p++) = 0;//making zeroed url string
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	1c5a      	adds	r2, r3, #1
 80007b0:	60fa      	str	r2, [r7, #12]
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]

				if ((url != NULL)&&(strncmp("/favicon.ico",url,12) != 0))
 80007b6:	693b      	ldr	r3, [r7, #16]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	f000 8781 	beq.w	80016c0 <tcp_http_mt+0x1070>
 80007be:	220c      	movs	r2, #12
 80007c0:	6939      	ldr	r1, [r7, #16]
 80007c2:	48b3      	ldr	r0, [pc, #716]	; (8000a90 <tcp_http_mt+0x440>)
 80007c4:	f006 ff9d 	bl	8007702 <strncmp>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	f000 8778 	beq.w	80016c0 <tcp_http_mt+0x1070>
				{
					flagHtmlGen = 1;
 80007d0:	2301      	movs	r3, #1
 80007d2:	76fb      	strb	r3, [r7, #27]

					//Gera��o da HTML
					if(flagHtmlGen == 1)
 80007d4:	7efb      	ldrb	r3, [r7, #27]
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	f040 877b 	bne.w	80016d2 <tcp_http_mt+0x1082>
					{
						if(strncmp("/rede", url, 4) == 0)
 80007dc:	2204      	movs	r2, #4
 80007de:	6939      	ldr	r1, [r7, #16]
 80007e0:	48ac      	ldr	r0, [pc, #688]	; (8000a94 <tcp_http_mt+0x444>)
 80007e2:	f006 ff8e 	bl	8007702 <strncmp>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	f040 817b 	bne.w	8000ae4 <tcp_http_mt+0x494>
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	4aa9      	ldr	r2, [pc, #676]	; (8000a98 <tcp_http_mt+0x448>)
 80007f2:	4614      	mov	r4, r2
 80007f4:	469c      	mov	ip, r3
 80007f6:	f104 0e20 	add.w	lr, r4, #32
 80007fa:	4665      	mov	r5, ip
 80007fc:	4626      	mov	r6, r4
 80007fe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000800:	6028      	str	r0, [r5, #0]
 8000802:	6069      	str	r1, [r5, #4]
 8000804:	60aa      	str	r2, [r5, #8]
 8000806:	60eb      	str	r3, [r5, #12]
 8000808:	3410      	adds	r4, #16
 800080a:	f10c 0c10 	add.w	ip, ip, #16
 800080e:	4574      	cmp	r4, lr
 8000810:	d1f3      	bne.n	80007fa <tcp_http_mt+0x1aa>
 8000812:	4665      	mov	r5, ip
 8000814:	4623      	mov	r3, r4
 8000816:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000818:	6028      	str	r0, [r5, #0]
 800081a:	6069      	str	r1, [r5, #4]
 800081c:	60aa      	str	r2, [r5, #8]
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 8000822:	6838      	ldr	r0, [r7, #0]
 8000824:	f7ff fc94 	bl	8000150 <strlen>
 8000828:	4603      	mov	r3, r0
 800082a:	461a      	mov	r2, r3
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	4413      	add	r3, r2
 8000830:	4a9a      	ldr	r2, [pc, #616]	; (8000a9c <tcp_http_mt+0x44c>)
 8000832:	461c      	mov	r4, r3
 8000834:	4613      	mov	r3, r2
 8000836:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000838:	6020      	str	r0, [r4, #0]
 800083a:	6061      	str	r1, [r4, #4]
 800083c:	60a2      	str	r2, [r4, #8]
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Mestre Config</title>");
 8000842:	6838      	ldr	r0, [r7, #0]
 8000844:	f7ff fc84 	bl	8000150 <strlen>
 8000848:	4603      	mov	r3, r0
 800084a:	461a      	mov	r2, r3
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	4413      	add	r3, r2
 8000850:	4a93      	ldr	r2, [pc, #588]	; (8000aa0 <tcp_http_mt+0x450>)
 8000852:	461d      	mov	r5, r3
 8000854:	4614      	mov	r4, r2
 8000856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000858:	6028      	str	r0, [r5, #0]
 800085a:	6069      	str	r1, [r5, #4]
 800085c:	60aa      	str	r2, [r5, #8]
 800085e:	60eb      	str	r3, [r5, #12]
 8000860:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000862:	6128      	str	r0, [r5, #16]
 8000864:	6169      	str	r1, [r5, #20]
 8000866:	61aa      	str	r2, [r5, #24]
 8000868:	7823      	ldrb	r3, [r4, #0]
 800086a:	772b      	strb	r3, [r5, #28]
							strcat((char*)buf, "</head>");
 800086c:	6838      	ldr	r0, [r7, #0]
 800086e:	f7ff fc6f 	bl	8000150 <strlen>
 8000872:	4603      	mov	r3, r0
 8000874:	461a      	mov	r2, r3
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	4413      	add	r3, r2
 800087a:	498a      	ldr	r1, [pc, #552]	; (8000aa4 <tcp_http_mt+0x454>)
 800087c:	461a      	mov	r2, r3
 800087e:	460b      	mov	r3, r1
 8000880:	cb03      	ldmia	r3!, {r0, r1}
 8000882:	6010      	str	r0, [r2, #0]
 8000884:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 8000886:	6838      	ldr	r0, [r7, #0]
 8000888:	f7ff fc62 	bl	8000150 <strlen>
 800088c:	4603      	mov	r3, r0
 800088e:	461a      	mov	r2, r3
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	4413      	add	r3, r2
 8000894:	4a84      	ldr	r2, [pc, #528]	; (8000aa8 <tcp_http_mt+0x458>)
 8000896:	6810      	ldr	r0, [r2, #0]
 8000898:	6018      	str	r0, [r3, #0]
 800089a:	8891      	ldrh	r1, [r2, #4]
 800089c:	7992      	ldrb	r2, [r2, #6]
 800089e:	8099      	strh	r1, [r3, #4]
 80008a0:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<b><center>Configuracao da Placa de rede</b></center><br>");
 80008a2:	6838      	ldr	r0, [r7, #0]
 80008a4:	f7ff fc54 	bl	8000150 <strlen>
 80008a8:	4603      	mov	r3, r0
 80008aa:	461a      	mov	r2, r3
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	4413      	add	r3, r2
 80008b0:	4a7e      	ldr	r2, [pc, #504]	; (8000aac <tcp_http_mt+0x45c>)
 80008b2:	4614      	mov	r4, r2
 80008b4:	469c      	mov	ip, r3
 80008b6:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80008ba:	4665      	mov	r5, ip
 80008bc:	4626      	mov	r6, r4
 80008be:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80008c0:	6028      	str	r0, [r5, #0]
 80008c2:	6069      	str	r1, [r5, #4]
 80008c4:	60aa      	str	r2, [r5, #8]
 80008c6:	60eb      	str	r3, [r5, #12]
 80008c8:	3410      	adds	r4, #16
 80008ca:	f10c 0c10 	add.w	ip, ip, #16
 80008ce:	4574      	cmp	r4, lr
 80008d0:	d1f3      	bne.n	80008ba <tcp_http_mt+0x26a>
 80008d2:	4662      	mov	r2, ip
 80008d4:	4623      	mov	r3, r4
 80008d6:	cb03      	ldmia	r3!, {r0, r1}
 80008d8:	6010      	str	r0, [r2, #0]
 80008da:	6051      	str	r1, [r2, #4]
 80008dc:	881b      	ldrh	r3, [r3, #0]
 80008de:	8113      	strh	r3, [r2, #8]
							strcat((char*)buf, "<center><form action=''>");
 80008e0:	6838      	ldr	r0, [r7, #0]
 80008e2:	f7ff fc35 	bl	8000150 <strlen>
 80008e6:	4603      	mov	r3, r0
 80008e8:	461a      	mov	r2, r3
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	4413      	add	r3, r2
 80008ee:	4a70      	ldr	r2, [pc, #448]	; (8000ab0 <tcp_http_mt+0x460>)
 80008f0:	461d      	mov	r5, r3
 80008f2:	4614      	mov	r4, r2
 80008f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008f6:	6028      	str	r0, [r5, #0]
 80008f8:	6069      	str	r1, [r5, #4]
 80008fa:	60aa      	str	r2, [r5, #8]
 80008fc:	60eb      	str	r3, [r5, #12]
 80008fe:	cc03      	ldmia	r4!, {r0, r1}
 8000900:	6128      	str	r0, [r5, #16]
 8000902:	6169      	str	r1, [r5, #20]
 8000904:	7823      	ldrb	r3, [r4, #0]
 8000906:	762b      	strb	r3, [r5, #24]
							strcat((char*)buf, "IP: <input type='text' id='ip'>		Mascara: <input type='text' id='mascara'><br><br>");
 8000908:	6838      	ldr	r0, [r7, #0]
 800090a:	f7ff fc21 	bl	8000150 <strlen>
 800090e:	4603      	mov	r3, r0
 8000910:	461a      	mov	r2, r3
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	4413      	add	r3, r2
 8000916:	4a67      	ldr	r2, [pc, #412]	; (8000ab4 <tcp_http_mt+0x464>)
 8000918:	4618      	mov	r0, r3
 800091a:	4611      	mov	r1, r2
 800091c:	2353      	movs	r3, #83	; 0x53
 800091e:	461a      	mov	r2, r3
 8000920:	f006 fecf 	bl	80076c2 <memcpy>
							strcat((char*)buf, "Porta: <input type='text' id='porta'>		Gateway: <input type='text' id='gateway'><br><br>");
 8000924:	6838      	ldr	r0, [r7, #0]
 8000926:	f7ff fc13 	bl	8000150 <strlen>
 800092a:	4603      	mov	r3, r0
 800092c:	461a      	mov	r2, r3
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	4413      	add	r3, r2
 8000932:	4a61      	ldr	r2, [pc, #388]	; (8000ab8 <tcp_http_mt+0x468>)
 8000934:	4618      	mov	r0, r3
 8000936:	4611      	mov	r1, r2
 8000938:	2359      	movs	r3, #89	; 0x59
 800093a:	461a      	mov	r2, r3
 800093c:	f006 fec1 	bl	80076c2 <memcpy>
							strcat((char*)buf, "DNS 1: <input type='text' id='dns1'>		DNS 2: <input type='text' id='dns2'><br><br>");
 8000940:	6838      	ldr	r0, [r7, #0]
 8000942:	f7ff fc05 	bl	8000150 <strlen>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	4413      	add	r3, r2
 800094e:	4a5b      	ldr	r2, [pc, #364]	; (8000abc <tcp_http_mt+0x46c>)
 8000950:	4618      	mov	r0, r3
 8000952:	4611      	mov	r1, r2
 8000954:	2353      	movs	r3, #83	; 0x53
 8000956:	461a      	mov	r2, r3
 8000958:	f006 feb3 	bl	80076c2 <memcpy>
							strcat((char*)buf, "DHCP: <button>On</button>  <button>Off</button>");
 800095c:	6838      	ldr	r0, [r7, #0]
 800095e:	f7ff fbf7 	bl	8000150 <strlen>
 8000962:	4603      	mov	r3, r0
 8000964:	461a      	mov	r2, r3
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	4413      	add	r3, r2
 800096a:	4a55      	ldr	r2, [pc, #340]	; (8000ac0 <tcp_http_mt+0x470>)
 800096c:	4614      	mov	r4, r2
 800096e:	469c      	mov	ip, r3
 8000970:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000974:	4665      	mov	r5, ip
 8000976:	4626      	mov	r6, r4
 8000978:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800097a:	6028      	str	r0, [r5, #0]
 800097c:	6069      	str	r1, [r5, #4]
 800097e:	60aa      	str	r2, [r5, #8]
 8000980:	60eb      	str	r3, [r5, #12]
 8000982:	3410      	adds	r4, #16
 8000984:	f10c 0c10 	add.w	ip, ip, #16
 8000988:	4574      	cmp	r4, lr
 800098a:	d1f3      	bne.n	8000974 <tcp_http_mt+0x324>
							strcat((char*)buf, "</center></form>");
 800098c:	6838      	ldr	r0, [r7, #0]
 800098e:	f7ff fbdf 	bl	8000150 <strlen>
 8000992:	4603      	mov	r3, r0
 8000994:	461a      	mov	r2, r3
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	4413      	add	r3, r2
 800099a:	4a4a      	ldr	r2, [pc, #296]	; (8000ac4 <tcp_http_mt+0x474>)
 800099c:	461d      	mov	r5, r3
 800099e:	4614      	mov	r4, r2
 80009a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009a2:	6028      	str	r0, [r5, #0]
 80009a4:	6069      	str	r1, [r5, #4]
 80009a6:	60aa      	str	r2, [r5, #8]
 80009a8:	60eb      	str	r3, [r5, #12]
 80009aa:	7823      	ldrb	r3, [r4, #0]
 80009ac:	742b      	strb	r3, [r5, #16]

							strcat((char*)buf, "<script>function configNet() {");
 80009ae:	6838      	ldr	r0, [r7, #0]
 80009b0:	f7ff fbce 	bl	8000150 <strlen>
 80009b4:	4603      	mov	r3, r0
 80009b6:	461a      	mov	r2, r3
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	4413      	add	r3, r2
 80009bc:	4a42      	ldr	r2, [pc, #264]	; (8000ac8 <tcp_http_mt+0x478>)
 80009be:	461d      	mov	r5, r3
 80009c0:	4614      	mov	r4, r2
 80009c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009c4:	6028      	str	r0, [r5, #0]
 80009c6:	6069      	str	r1, [r5, #4]
 80009c8:	60aa      	str	r2, [r5, #8]
 80009ca:	60eb      	str	r3, [r5, #12]
 80009cc:	cc07      	ldmia	r4!, {r0, r1, r2}
 80009ce:	6128      	str	r0, [r5, #16]
 80009d0:	6169      	str	r1, [r5, #20]
 80009d2:	61aa      	str	r2, [r5, #24]
 80009d4:	8823      	ldrh	r3, [r4, #0]
 80009d6:	78a2      	ldrb	r2, [r4, #2]
 80009d8:	83ab      	strh	r3, [r5, #28]
 80009da:	4613      	mov	r3, r2
 80009dc:	77ab      	strb	r3, [r5, #30]
							strcat((char*)buf, "window.open('http://192.168.0.231/rede/config/ip:' + document.getElementById('ip').value + 'mask:' + document.getElementById('mascara').value + 'port:' +");
 80009de:	6838      	ldr	r0, [r7, #0]
 80009e0:	f7ff fbb6 	bl	8000150 <strlen>
 80009e4:	4603      	mov	r3, r0
 80009e6:	461a      	mov	r2, r3
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	4413      	add	r3, r2
 80009ec:	4a37      	ldr	r2, [pc, #220]	; (8000acc <tcp_http_mt+0x47c>)
 80009ee:	4618      	mov	r0, r3
 80009f0:	4611      	mov	r1, r2
 80009f2:	239a      	movs	r3, #154	; 0x9a
 80009f4:	461a      	mov	r2, r3
 80009f6:	f006 fe64 	bl	80076c2 <memcpy>
							strcat((char*)buf, "document.getElementById('porta').value + 'gateway:' + document.getElementById('gateway').value + 'dns1:' + document.getElementById('dns1').value +");
 80009fa:	6838      	ldr	r0, [r7, #0]
 80009fc:	f7ff fba8 	bl	8000150 <strlen>
 8000a00:	4603      	mov	r3, r0
 8000a02:	461a      	mov	r2, r3
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	4413      	add	r3, r2
 8000a08:	4a31      	ldr	r2, [pc, #196]	; (8000ad0 <tcp_http_mt+0x480>)
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	2393      	movs	r3, #147	; 0x93
 8000a10:	461a      	mov	r2, r3
 8000a12:	f006 fe56 	bl	80076c2 <memcpy>
							strcat((char*)buf, "'dns2:' + document.getElementById('dns2').value, '_self');}</script>");
 8000a16:	6838      	ldr	r0, [r7, #0]
 8000a18:	f7ff fb9a 	bl	8000150 <strlen>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	461a      	mov	r2, r3
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	4413      	add	r3, r2
 8000a24:	4a2b      	ldr	r2, [pc, #172]	; (8000ad4 <tcp_http_mt+0x484>)
 8000a26:	4618      	mov	r0, r3
 8000a28:	4611      	mov	r1, r2
 8000a2a:	2345      	movs	r3, #69	; 0x45
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	f006 fe48 	bl	80076c2 <memcpy>

							strcat((char*)buf, "<center><button onClick = 'configNet()'>Salvar</button><br><br><a href='http://192.168.0.231'>Voltar</a><br></center>");
 8000a32:	6838      	ldr	r0, [r7, #0]
 8000a34:	f7ff fb8c 	bl	8000150 <strlen>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	4413      	add	r3, r2
 8000a40:	4a25      	ldr	r2, [pc, #148]	; (8000ad8 <tcp_http_mt+0x488>)
 8000a42:	4618      	mov	r0, r3
 8000a44:	4611      	mov	r1, r2
 8000a46:	2376      	movs	r3, #118	; 0x76
 8000a48:	461a      	mov	r2, r3
 8000a4a:	f006 fe3a 	bl	80076c2 <memcpy>

							strcat((char*)buf, "</body>");
 8000a4e:	6838      	ldr	r0, [r7, #0]
 8000a50:	f7ff fb7e 	bl	8000150 <strlen>
 8000a54:	4603      	mov	r3, r0
 8000a56:	461a      	mov	r2, r3
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	491f      	ldr	r1, [pc, #124]	; (8000adc <tcp_http_mt+0x48c>)
 8000a5e:	461a      	mov	r2, r3
 8000a60:	460b      	mov	r3, r1
 8000a62:	cb03      	ldmia	r3!, {r0, r1}
 8000a64:	6010      	str	r0, [r2, #0]
 8000a66:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 8000a68:	6838      	ldr	r0, [r7, #0]
 8000a6a:	f7ff fb71 	bl	8000150 <strlen>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	461a      	mov	r2, r3
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	4413      	add	r3, r2
 8000a76:	491a      	ldr	r1, [pc, #104]	; (8000ae0 <tcp_http_mt+0x490>)
 8000a78:	461a      	mov	r2, r3
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	cb03      	ldmia	r3!, {r0, r1}
 8000a7e:	6010      	str	r0, [r2, #0]
 8000a80:	6051      	str	r1, [r2, #4]
 8000a82:	f000 bdff 	b.w	8001684 <tcp_http_mt+0x1034>
 8000a86:	bf00      	nop
 8000a88:	20001c24 	.word	0x20001c24
 8000a8c:	080077b0 	.word	0x080077b0
 8000a90:	080077b8 	.word	0x080077b8
 8000a94:	080077c8 	.word	0x080077c8
 8000a98:	080077d0 	.word	0x080077d0
 8000a9c:	08007800 	.word	0x08007800
 8000aa0:	08007810 	.word	0x08007810
 8000aa4:	08007830 	.word	0x08007830
 8000aa8:	08007838 	.word	0x08007838
 8000aac:	08007840 	.word	0x08007840
 8000ab0:	0800787c 	.word	0x0800787c
 8000ab4:	08007898 	.word	0x08007898
 8000ab8:	080078ec 	.word	0x080078ec
 8000abc:	08007948 	.word	0x08007948
 8000ac0:	0800799c 	.word	0x0800799c
 8000ac4:	080079cc 	.word	0x080079cc
 8000ac8:	080079e0 	.word	0x080079e0
 8000acc:	08007a00 	.word	0x08007a00
 8000ad0:	08007a9c 	.word	0x08007a9c
 8000ad4:	08007b30 	.word	0x08007b30
 8000ad8:	08007b78 	.word	0x08007b78
 8000adc:	08007bf0 	.word	0x08007bf0
 8000ae0:	08007bf8 	.word	0x08007bf8
						}
						else if(strncmp("/interfaces", url, 6) == 0)
 8000ae4:	2206      	movs	r2, #6
 8000ae6:	6939      	ldr	r1, [r7, #16]
 8000ae8:	48ce      	ldr	r0, [pc, #824]	; (8000e24 <tcp_http_mt+0x7d4>)
 8000aea:	f006 fe0a 	bl	8007702 <strncmp>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	f040 84e9 	bne.w	80014c8 <tcp_http_mt+0xe78>
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	4acb      	ldr	r2, [pc, #812]	; (8000e28 <tcp_http_mt+0x7d8>)
 8000afa:	4614      	mov	r4, r2
 8000afc:	469c      	mov	ip, r3
 8000afe:	f104 0e20 	add.w	lr, r4, #32
 8000b02:	4665      	mov	r5, ip
 8000b04:	4626      	mov	r6, r4
 8000b06:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b08:	6028      	str	r0, [r5, #0]
 8000b0a:	6069      	str	r1, [r5, #4]
 8000b0c:	60aa      	str	r2, [r5, #8]
 8000b0e:	60eb      	str	r3, [r5, #12]
 8000b10:	3410      	adds	r4, #16
 8000b12:	f10c 0c10 	add.w	ip, ip, #16
 8000b16:	4574      	cmp	r4, lr
 8000b18:	d1f3      	bne.n	8000b02 <tcp_http_mt+0x4b2>
 8000b1a:	4665      	mov	r5, ip
 8000b1c:	4623      	mov	r3, r4
 8000b1e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b20:	6028      	str	r0, [r5, #0]
 8000b22:	6069      	str	r1, [r5, #4]
 8000b24:	60aa      	str	r2, [r5, #8]
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head><title>Escrava Config</title>");
 8000b2a:	6838      	ldr	r0, [r7, #0]
 8000b2c:	f7ff fb10 	bl	8000150 <strlen>
 8000b30:	4603      	mov	r3, r0
 8000b32:	461a      	mov	r2, r3
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	4413      	add	r3, r2
 8000b38:	4abc      	ldr	r2, [pc, #752]	; (8000e2c <tcp_http_mt+0x7dc>)
 8000b3a:	4614      	mov	r4, r2
 8000b3c:	469c      	mov	ip, r3
 8000b3e:	f104 0e20 	add.w	lr, r4, #32
 8000b42:	4665      	mov	r5, ip
 8000b44:	4626      	mov	r6, r4
 8000b46:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b48:	6028      	str	r0, [r5, #0]
 8000b4a:	6069      	str	r1, [r5, #4]
 8000b4c:	60aa      	str	r2, [r5, #8]
 8000b4e:	60eb      	str	r3, [r5, #12]
 8000b50:	3410      	adds	r4, #16
 8000b52:	f10c 0c10 	add.w	ip, ip, #16
 8000b56:	4574      	cmp	r4, lr
 8000b58:	d1f3      	bne.n	8000b42 <tcp_http_mt+0x4f2>
 8000b5a:	4662      	mov	r2, ip
 8000b5c:	4623      	mov	r3, r4
 8000b5e:	cb03      	ldmia	r3!, {r0, r1}
 8000b60:	6010      	str	r0, [r2, #0]
 8000b62:	6051      	str	r1, [r2, #4]
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	8113      	strh	r3, [r2, #8]
							strcat((char*)buf, "<center><table border='1'><tr>");
 8000b68:	6838      	ldr	r0, [r7, #0]
 8000b6a:	f7ff faf1 	bl	8000150 <strlen>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	461a      	mov	r2, r3
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	4413      	add	r3, r2
 8000b76:	4aae      	ldr	r2, [pc, #696]	; (8000e30 <tcp_http_mt+0x7e0>)
 8000b78:	461d      	mov	r5, r3
 8000b7a:	4614      	mov	r4, r2
 8000b7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b7e:	6028      	str	r0, [r5, #0]
 8000b80:	6069      	str	r1, [r5, #4]
 8000b82:	60aa      	str	r2, [r5, #8]
 8000b84:	60eb      	str	r3, [r5, #12]
 8000b86:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000b88:	6128      	str	r0, [r5, #16]
 8000b8a:	6169      	str	r1, [r5, #20]
 8000b8c:	61aa      	str	r2, [r5, #24]
 8000b8e:	8823      	ldrh	r3, [r4, #0]
 8000b90:	78a2      	ldrb	r2, [r4, #2]
 8000b92:	83ab      	strh	r3, [r5, #28]
 8000b94:	4613      	mov	r3, r2
 8000b96:	77ab      	strb	r3, [r5, #30]
							strcat((char*)buf, "<td><b>Entrada / IP da placa destino</b></td>");
 8000b98:	6838      	ldr	r0, [r7, #0]
 8000b9a:	f7ff fad9 	bl	8000150 <strlen>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	4aa3      	ldr	r2, [pc, #652]	; (8000e34 <tcp_http_mt+0x7e4>)
 8000ba8:	4614      	mov	r4, r2
 8000baa:	469c      	mov	ip, r3
 8000bac:	f104 0e20 	add.w	lr, r4, #32
 8000bb0:	4665      	mov	r5, ip
 8000bb2:	4626      	mov	r6, r4
 8000bb4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000bb6:	6028      	str	r0, [r5, #0]
 8000bb8:	6069      	str	r1, [r5, #4]
 8000bba:	60aa      	str	r2, [r5, #8]
 8000bbc:	60eb      	str	r3, [r5, #12]
 8000bbe:	3410      	adds	r4, #16
 8000bc0:	f10c 0c10 	add.w	ip, ip, #16
 8000bc4:	4574      	cmp	r4, lr
 8000bc6:	d1f3      	bne.n	8000bb0 <tcp_http_mt+0x560>
 8000bc8:	4665      	mov	r5, ip
 8000bca:	4623      	mov	r3, r4
 8000bcc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000bce:	6028      	str	r0, [r5, #0]
 8000bd0:	6069      	str	r1, [r5, #4]
 8000bd2:	60aa      	str	r2, [r5, #8]
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	81ab      	strh	r3, [r5, #12]
							strcat((char*)buf, "<td><b>Rele da placa destino</b></td></tr>");
 8000bd8:	6838      	ldr	r0, [r7, #0]
 8000bda:	f7ff fab9 	bl	8000150 <strlen>
 8000bde:	4603      	mov	r3, r0
 8000be0:	461a      	mov	r2, r3
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a94      	ldr	r2, [pc, #592]	; (8000e38 <tcp_http_mt+0x7e8>)
 8000be8:	4614      	mov	r4, r2
 8000bea:	469c      	mov	ip, r3
 8000bec:	f104 0e20 	add.w	lr, r4, #32
 8000bf0:	4665      	mov	r5, ip
 8000bf2:	4626      	mov	r6, r4
 8000bf4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000bf6:	6028      	str	r0, [r5, #0]
 8000bf8:	6069      	str	r1, [r5, #4]
 8000bfa:	60aa      	str	r2, [r5, #8]
 8000bfc:	60eb      	str	r3, [r5, #12]
 8000bfe:	3410      	adds	r4, #16
 8000c00:	f10c 0c10 	add.w	ip, ip, #16
 8000c04:	4574      	cmp	r4, lr
 8000c06:	d1f3      	bne.n	8000bf0 <tcp_http_mt+0x5a0>
 8000c08:	4662      	mov	r2, ip
 8000c0a:	4623      	mov	r3, r4
 8000c0c:	cb03      	ldmia	r3!, {r0, r1}
 8000c0e:	6010      	str	r0, [r2, #0]
 8000c10:	6051      	str	r1, [r2, #4]
 8000c12:	8819      	ldrh	r1, [r3, #0]
 8000c14:	789b      	ldrb	r3, [r3, #2]
 8000c16:	8111      	strh	r1, [r2, #8]
 8000c18:	7293      	strb	r3, [r2, #10]

							strcat((char*)buf, "<tr><td>1:  <input type='text' name='ipDestino1'></td>");
 8000c1a:	6838      	ldr	r0, [r7, #0]
 8000c1c:	f7ff fa98 	bl	8000150 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	461a      	mov	r2, r3
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	4413      	add	r3, r2
 8000c28:	4a84      	ldr	r2, [pc, #528]	; (8000e3c <tcp_http_mt+0x7ec>)
 8000c2a:	4614      	mov	r4, r2
 8000c2c:	469c      	mov	ip, r3
 8000c2e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000c32:	4665      	mov	r5, ip
 8000c34:	4626      	mov	r6, r4
 8000c36:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c38:	6028      	str	r0, [r5, #0]
 8000c3a:	6069      	str	r1, [r5, #4]
 8000c3c:	60aa      	str	r2, [r5, #8]
 8000c3e:	60eb      	str	r3, [r5, #12]
 8000c40:	3410      	adds	r4, #16
 8000c42:	f10c 0c10 	add.w	ip, ip, #16
 8000c46:	4574      	cmp	r4, lr
 8000c48:	d1f3      	bne.n	8000c32 <tcp_http_mt+0x5e2>
 8000c4a:	4663      	mov	r3, ip
 8000c4c:	4622      	mov	r2, r4
 8000c4e:	6810      	ldr	r0, [r2, #0]
 8000c50:	6018      	str	r0, [r3, #0]
 8000c52:	8891      	ldrh	r1, [r2, #4]
 8000c54:	7992      	ldrb	r2, [r2, #6]
 8000c56:	8099      	strh	r1, [r3, #4]
 8000c58:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino1'></td></tr>");
 8000c5a:	6838      	ldr	r0, [r7, #0]
 8000c5c:	f7ff fa78 	bl	8000150 <strlen>
 8000c60:	4603      	mov	r3, r0
 8000c62:	461a      	mov	r2, r3
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	4413      	add	r3, r2
 8000c68:	4a75      	ldr	r2, [pc, #468]	; (8000e40 <tcp_http_mt+0x7f0>)
 8000c6a:	4614      	mov	r4, r2
 8000c6c:	469c      	mov	ip, r3
 8000c6e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000c72:	4665      	mov	r5, ip
 8000c74:	4626      	mov	r6, r4
 8000c76:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c78:	6028      	str	r0, [r5, #0]
 8000c7a:	6069      	str	r1, [r5, #4]
 8000c7c:	60aa      	str	r2, [r5, #8]
 8000c7e:	60eb      	str	r3, [r5, #12]
 8000c80:	3410      	adds	r4, #16
 8000c82:	f10c 0c10 	add.w	ip, ip, #16
 8000c86:	4574      	cmp	r4, lr
 8000c88:	d1f3      	bne.n	8000c72 <tcp_http_mt+0x622>
 8000c8a:	4663      	mov	r3, ip
 8000c8c:	4622      	mov	r2, r4
 8000c8e:	6810      	ldr	r0, [r2, #0]
 8000c90:	6018      	str	r0, [r3, #0]
 8000c92:	8892      	ldrh	r2, [r2, #4]
 8000c94:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>2:  <input type='text' name='ipDestino2'></td>");
 8000c96:	6838      	ldr	r0, [r7, #0]
 8000c98:	f7ff fa5a 	bl	8000150 <strlen>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4a67      	ldr	r2, [pc, #412]	; (8000e44 <tcp_http_mt+0x7f4>)
 8000ca6:	4614      	mov	r4, r2
 8000ca8:	469c      	mov	ip, r3
 8000caa:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000cae:	4665      	mov	r5, ip
 8000cb0:	4626      	mov	r6, r4
 8000cb2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000cb4:	6028      	str	r0, [r5, #0]
 8000cb6:	6069      	str	r1, [r5, #4]
 8000cb8:	60aa      	str	r2, [r5, #8]
 8000cba:	60eb      	str	r3, [r5, #12]
 8000cbc:	3410      	adds	r4, #16
 8000cbe:	f10c 0c10 	add.w	ip, ip, #16
 8000cc2:	4574      	cmp	r4, lr
 8000cc4:	d1f3      	bne.n	8000cae <tcp_http_mt+0x65e>
 8000cc6:	4663      	mov	r3, ip
 8000cc8:	4622      	mov	r2, r4
 8000cca:	6810      	ldr	r0, [r2, #0]
 8000ccc:	6018      	str	r0, [r3, #0]
 8000cce:	8891      	ldrh	r1, [r2, #4]
 8000cd0:	7992      	ldrb	r2, [r2, #6]
 8000cd2:	8099      	strh	r1, [r3, #4]
 8000cd4:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino2'></td></tr>");
 8000cd6:	6838      	ldr	r0, [r7, #0]
 8000cd8:	f7ff fa3a 	bl	8000150 <strlen>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	461a      	mov	r2, r3
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	4a58      	ldr	r2, [pc, #352]	; (8000e48 <tcp_http_mt+0x7f8>)
 8000ce6:	4614      	mov	r4, r2
 8000ce8:	469c      	mov	ip, r3
 8000cea:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000cee:	4665      	mov	r5, ip
 8000cf0:	4626      	mov	r6, r4
 8000cf2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000cf4:	6028      	str	r0, [r5, #0]
 8000cf6:	6069      	str	r1, [r5, #4]
 8000cf8:	60aa      	str	r2, [r5, #8]
 8000cfa:	60eb      	str	r3, [r5, #12]
 8000cfc:	3410      	adds	r4, #16
 8000cfe:	f10c 0c10 	add.w	ip, ip, #16
 8000d02:	4574      	cmp	r4, lr
 8000d04:	d1f3      	bne.n	8000cee <tcp_http_mt+0x69e>
 8000d06:	4663      	mov	r3, ip
 8000d08:	4622      	mov	r2, r4
 8000d0a:	6810      	ldr	r0, [r2, #0]
 8000d0c:	6018      	str	r0, [r3, #0]
 8000d0e:	8892      	ldrh	r2, [r2, #4]
 8000d10:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>3:  <input type='text' name='ipDestino3'></td>");
 8000d12:	6838      	ldr	r0, [r7, #0]
 8000d14:	f7ff fa1c 	bl	8000150 <strlen>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	4413      	add	r3, r2
 8000d20:	4a4a      	ldr	r2, [pc, #296]	; (8000e4c <tcp_http_mt+0x7fc>)
 8000d22:	4614      	mov	r4, r2
 8000d24:	469c      	mov	ip, r3
 8000d26:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000d2a:	4665      	mov	r5, ip
 8000d2c:	4626      	mov	r6, r4
 8000d2e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d30:	6028      	str	r0, [r5, #0]
 8000d32:	6069      	str	r1, [r5, #4]
 8000d34:	60aa      	str	r2, [r5, #8]
 8000d36:	60eb      	str	r3, [r5, #12]
 8000d38:	3410      	adds	r4, #16
 8000d3a:	f10c 0c10 	add.w	ip, ip, #16
 8000d3e:	4574      	cmp	r4, lr
 8000d40:	d1f3      	bne.n	8000d2a <tcp_http_mt+0x6da>
 8000d42:	4663      	mov	r3, ip
 8000d44:	4622      	mov	r2, r4
 8000d46:	6810      	ldr	r0, [r2, #0]
 8000d48:	6018      	str	r0, [r3, #0]
 8000d4a:	8891      	ldrh	r1, [r2, #4]
 8000d4c:	7992      	ldrb	r2, [r2, #6]
 8000d4e:	8099      	strh	r1, [r3, #4]
 8000d50:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino3'></td></tr>");
 8000d52:	6838      	ldr	r0, [r7, #0]
 8000d54:	f7ff f9fc 	bl	8000150 <strlen>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	4413      	add	r3, r2
 8000d60:	4a3b      	ldr	r2, [pc, #236]	; (8000e50 <tcp_http_mt+0x800>)
 8000d62:	4614      	mov	r4, r2
 8000d64:	469c      	mov	ip, r3
 8000d66:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000d6a:	4665      	mov	r5, ip
 8000d6c:	4626      	mov	r6, r4
 8000d6e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d70:	6028      	str	r0, [r5, #0]
 8000d72:	6069      	str	r1, [r5, #4]
 8000d74:	60aa      	str	r2, [r5, #8]
 8000d76:	60eb      	str	r3, [r5, #12]
 8000d78:	3410      	adds	r4, #16
 8000d7a:	f10c 0c10 	add.w	ip, ip, #16
 8000d7e:	4574      	cmp	r4, lr
 8000d80:	d1f3      	bne.n	8000d6a <tcp_http_mt+0x71a>
 8000d82:	4663      	mov	r3, ip
 8000d84:	4622      	mov	r2, r4
 8000d86:	6810      	ldr	r0, [r2, #0]
 8000d88:	6018      	str	r0, [r3, #0]
 8000d8a:	8892      	ldrh	r2, [r2, #4]
 8000d8c:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>4:  <input type='text' name='ipDestino4'></td>");
 8000d8e:	6838      	ldr	r0, [r7, #0]
 8000d90:	f7ff f9de 	bl	8000150 <strlen>
 8000d94:	4603      	mov	r3, r0
 8000d96:	461a      	mov	r2, r3
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	4a2d      	ldr	r2, [pc, #180]	; (8000e54 <tcp_http_mt+0x804>)
 8000d9e:	4614      	mov	r4, r2
 8000da0:	469c      	mov	ip, r3
 8000da2:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000da6:	4665      	mov	r5, ip
 8000da8:	4626      	mov	r6, r4
 8000daa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000dac:	6028      	str	r0, [r5, #0]
 8000dae:	6069      	str	r1, [r5, #4]
 8000db0:	60aa      	str	r2, [r5, #8]
 8000db2:	60eb      	str	r3, [r5, #12]
 8000db4:	3410      	adds	r4, #16
 8000db6:	f10c 0c10 	add.w	ip, ip, #16
 8000dba:	4574      	cmp	r4, lr
 8000dbc:	d1f3      	bne.n	8000da6 <tcp_http_mt+0x756>
 8000dbe:	4663      	mov	r3, ip
 8000dc0:	4622      	mov	r2, r4
 8000dc2:	6810      	ldr	r0, [r2, #0]
 8000dc4:	6018      	str	r0, [r3, #0]
 8000dc6:	8891      	ldrh	r1, [r2, #4]
 8000dc8:	7992      	ldrb	r2, [r2, #6]
 8000dca:	8099      	strh	r1, [r3, #4]
 8000dcc:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino4'></td></tr>");
 8000dce:	6838      	ldr	r0, [r7, #0]
 8000dd0:	f7ff f9be 	bl	8000150 <strlen>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	4413      	add	r3, r2
 8000ddc:	4a1e      	ldr	r2, [pc, #120]	; (8000e58 <tcp_http_mt+0x808>)
 8000dde:	4614      	mov	r4, r2
 8000de0:	469c      	mov	ip, r3
 8000de2:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000de6:	4665      	mov	r5, ip
 8000de8:	4626      	mov	r6, r4
 8000dea:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000dec:	6028      	str	r0, [r5, #0]
 8000dee:	6069      	str	r1, [r5, #4]
 8000df0:	60aa      	str	r2, [r5, #8]
 8000df2:	60eb      	str	r3, [r5, #12]
 8000df4:	3410      	adds	r4, #16
 8000df6:	f10c 0c10 	add.w	ip, ip, #16
 8000dfa:	4574      	cmp	r4, lr
 8000dfc:	d1f3      	bne.n	8000de6 <tcp_http_mt+0x796>
 8000dfe:	4663      	mov	r3, ip
 8000e00:	4622      	mov	r2, r4
 8000e02:	6810      	ldr	r0, [r2, #0]
 8000e04:	6018      	str	r0, [r3, #0]
 8000e06:	8892      	ldrh	r2, [r2, #4]
 8000e08:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>5:  <input type='text' name='ipDestino5'></td>");
 8000e0a:	6838      	ldr	r0, [r7, #0]
 8000e0c:	f7ff f9a0 	bl	8000150 <strlen>
 8000e10:	4603      	mov	r3, r0
 8000e12:	461a      	mov	r2, r3
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	4413      	add	r3, r2
 8000e18:	4a10      	ldr	r2, [pc, #64]	; (8000e5c <tcp_http_mt+0x80c>)
 8000e1a:	4614      	mov	r4, r2
 8000e1c:	469c      	mov	ip, r3
 8000e1e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000e22:	e01d      	b.n	8000e60 <tcp_http_mt+0x810>
 8000e24:	08007c00 	.word	0x08007c00
 8000e28:	080077d0 	.word	0x080077d0
 8000e2c:	08007c0c 	.word	0x08007c0c
 8000e30:	08007c38 	.word	0x08007c38
 8000e34:	08007c58 	.word	0x08007c58
 8000e38:	08007c88 	.word	0x08007c88
 8000e3c:	08007cb4 	.word	0x08007cb4
 8000e40:	08007cec 	.word	0x08007cec
 8000e44:	08007d24 	.word	0x08007d24
 8000e48:	08007d5c 	.word	0x08007d5c
 8000e4c:	08007d94 	.word	0x08007d94
 8000e50:	08007dcc 	.word	0x08007dcc
 8000e54:	08007e04 	.word	0x08007e04
 8000e58:	08007e3c 	.word	0x08007e3c
 8000e5c:	08007e74 	.word	0x08007e74
 8000e60:	4665      	mov	r5, ip
 8000e62:	4626      	mov	r6, r4
 8000e64:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000e66:	6028      	str	r0, [r5, #0]
 8000e68:	6069      	str	r1, [r5, #4]
 8000e6a:	60aa      	str	r2, [r5, #8]
 8000e6c:	60eb      	str	r3, [r5, #12]
 8000e6e:	3410      	adds	r4, #16
 8000e70:	f10c 0c10 	add.w	ip, ip, #16
 8000e74:	4574      	cmp	r4, lr
 8000e76:	d1f3      	bne.n	8000e60 <tcp_http_mt+0x810>
 8000e78:	4663      	mov	r3, ip
 8000e7a:	4622      	mov	r2, r4
 8000e7c:	6810      	ldr	r0, [r2, #0]
 8000e7e:	6018      	str	r0, [r3, #0]
 8000e80:	8891      	ldrh	r1, [r2, #4]
 8000e82:	7992      	ldrb	r2, [r2, #6]
 8000e84:	8099      	strh	r1, [r3, #4]
 8000e86:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino5'></td></tr>");
 8000e88:	6838      	ldr	r0, [r7, #0]
 8000e8a:	f7ff f961 	bl	8000150 <strlen>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	461a      	mov	r2, r3
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	4413      	add	r3, r2
 8000e96:	4acb      	ldr	r2, [pc, #812]	; (80011c4 <tcp_http_mt+0xb74>)
 8000e98:	4614      	mov	r4, r2
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000ea0:	4665      	mov	r5, ip
 8000ea2:	4626      	mov	r6, r4
 8000ea4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000ea6:	6028      	str	r0, [r5, #0]
 8000ea8:	6069      	str	r1, [r5, #4]
 8000eaa:	60aa      	str	r2, [r5, #8]
 8000eac:	60eb      	str	r3, [r5, #12]
 8000eae:	3410      	adds	r4, #16
 8000eb0:	f10c 0c10 	add.w	ip, ip, #16
 8000eb4:	4574      	cmp	r4, lr
 8000eb6:	d1f3      	bne.n	8000ea0 <tcp_http_mt+0x850>
 8000eb8:	4663      	mov	r3, ip
 8000eba:	4622      	mov	r2, r4
 8000ebc:	6810      	ldr	r0, [r2, #0]
 8000ebe:	6018      	str	r0, [r3, #0]
 8000ec0:	8892      	ldrh	r2, [r2, #4]
 8000ec2:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>6:  <input type='text' name='ipDestino6'></td>");
 8000ec4:	6838      	ldr	r0, [r7, #0]
 8000ec6:	f7ff f943 	bl	8000150 <strlen>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	461a      	mov	r2, r3
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	4abd      	ldr	r2, [pc, #756]	; (80011c8 <tcp_http_mt+0xb78>)
 8000ed4:	4614      	mov	r4, r2
 8000ed6:	469c      	mov	ip, r3
 8000ed8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000edc:	4665      	mov	r5, ip
 8000ede:	4626      	mov	r6, r4
 8000ee0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000ee2:	6028      	str	r0, [r5, #0]
 8000ee4:	6069      	str	r1, [r5, #4]
 8000ee6:	60aa      	str	r2, [r5, #8]
 8000ee8:	60eb      	str	r3, [r5, #12]
 8000eea:	3410      	adds	r4, #16
 8000eec:	f10c 0c10 	add.w	ip, ip, #16
 8000ef0:	4574      	cmp	r4, lr
 8000ef2:	d1f3      	bne.n	8000edc <tcp_http_mt+0x88c>
 8000ef4:	4663      	mov	r3, ip
 8000ef6:	4622      	mov	r2, r4
 8000ef8:	6810      	ldr	r0, [r2, #0]
 8000efa:	6018      	str	r0, [r3, #0]
 8000efc:	8891      	ldrh	r1, [r2, #4]
 8000efe:	7992      	ldrb	r2, [r2, #6]
 8000f00:	8099      	strh	r1, [r3, #4]
 8000f02:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino6'></td></tr>");
 8000f04:	6838      	ldr	r0, [r7, #0]
 8000f06:	f7ff f923 	bl	8000150 <strlen>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	4413      	add	r3, r2
 8000f12:	4aae      	ldr	r2, [pc, #696]	; (80011cc <tcp_http_mt+0xb7c>)
 8000f14:	4614      	mov	r4, r2
 8000f16:	469c      	mov	ip, r3
 8000f18:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f1c:	4665      	mov	r5, ip
 8000f1e:	4626      	mov	r6, r4
 8000f20:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f22:	6028      	str	r0, [r5, #0]
 8000f24:	6069      	str	r1, [r5, #4]
 8000f26:	60aa      	str	r2, [r5, #8]
 8000f28:	60eb      	str	r3, [r5, #12]
 8000f2a:	3410      	adds	r4, #16
 8000f2c:	f10c 0c10 	add.w	ip, ip, #16
 8000f30:	4574      	cmp	r4, lr
 8000f32:	d1f3      	bne.n	8000f1c <tcp_http_mt+0x8cc>
 8000f34:	4663      	mov	r3, ip
 8000f36:	4622      	mov	r2, r4
 8000f38:	6810      	ldr	r0, [r2, #0]
 8000f3a:	6018      	str	r0, [r3, #0]
 8000f3c:	8892      	ldrh	r2, [r2, #4]
 8000f3e:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>7:  <input type='text' name='ipDestino7'></td>");
 8000f40:	6838      	ldr	r0, [r7, #0]
 8000f42:	f7ff f905 	bl	8000150 <strlen>
 8000f46:	4603      	mov	r3, r0
 8000f48:	461a      	mov	r2, r3
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	4aa0      	ldr	r2, [pc, #640]	; (80011d0 <tcp_http_mt+0xb80>)
 8000f50:	4614      	mov	r4, r2
 8000f52:	469c      	mov	ip, r3
 8000f54:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f58:	4665      	mov	r5, ip
 8000f5a:	4626      	mov	r6, r4
 8000f5c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f5e:	6028      	str	r0, [r5, #0]
 8000f60:	6069      	str	r1, [r5, #4]
 8000f62:	60aa      	str	r2, [r5, #8]
 8000f64:	60eb      	str	r3, [r5, #12]
 8000f66:	3410      	adds	r4, #16
 8000f68:	f10c 0c10 	add.w	ip, ip, #16
 8000f6c:	4574      	cmp	r4, lr
 8000f6e:	d1f3      	bne.n	8000f58 <tcp_http_mt+0x908>
 8000f70:	4663      	mov	r3, ip
 8000f72:	4622      	mov	r2, r4
 8000f74:	6810      	ldr	r0, [r2, #0]
 8000f76:	6018      	str	r0, [r3, #0]
 8000f78:	8891      	ldrh	r1, [r2, #4]
 8000f7a:	7992      	ldrb	r2, [r2, #6]
 8000f7c:	8099      	strh	r1, [r3, #4]
 8000f7e:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino7'></td></tr>");
 8000f80:	6838      	ldr	r0, [r7, #0]
 8000f82:	f7ff f8e5 	bl	8000150 <strlen>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4a91      	ldr	r2, [pc, #580]	; (80011d4 <tcp_http_mt+0xb84>)
 8000f90:	4614      	mov	r4, r2
 8000f92:	469c      	mov	ip, r3
 8000f94:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f98:	4665      	mov	r5, ip
 8000f9a:	4626      	mov	r6, r4
 8000f9c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f9e:	6028      	str	r0, [r5, #0]
 8000fa0:	6069      	str	r1, [r5, #4]
 8000fa2:	60aa      	str	r2, [r5, #8]
 8000fa4:	60eb      	str	r3, [r5, #12]
 8000fa6:	3410      	adds	r4, #16
 8000fa8:	f10c 0c10 	add.w	ip, ip, #16
 8000fac:	4574      	cmp	r4, lr
 8000fae:	d1f3      	bne.n	8000f98 <tcp_http_mt+0x948>
 8000fb0:	4663      	mov	r3, ip
 8000fb2:	4622      	mov	r2, r4
 8000fb4:	6810      	ldr	r0, [r2, #0]
 8000fb6:	6018      	str	r0, [r3, #0]
 8000fb8:	8892      	ldrh	r2, [r2, #4]
 8000fba:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>8:  <input type='text' name='ipDestino8'></td>");
 8000fbc:	6838      	ldr	r0, [r7, #0]
 8000fbe:	f7ff f8c7 	bl	8000150 <strlen>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	4413      	add	r3, r2
 8000fca:	4a83      	ldr	r2, [pc, #524]	; (80011d8 <tcp_http_mt+0xb88>)
 8000fcc:	4614      	mov	r4, r2
 8000fce:	469c      	mov	ip, r3
 8000fd0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000fd4:	4665      	mov	r5, ip
 8000fd6:	4626      	mov	r6, r4
 8000fd8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000fda:	6028      	str	r0, [r5, #0]
 8000fdc:	6069      	str	r1, [r5, #4]
 8000fde:	60aa      	str	r2, [r5, #8]
 8000fe0:	60eb      	str	r3, [r5, #12]
 8000fe2:	3410      	adds	r4, #16
 8000fe4:	f10c 0c10 	add.w	ip, ip, #16
 8000fe8:	4574      	cmp	r4, lr
 8000fea:	d1f3      	bne.n	8000fd4 <tcp_http_mt+0x984>
 8000fec:	4663      	mov	r3, ip
 8000fee:	4622      	mov	r2, r4
 8000ff0:	6810      	ldr	r0, [r2, #0]
 8000ff2:	6018      	str	r0, [r3, #0]
 8000ff4:	8891      	ldrh	r1, [r2, #4]
 8000ff6:	7992      	ldrb	r2, [r2, #6]
 8000ff8:	8099      	strh	r1, [r3, #4]
 8000ffa:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino8'></td></tr>");
 8000ffc:	6838      	ldr	r0, [r7, #0]
 8000ffe:	f7ff f8a7 	bl	8000150 <strlen>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	4413      	add	r3, r2
 800100a:	4a74      	ldr	r2, [pc, #464]	; (80011dc <tcp_http_mt+0xb8c>)
 800100c:	4614      	mov	r4, r2
 800100e:	469c      	mov	ip, r3
 8001010:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001014:	4665      	mov	r5, ip
 8001016:	4626      	mov	r6, r4
 8001018:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800101a:	6028      	str	r0, [r5, #0]
 800101c:	6069      	str	r1, [r5, #4]
 800101e:	60aa      	str	r2, [r5, #8]
 8001020:	60eb      	str	r3, [r5, #12]
 8001022:	3410      	adds	r4, #16
 8001024:	f10c 0c10 	add.w	ip, ip, #16
 8001028:	4574      	cmp	r4, lr
 800102a:	d1f3      	bne.n	8001014 <tcp_http_mt+0x9c4>
 800102c:	4663      	mov	r3, ip
 800102e:	4622      	mov	r2, r4
 8001030:	6810      	ldr	r0, [r2, #0]
 8001032:	6018      	str	r0, [r3, #0]
 8001034:	8892      	ldrh	r2, [r2, #4]
 8001036:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>9:  <input type='text' name='ipDestino9'></td>");
 8001038:	6838      	ldr	r0, [r7, #0]
 800103a:	f7ff f889 	bl	8000150 <strlen>
 800103e:	4603      	mov	r3, r0
 8001040:	461a      	mov	r2, r3
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	4413      	add	r3, r2
 8001046:	4a66      	ldr	r2, [pc, #408]	; (80011e0 <tcp_http_mt+0xb90>)
 8001048:	4614      	mov	r4, r2
 800104a:	469c      	mov	ip, r3
 800104c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001050:	4665      	mov	r5, ip
 8001052:	4626      	mov	r6, r4
 8001054:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001056:	6028      	str	r0, [r5, #0]
 8001058:	6069      	str	r1, [r5, #4]
 800105a:	60aa      	str	r2, [r5, #8]
 800105c:	60eb      	str	r3, [r5, #12]
 800105e:	3410      	adds	r4, #16
 8001060:	f10c 0c10 	add.w	ip, ip, #16
 8001064:	4574      	cmp	r4, lr
 8001066:	d1f3      	bne.n	8001050 <tcp_http_mt+0xa00>
 8001068:	4663      	mov	r3, ip
 800106a:	4622      	mov	r2, r4
 800106c:	6810      	ldr	r0, [r2, #0]
 800106e:	6018      	str	r0, [r3, #0]
 8001070:	8891      	ldrh	r1, [r2, #4]
 8001072:	7992      	ldrb	r2, [r2, #6]
 8001074:	8099      	strh	r1, [r3, #4]
 8001076:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino9'></td></tr>");
 8001078:	6838      	ldr	r0, [r7, #0]
 800107a:	f7ff f869 	bl	8000150 <strlen>
 800107e:	4603      	mov	r3, r0
 8001080:	461a      	mov	r2, r3
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	4413      	add	r3, r2
 8001086:	4a57      	ldr	r2, [pc, #348]	; (80011e4 <tcp_http_mt+0xb94>)
 8001088:	4614      	mov	r4, r2
 800108a:	469c      	mov	ip, r3
 800108c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001090:	4665      	mov	r5, ip
 8001092:	4626      	mov	r6, r4
 8001094:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001096:	6028      	str	r0, [r5, #0]
 8001098:	6069      	str	r1, [r5, #4]
 800109a:	60aa      	str	r2, [r5, #8]
 800109c:	60eb      	str	r3, [r5, #12]
 800109e:	3410      	adds	r4, #16
 80010a0:	f10c 0c10 	add.w	ip, ip, #16
 80010a4:	4574      	cmp	r4, lr
 80010a6:	d1f3      	bne.n	8001090 <tcp_http_mt+0xa40>
 80010a8:	4663      	mov	r3, ip
 80010aa:	4622      	mov	r2, r4
 80010ac:	6810      	ldr	r0, [r2, #0]
 80010ae:	6018      	str	r0, [r3, #0]
 80010b0:	8892      	ldrh	r2, [r2, #4]
 80010b2:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>10: <input type='text' name='ipDestino10'></td>");
 80010b4:	6838      	ldr	r0, [r7, #0]
 80010b6:	f7ff f84b 	bl	8000150 <strlen>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	4413      	add	r3, r2
 80010c2:	4a49      	ldr	r2, [pc, #292]	; (80011e8 <tcp_http_mt+0xb98>)
 80010c4:	4614      	mov	r4, r2
 80010c6:	469c      	mov	ip, r3
 80010c8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80010cc:	4665      	mov	r5, ip
 80010ce:	4626      	mov	r6, r4
 80010d0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010d2:	6028      	str	r0, [r5, #0]
 80010d4:	6069      	str	r1, [r5, #4]
 80010d6:	60aa      	str	r2, [r5, #8]
 80010d8:	60eb      	str	r3, [r5, #12]
 80010da:	3410      	adds	r4, #16
 80010dc:	f10c 0c10 	add.w	ip, ip, #16
 80010e0:	4574      	cmp	r4, lr
 80010e2:	d1f3      	bne.n	80010cc <tcp_http_mt+0xa7c>
 80010e4:	4662      	mov	r2, ip
 80010e6:	4623      	mov	r3, r4
 80010e8:	cb03      	ldmia	r3!, {r0, r1}
 80010ea:	6010      	str	r0, [r2, #0]
 80010ec:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino10'></td></tr>");
 80010ee:	6838      	ldr	r0, [r7, #0]
 80010f0:	f7ff f82e 	bl	8000150 <strlen>
 80010f4:	4603      	mov	r3, r0
 80010f6:	461a      	mov	r2, r3
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	4413      	add	r3, r2
 80010fc:	4a3b      	ldr	r2, [pc, #236]	; (80011ec <tcp_http_mt+0xb9c>)
 80010fe:	4614      	mov	r4, r2
 8001100:	469c      	mov	ip, r3
 8001102:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001106:	4665      	mov	r5, ip
 8001108:	4626      	mov	r6, r4
 800110a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800110c:	6028      	str	r0, [r5, #0]
 800110e:	6069      	str	r1, [r5, #4]
 8001110:	60aa      	str	r2, [r5, #8]
 8001112:	60eb      	str	r3, [r5, #12]
 8001114:	3410      	adds	r4, #16
 8001116:	f10c 0c10 	add.w	ip, ip, #16
 800111a:	4574      	cmp	r4, lr
 800111c:	d1f3      	bne.n	8001106 <tcp_http_mt+0xab6>
 800111e:	4663      	mov	r3, ip
 8001120:	4622      	mov	r2, r4
 8001122:	6810      	ldr	r0, [r2, #0]
 8001124:	6018      	str	r0, [r3, #0]
 8001126:	8891      	ldrh	r1, [r2, #4]
 8001128:	7992      	ldrb	r2, [r2, #6]
 800112a:	8099      	strh	r1, [r3, #4]
 800112c:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>11: <input type='text' name='ipDestino11'></td>");
 800112e:	6838      	ldr	r0, [r7, #0]
 8001130:	f7ff f80e 	bl	8000150 <strlen>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a2c      	ldr	r2, [pc, #176]	; (80011f0 <tcp_http_mt+0xba0>)
 800113e:	4614      	mov	r4, r2
 8001140:	469c      	mov	ip, r3
 8001142:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001146:	4665      	mov	r5, ip
 8001148:	4626      	mov	r6, r4
 800114a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800114c:	6028      	str	r0, [r5, #0]
 800114e:	6069      	str	r1, [r5, #4]
 8001150:	60aa      	str	r2, [r5, #8]
 8001152:	60eb      	str	r3, [r5, #12]
 8001154:	3410      	adds	r4, #16
 8001156:	f10c 0c10 	add.w	ip, ip, #16
 800115a:	4574      	cmp	r4, lr
 800115c:	d1f3      	bne.n	8001146 <tcp_http_mt+0xaf6>
 800115e:	4662      	mov	r2, ip
 8001160:	4623      	mov	r3, r4
 8001162:	cb03      	ldmia	r3!, {r0, r1}
 8001164:	6010      	str	r0, [r2, #0]
 8001166:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino11'></td></tr>");
 8001168:	6838      	ldr	r0, [r7, #0]
 800116a:	f7fe fff1 	bl	8000150 <strlen>
 800116e:	4603      	mov	r3, r0
 8001170:	461a      	mov	r2, r3
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	4413      	add	r3, r2
 8001176:	4a1f      	ldr	r2, [pc, #124]	; (80011f4 <tcp_http_mt+0xba4>)
 8001178:	4614      	mov	r4, r2
 800117a:	469c      	mov	ip, r3
 800117c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001180:	4665      	mov	r5, ip
 8001182:	4626      	mov	r6, r4
 8001184:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001186:	6028      	str	r0, [r5, #0]
 8001188:	6069      	str	r1, [r5, #4]
 800118a:	60aa      	str	r2, [r5, #8]
 800118c:	60eb      	str	r3, [r5, #12]
 800118e:	3410      	adds	r4, #16
 8001190:	f10c 0c10 	add.w	ip, ip, #16
 8001194:	4574      	cmp	r4, lr
 8001196:	d1f3      	bne.n	8001180 <tcp_http_mt+0xb30>
 8001198:	4663      	mov	r3, ip
 800119a:	4622      	mov	r2, r4
 800119c:	6810      	ldr	r0, [r2, #0]
 800119e:	6018      	str	r0, [r3, #0]
 80011a0:	8891      	ldrh	r1, [r2, #4]
 80011a2:	7992      	ldrb	r2, [r2, #6]
 80011a4:	8099      	strh	r1, [r3, #4]
 80011a6:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>12: <input type='text' name='ipDestino12'></td>");
 80011a8:	6838      	ldr	r0, [r7, #0]
 80011aa:	f7fe ffd1 	bl	8000150 <strlen>
 80011ae:	4603      	mov	r3, r0
 80011b0:	461a      	mov	r2, r3
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	4413      	add	r3, r2
 80011b6:	4a10      	ldr	r2, [pc, #64]	; (80011f8 <tcp_http_mt+0xba8>)
 80011b8:	4614      	mov	r4, r2
 80011ba:	469c      	mov	ip, r3
 80011bc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80011c0:	e01c      	b.n	80011fc <tcp_http_mt+0xbac>
 80011c2:	bf00      	nop
 80011c4:	08007eac 	.word	0x08007eac
 80011c8:	08007ee4 	.word	0x08007ee4
 80011cc:	08007f1c 	.word	0x08007f1c
 80011d0:	08007f54 	.word	0x08007f54
 80011d4:	08007f8c 	.word	0x08007f8c
 80011d8:	08007fc4 	.word	0x08007fc4
 80011dc:	08007ffc 	.word	0x08007ffc
 80011e0:	08008034 	.word	0x08008034
 80011e4:	0800806c 	.word	0x0800806c
 80011e8:	080080a4 	.word	0x080080a4
 80011ec:	080080dc 	.word	0x080080dc
 80011f0:	08008114 	.word	0x08008114
 80011f4:	0800814c 	.word	0x0800814c
 80011f8:	08008184 	.word	0x08008184
 80011fc:	4665      	mov	r5, ip
 80011fe:	4626      	mov	r6, r4
 8001200:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001202:	6028      	str	r0, [r5, #0]
 8001204:	6069      	str	r1, [r5, #4]
 8001206:	60aa      	str	r2, [r5, #8]
 8001208:	60eb      	str	r3, [r5, #12]
 800120a:	3410      	adds	r4, #16
 800120c:	f10c 0c10 	add.w	ip, ip, #16
 8001210:	4574      	cmp	r4, lr
 8001212:	d1f3      	bne.n	80011fc <tcp_http_mt+0xbac>
 8001214:	4662      	mov	r2, ip
 8001216:	4623      	mov	r3, r4
 8001218:	cb03      	ldmia	r3!, {r0, r1}
 800121a:	6010      	str	r0, [r2, #0]
 800121c:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino12'></td></tr>");
 800121e:	6838      	ldr	r0, [r7, #0]
 8001220:	f7fe ff96 	bl	8000150 <strlen>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	4413      	add	r3, r2
 800122c:	4a9a      	ldr	r2, [pc, #616]	; (8001498 <tcp_http_mt+0xe48>)
 800122e:	4614      	mov	r4, r2
 8001230:	469c      	mov	ip, r3
 8001232:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001236:	4665      	mov	r5, ip
 8001238:	4626      	mov	r6, r4
 800123a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	3410      	adds	r4, #16
 8001246:	f10c 0c10 	add.w	ip, ip, #16
 800124a:	4574      	cmp	r4, lr
 800124c:	d1f3      	bne.n	8001236 <tcp_http_mt+0xbe6>
 800124e:	4663      	mov	r3, ip
 8001250:	4622      	mov	r2, r4
 8001252:	6810      	ldr	r0, [r2, #0]
 8001254:	6018      	str	r0, [r3, #0]
 8001256:	8891      	ldrh	r1, [r2, #4]
 8001258:	7992      	ldrb	r2, [r2, #6]
 800125a:	8099      	strh	r1, [r3, #4]
 800125c:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>13: <input type='text' name='ipDestino13'></td>");
 800125e:	6838      	ldr	r0, [r7, #0]
 8001260:	f7fe ff76 	bl	8000150 <strlen>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	4413      	add	r3, r2
 800126c:	4a8b      	ldr	r2, [pc, #556]	; (800149c <tcp_http_mt+0xe4c>)
 800126e:	4614      	mov	r4, r2
 8001270:	469c      	mov	ip, r3
 8001272:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001276:	4665      	mov	r5, ip
 8001278:	4626      	mov	r6, r4
 800127a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800127c:	6028      	str	r0, [r5, #0]
 800127e:	6069      	str	r1, [r5, #4]
 8001280:	60aa      	str	r2, [r5, #8]
 8001282:	60eb      	str	r3, [r5, #12]
 8001284:	3410      	adds	r4, #16
 8001286:	f10c 0c10 	add.w	ip, ip, #16
 800128a:	4574      	cmp	r4, lr
 800128c:	d1f3      	bne.n	8001276 <tcp_http_mt+0xc26>
 800128e:	4662      	mov	r2, ip
 8001290:	4623      	mov	r3, r4
 8001292:	cb03      	ldmia	r3!, {r0, r1}
 8001294:	6010      	str	r0, [r2, #0]
 8001296:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino13'></td></tr>");
 8001298:	6838      	ldr	r0, [r7, #0]
 800129a:	f7fe ff59 	bl	8000150 <strlen>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	4413      	add	r3, r2
 80012a6:	4a7e      	ldr	r2, [pc, #504]	; (80014a0 <tcp_http_mt+0xe50>)
 80012a8:	4614      	mov	r4, r2
 80012aa:	469c      	mov	ip, r3
 80012ac:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80012b0:	4665      	mov	r5, ip
 80012b2:	4626      	mov	r6, r4
 80012b4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012b6:	6028      	str	r0, [r5, #0]
 80012b8:	6069      	str	r1, [r5, #4]
 80012ba:	60aa      	str	r2, [r5, #8]
 80012bc:	60eb      	str	r3, [r5, #12]
 80012be:	3410      	adds	r4, #16
 80012c0:	f10c 0c10 	add.w	ip, ip, #16
 80012c4:	4574      	cmp	r4, lr
 80012c6:	d1f3      	bne.n	80012b0 <tcp_http_mt+0xc60>
 80012c8:	4663      	mov	r3, ip
 80012ca:	4622      	mov	r2, r4
 80012cc:	6810      	ldr	r0, [r2, #0]
 80012ce:	6018      	str	r0, [r3, #0]
 80012d0:	8891      	ldrh	r1, [r2, #4]
 80012d2:	7992      	ldrb	r2, [r2, #6]
 80012d4:	8099      	strh	r1, [r3, #4]
 80012d6:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>14: <input type='text' name='ipDestino14'></td>");
 80012d8:	6838      	ldr	r0, [r7, #0]
 80012da:	f7fe ff39 	bl	8000150 <strlen>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	4413      	add	r3, r2
 80012e6:	4a6f      	ldr	r2, [pc, #444]	; (80014a4 <tcp_http_mt+0xe54>)
 80012e8:	4614      	mov	r4, r2
 80012ea:	469c      	mov	ip, r3
 80012ec:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80012f0:	4665      	mov	r5, ip
 80012f2:	4626      	mov	r6, r4
 80012f4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012f6:	6028      	str	r0, [r5, #0]
 80012f8:	6069      	str	r1, [r5, #4]
 80012fa:	60aa      	str	r2, [r5, #8]
 80012fc:	60eb      	str	r3, [r5, #12]
 80012fe:	3410      	adds	r4, #16
 8001300:	f10c 0c10 	add.w	ip, ip, #16
 8001304:	4574      	cmp	r4, lr
 8001306:	d1f3      	bne.n	80012f0 <tcp_http_mt+0xca0>
 8001308:	4662      	mov	r2, ip
 800130a:	4623      	mov	r3, r4
 800130c:	cb03      	ldmia	r3!, {r0, r1}
 800130e:	6010      	str	r0, [r2, #0]
 8001310:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino14'></td></tr>");
 8001312:	6838      	ldr	r0, [r7, #0]
 8001314:	f7fe ff1c 	bl	8000150 <strlen>
 8001318:	4603      	mov	r3, r0
 800131a:	461a      	mov	r2, r3
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	4413      	add	r3, r2
 8001320:	4a61      	ldr	r2, [pc, #388]	; (80014a8 <tcp_http_mt+0xe58>)
 8001322:	4614      	mov	r4, r2
 8001324:	469c      	mov	ip, r3
 8001326:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800132a:	4665      	mov	r5, ip
 800132c:	4626      	mov	r6, r4
 800132e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001330:	6028      	str	r0, [r5, #0]
 8001332:	6069      	str	r1, [r5, #4]
 8001334:	60aa      	str	r2, [r5, #8]
 8001336:	60eb      	str	r3, [r5, #12]
 8001338:	3410      	adds	r4, #16
 800133a:	f10c 0c10 	add.w	ip, ip, #16
 800133e:	4574      	cmp	r4, lr
 8001340:	d1f3      	bne.n	800132a <tcp_http_mt+0xcda>
 8001342:	4663      	mov	r3, ip
 8001344:	4622      	mov	r2, r4
 8001346:	6810      	ldr	r0, [r2, #0]
 8001348:	6018      	str	r0, [r3, #0]
 800134a:	8891      	ldrh	r1, [r2, #4]
 800134c:	7992      	ldrb	r2, [r2, #6]
 800134e:	8099      	strh	r1, [r3, #4]
 8001350:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>15: <input type='text' name='ipDestino15'></td>");
 8001352:	6838      	ldr	r0, [r7, #0]
 8001354:	f7fe fefc 	bl	8000150 <strlen>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	4413      	add	r3, r2
 8001360:	4a52      	ldr	r2, [pc, #328]	; (80014ac <tcp_http_mt+0xe5c>)
 8001362:	4614      	mov	r4, r2
 8001364:	469c      	mov	ip, r3
 8001366:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800136a:	4665      	mov	r5, ip
 800136c:	4626      	mov	r6, r4
 800136e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001370:	6028      	str	r0, [r5, #0]
 8001372:	6069      	str	r1, [r5, #4]
 8001374:	60aa      	str	r2, [r5, #8]
 8001376:	60eb      	str	r3, [r5, #12]
 8001378:	3410      	adds	r4, #16
 800137a:	f10c 0c10 	add.w	ip, ip, #16
 800137e:	4574      	cmp	r4, lr
 8001380:	d1f3      	bne.n	800136a <tcp_http_mt+0xd1a>
 8001382:	4662      	mov	r2, ip
 8001384:	4623      	mov	r3, r4
 8001386:	cb03      	ldmia	r3!, {r0, r1}
 8001388:	6010      	str	r0, [r2, #0]
 800138a:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino15'></td></tr>");
 800138c:	6838      	ldr	r0, [r7, #0]
 800138e:	f7fe fedf 	bl	8000150 <strlen>
 8001392:	4603      	mov	r3, r0
 8001394:	461a      	mov	r2, r3
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	4413      	add	r3, r2
 800139a:	4a45      	ldr	r2, [pc, #276]	; (80014b0 <tcp_http_mt+0xe60>)
 800139c:	4614      	mov	r4, r2
 800139e:	469c      	mov	ip, r3
 80013a0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80013a4:	4665      	mov	r5, ip
 80013a6:	4626      	mov	r6, r4
 80013a8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013aa:	6028      	str	r0, [r5, #0]
 80013ac:	6069      	str	r1, [r5, #4]
 80013ae:	60aa      	str	r2, [r5, #8]
 80013b0:	60eb      	str	r3, [r5, #12]
 80013b2:	3410      	adds	r4, #16
 80013b4:	f10c 0c10 	add.w	ip, ip, #16
 80013b8:	4574      	cmp	r4, lr
 80013ba:	d1f3      	bne.n	80013a4 <tcp_http_mt+0xd54>
 80013bc:	4663      	mov	r3, ip
 80013be:	4622      	mov	r2, r4
 80013c0:	6810      	ldr	r0, [r2, #0]
 80013c2:	6018      	str	r0, [r3, #0]
 80013c4:	8891      	ldrh	r1, [r2, #4]
 80013c6:	7992      	ldrb	r2, [r2, #6]
 80013c8:	8099      	strh	r1, [r3, #4]
 80013ca:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>16: <input type='text' name='ipDestino16'></td>");
 80013cc:	6838      	ldr	r0, [r7, #0]
 80013ce:	f7fe febf 	bl	8000150 <strlen>
 80013d2:	4603      	mov	r3, r0
 80013d4:	461a      	mov	r2, r3
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	4413      	add	r3, r2
 80013da:	4a36      	ldr	r2, [pc, #216]	; (80014b4 <tcp_http_mt+0xe64>)
 80013dc:	4614      	mov	r4, r2
 80013de:	469c      	mov	ip, r3
 80013e0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80013e4:	4665      	mov	r5, ip
 80013e6:	4626      	mov	r6, r4
 80013e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013ea:	6028      	str	r0, [r5, #0]
 80013ec:	6069      	str	r1, [r5, #4]
 80013ee:	60aa      	str	r2, [r5, #8]
 80013f0:	60eb      	str	r3, [r5, #12]
 80013f2:	3410      	adds	r4, #16
 80013f4:	f10c 0c10 	add.w	ip, ip, #16
 80013f8:	4574      	cmp	r4, lr
 80013fa:	d1f3      	bne.n	80013e4 <tcp_http_mt+0xd94>
 80013fc:	4662      	mov	r2, ip
 80013fe:	4623      	mov	r3, r4
 8001400:	cb03      	ldmia	r3!, {r0, r1}
 8001402:	6010      	str	r0, [r2, #0]
 8001404:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino16'></td></tr>");
 8001406:	6838      	ldr	r0, [r7, #0]
 8001408:	f7fe fea2 	bl	8000150 <strlen>
 800140c:	4603      	mov	r3, r0
 800140e:	461a      	mov	r2, r3
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	4413      	add	r3, r2
 8001414:	4a28      	ldr	r2, [pc, #160]	; (80014b8 <tcp_http_mt+0xe68>)
 8001416:	4614      	mov	r4, r2
 8001418:	469c      	mov	ip, r3
 800141a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800141e:	4665      	mov	r5, ip
 8001420:	4626      	mov	r6, r4
 8001422:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001424:	6028      	str	r0, [r5, #0]
 8001426:	6069      	str	r1, [r5, #4]
 8001428:	60aa      	str	r2, [r5, #8]
 800142a:	60eb      	str	r3, [r5, #12]
 800142c:	3410      	adds	r4, #16
 800142e:	f10c 0c10 	add.w	ip, ip, #16
 8001432:	4574      	cmp	r4, lr
 8001434:	d1f3      	bne.n	800141e <tcp_http_mt+0xdce>
 8001436:	4663      	mov	r3, ip
 8001438:	4622      	mov	r2, r4
 800143a:	6810      	ldr	r0, [r2, #0]
 800143c:	6018      	str	r0, [r3, #0]
 800143e:	8891      	ldrh	r1, [r2, #4]
 8001440:	7992      	ldrb	r2, [r2, #6]
 8001442:	8099      	strh	r1, [r3, #4]
 8001444:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "</table><br><button>Salvar</button><br><br><a href='http://192.168.0.231'>Voltar</a><br></center>");
 8001446:	6838      	ldr	r0, [r7, #0]
 8001448:	f7fe fe82 	bl	8000150 <strlen>
 800144c:	4603      	mov	r3, r0
 800144e:	461a      	mov	r2, r3
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	4413      	add	r3, r2
 8001454:	4a19      	ldr	r2, [pc, #100]	; (80014bc <tcp_http_mt+0xe6c>)
 8001456:	4618      	mov	r0, r3
 8001458:	4611      	mov	r1, r2
 800145a:	2362      	movs	r3, #98	; 0x62
 800145c:	461a      	mov	r2, r3
 800145e:	f006 f930 	bl	80076c2 <memcpy>

							strcat((char*)buf, "</body>");
 8001462:	6838      	ldr	r0, [r7, #0]
 8001464:	f7fe fe74 	bl	8000150 <strlen>
 8001468:	4603      	mov	r3, r0
 800146a:	461a      	mov	r2, r3
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4413      	add	r3, r2
 8001470:	4913      	ldr	r1, [pc, #76]	; (80014c0 <tcp_http_mt+0xe70>)
 8001472:	461a      	mov	r2, r3
 8001474:	460b      	mov	r3, r1
 8001476:	cb03      	ldmia	r3!, {r0, r1}
 8001478:	6010      	str	r0, [r2, #0]
 800147a:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 800147c:	6838      	ldr	r0, [r7, #0]
 800147e:	f7fe fe67 	bl	8000150 <strlen>
 8001482:	4603      	mov	r3, r0
 8001484:	461a      	mov	r2, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	4413      	add	r3, r2
 800148a:	490e      	ldr	r1, [pc, #56]	; (80014c4 <tcp_http_mt+0xe74>)
 800148c:	461a      	mov	r2, r3
 800148e:	460b      	mov	r3, r1
 8001490:	cb03      	ldmia	r3!, {r0, r1}
 8001492:	6010      	str	r0, [r2, #0]
 8001494:	6051      	str	r1, [r2, #4]
 8001496:	e0f5      	b.n	8001684 <tcp_http_mt+0x1034>
 8001498:	080081bc 	.word	0x080081bc
 800149c:	080081f4 	.word	0x080081f4
 80014a0:	0800822c 	.word	0x0800822c
 80014a4:	08008264 	.word	0x08008264
 80014a8:	0800829c 	.word	0x0800829c
 80014ac:	080082d4 	.word	0x080082d4
 80014b0:	0800830c 	.word	0x0800830c
 80014b4:	08008344 	.word	0x08008344
 80014b8:	0800837c 	.word	0x0800837c
 80014bc:	080083b4 	.word	0x080083b4
 80014c0:	08007bf0 	.word	0x08007bf0
 80014c4:	08007bf8 	.word	0x08007bf8
						}
						else
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	4aa3      	ldr	r2, [pc, #652]	; (8001758 <tcp_http_mt+0x1108>)
 80014cc:	4614      	mov	r4, r2
 80014ce:	469c      	mov	ip, r3
 80014d0:	f104 0e20 	add.w	lr, r4, #32
 80014d4:	4665      	mov	r5, ip
 80014d6:	4626      	mov	r6, r4
 80014d8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80014da:	6028      	str	r0, [r5, #0]
 80014dc:	6069      	str	r1, [r5, #4]
 80014de:	60aa      	str	r2, [r5, #8]
 80014e0:	60eb      	str	r3, [r5, #12]
 80014e2:	3410      	adds	r4, #16
 80014e4:	f10c 0c10 	add.w	ip, ip, #16
 80014e8:	4574      	cmp	r4, lr
 80014ea:	d1f3      	bne.n	80014d4 <tcp_http_mt+0xe84>
 80014ec:	4665      	mov	r5, ip
 80014ee:	4623      	mov	r3, r4
 80014f0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80014f2:	6028      	str	r0, [r5, #0]
 80014f4:	6069      	str	r1, [r5, #4]
 80014f6:	60aa      	str	r2, [r5, #8]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 80014fc:	6838      	ldr	r0, [r7, #0]
 80014fe:	f7fe fe27 	bl	8000150 <strlen>
 8001502:	4603      	mov	r3, r0
 8001504:	461a      	mov	r2, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	4413      	add	r3, r2
 800150a:	4a94      	ldr	r2, [pc, #592]	; (800175c <tcp_http_mt+0x110c>)
 800150c:	461c      	mov	r4, r3
 800150e:	4613      	mov	r3, r2
 8001510:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001512:	6020      	str	r0, [r4, #0]
 8001514:	6061      	str	r1, [r4, #4]
 8001516:	60a2      	str	r2, [r4, #8]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Escrava Config</title>");
 800151c:	6838      	ldr	r0, [r7, #0]
 800151e:	f7fe fe17 	bl	8000150 <strlen>
 8001522:	4603      	mov	r3, r0
 8001524:	461a      	mov	r2, r3
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	4413      	add	r3, r2
 800152a:	4a8d      	ldr	r2, [pc, #564]	; (8001760 <tcp_http_mt+0x1110>)
 800152c:	461d      	mov	r5, r3
 800152e:	4614      	mov	r4, r2
 8001530:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001532:	6028      	str	r0, [r5, #0]
 8001534:	6069      	str	r1, [r5, #4]
 8001536:	60aa      	str	r2, [r5, #8]
 8001538:	60eb      	str	r3, [r5, #12]
 800153a:	cc07      	ldmia	r4!, {r0, r1, r2}
 800153c:	6128      	str	r0, [r5, #16]
 800153e:	6169      	str	r1, [r5, #20]
 8001540:	61aa      	str	r2, [r5, #24]
 8001542:	8823      	ldrh	r3, [r4, #0]
 8001544:	83ab      	strh	r3, [r5, #28]
							strcat((char*)buf, "</head>");
 8001546:	6838      	ldr	r0, [r7, #0]
 8001548:	f7fe fe02 	bl	8000150 <strlen>
 800154c:	4603      	mov	r3, r0
 800154e:	461a      	mov	r2, r3
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	4413      	add	r3, r2
 8001554:	4983      	ldr	r1, [pc, #524]	; (8001764 <tcp_http_mt+0x1114>)
 8001556:	461a      	mov	r2, r3
 8001558:	460b      	mov	r3, r1
 800155a:	cb03      	ldmia	r3!, {r0, r1}
 800155c:	6010      	str	r0, [r2, #0]
 800155e:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 8001560:	6838      	ldr	r0, [r7, #0]
 8001562:	f7fe fdf5 	bl	8000150 <strlen>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	4413      	add	r3, r2
 800156e:	4a7e      	ldr	r2, [pc, #504]	; (8001768 <tcp_http_mt+0x1118>)
 8001570:	6810      	ldr	r0, [r2, #0]
 8001572:	6018      	str	r0, [r3, #0]
 8001574:	8891      	ldrh	r1, [r2, #4]
 8001576:	7992      	ldrb	r2, [r2, #6]
 8001578:	8099      	strh	r1, [r3, #4]
 800157a:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<div class = 'entradas'>");
 800157c:	6838      	ldr	r0, [r7, #0]
 800157e:	f7fe fde7 	bl	8000150 <strlen>
 8001582:	4603      	mov	r3, r0
 8001584:	461a      	mov	r2, r3
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	4413      	add	r3, r2
 800158a:	4a78      	ldr	r2, [pc, #480]	; (800176c <tcp_http_mt+0x111c>)
 800158c:	461d      	mov	r5, r3
 800158e:	4614      	mov	r4, r2
 8001590:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001592:	6028      	str	r0, [r5, #0]
 8001594:	6069      	str	r1, [r5, #4]
 8001596:	60aa      	str	r2, [r5, #8]
 8001598:	60eb      	str	r3, [r5, #12]
 800159a:	cc03      	ldmia	r4!, {r0, r1}
 800159c:	6128      	str	r0, [r5, #16]
 800159e:	6169      	str	r1, [r5, #20]
 80015a0:	7823      	ldrb	r3, [r4, #0]
 80015a2:	762b      	strb	r3, [r5, #24]

							strcat((char*)buf, "<b><center>Menus para configuracao</b><br><br>");
 80015a4:	6838      	ldr	r0, [r7, #0]
 80015a6:	f7fe fdd3 	bl	8000150 <strlen>
 80015aa:	4603      	mov	r3, r0
 80015ac:	461a      	mov	r2, r3
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	4413      	add	r3, r2
 80015b2:	4a6f      	ldr	r2, [pc, #444]	; (8001770 <tcp_http_mt+0x1120>)
 80015b4:	4615      	mov	r5, r2
 80015b6:	469c      	mov	ip, r3
 80015b8:	f105 0e20 	add.w	lr, r5, #32
 80015bc:	4664      	mov	r4, ip
 80015be:	462e      	mov	r6, r5
 80015c0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80015c2:	6020      	str	r0, [r4, #0]
 80015c4:	6061      	str	r1, [r4, #4]
 80015c6:	60a2      	str	r2, [r4, #8]
 80015c8:	60e3      	str	r3, [r4, #12]
 80015ca:	3510      	adds	r5, #16
 80015cc:	f10c 0c10 	add.w	ip, ip, #16
 80015d0:	4575      	cmp	r5, lr
 80015d2:	d1f3      	bne.n	80015bc <tcp_http_mt+0xf6c>
 80015d4:	4664      	mov	r4, ip
 80015d6:	462b      	mov	r3, r5
 80015d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80015da:	6020      	str	r0, [r4, #0]
 80015dc:	6061      	str	r1, [r4, #4]
 80015de:	60a2      	str	r2, [r4, #8]
 80015e0:	881a      	ldrh	r2, [r3, #0]
 80015e2:	789b      	ldrb	r3, [r3, #2]
 80015e4:	81a2      	strh	r2, [r4, #12]
 80015e6:	73a3      	strb	r3, [r4, #14]
							strcat((char*)buf, "<a href='http://192.168.0.231/rede'>Configurar rede</a><br><br>");
 80015e8:	6838      	ldr	r0, [r7, #0]
 80015ea:	f7fe fdb1 	bl	8000150 <strlen>
 80015ee:	4603      	mov	r3, r0
 80015f0:	461a      	mov	r2, r3
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	4413      	add	r3, r2
 80015f6:	4a5f      	ldr	r2, [pc, #380]	; (8001774 <tcp_http_mt+0x1124>)
 80015f8:	4614      	mov	r4, r2
 80015fa:	469c      	mov	ip, r3
 80015fc:	f104 0e40 	add.w	lr, r4, #64	; 0x40
 8001600:	4665      	mov	r5, ip
 8001602:	4626      	mov	r6, r4
 8001604:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001606:	6028      	str	r0, [r5, #0]
 8001608:	6069      	str	r1, [r5, #4]
 800160a:	60aa      	str	r2, [r5, #8]
 800160c:	60eb      	str	r3, [r5, #12]
 800160e:	3410      	adds	r4, #16
 8001610:	f10c 0c10 	add.w	ip, ip, #16
 8001614:	4574      	cmp	r4, lr
 8001616:	d1f3      	bne.n	8001600 <tcp_http_mt+0xfb0>
							strcat((char*)buf, "<a href='http://192.168.0.231/interfaces'>Configurar interfaces\n</a><br>");
 8001618:	6838      	ldr	r0, [r7, #0]
 800161a:	f7fe fd99 	bl	8000150 <strlen>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	4413      	add	r3, r2
 8001626:	4a54      	ldr	r2, [pc, #336]	; (8001778 <tcp_http_mt+0x1128>)
 8001628:	4618      	mov	r0, r3
 800162a:	4611      	mov	r1, r2
 800162c:	2349      	movs	r3, #73	; 0x49
 800162e:	461a      	mov	r2, r3
 8001630:	f006 f847 	bl	80076c2 <memcpy>

							strcat((char*)buf, "</div>");
 8001634:	6838      	ldr	r0, [r7, #0]
 8001636:	f7fe fd8b 	bl	8000150 <strlen>
 800163a:	4603      	mov	r3, r0
 800163c:	461a      	mov	r2, r3
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	4413      	add	r3, r2
 8001642:	4a4e      	ldr	r2, [pc, #312]	; (800177c <tcp_http_mt+0x112c>)
 8001644:	6810      	ldr	r0, [r2, #0]
 8001646:	6018      	str	r0, [r3, #0]
 8001648:	8891      	ldrh	r1, [r2, #4]
 800164a:	7992      	ldrb	r2, [r2, #6]
 800164c:	8099      	strh	r1, [r3, #4]
 800164e:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "</body>");
 8001650:	6838      	ldr	r0, [r7, #0]
 8001652:	f7fe fd7d 	bl	8000150 <strlen>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	4413      	add	r3, r2
 800165e:	4948      	ldr	r1, [pc, #288]	; (8001780 <tcp_http_mt+0x1130>)
 8001660:	461a      	mov	r2, r3
 8001662:	460b      	mov	r3, r1
 8001664:	cb03      	ldmia	r3!, {r0, r1}
 8001666:	6010      	str	r0, [r2, #0]
 8001668:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 800166a:	6838      	ldr	r0, [r7, #0]
 800166c:	f7fe fd70 	bl	8000150 <strlen>
 8001670:	4603      	mov	r3, r0
 8001672:	461a      	mov	r2, r3
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4942      	ldr	r1, [pc, #264]	; (8001784 <tcp_http_mt+0x1134>)
 800167a:	461a      	mov	r2, r3
 800167c:	460b      	mov	r3, r1
 800167e:	cb03      	ldmia	r3!, {r0, r1}
 8001680:	6010      	str	r0, [r2, #0]
 8001682:	6051      	str	r1, [r2, #4]
						}

						blocklen = strlen((char*)buf);
 8001684:	6838      	ldr	r0, [r7, #0]
 8001686:	f7fe fd63 	bl	8000150 <strlen>
 800168a:	4603      	mov	r3, r0
 800168c:	833b      	strh	r3, [r7, #24]

						ret = send(sn,buf,blocklen);
 800168e:	8b3a      	ldrh	r2, [r7, #24]
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	6839      	ldr	r1, [r7, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fd03 	bl	80020a0 <send>
 800169a:	6178      	str	r0, [r7, #20]
						if(ret < 0)
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	da05      	bge.n	80016ae <tcp_http_mt+0x105e>
						{
							close(sn);
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f000 fbc3 	bl	8001e30 <close>
							return ret;
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	e04f      	b.n	800174e <tcp_http_mt+0x10fe>
						}
						else
						{
							HTTP_reset(sn);
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe ffb5 	bl	8000620 <HTTP_reset>
							disconnect(sn);
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fc7b 	bl	8001fb4 <disconnect>
					if(flagHtmlGen == 1)
 80016be:	e008      	b.n	80016d2 <tcp_http_mt+0x1082>
						}
					}
				}
				else
				{
					HTTP_reset(sn);
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe ffac 	bl	8000620 <HTTP_reset>
					disconnect(sn);
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 fc72 	bl	8001fb4 <disconnect>
				}

        	  }
         }
         break;
 80016d0:	e035      	b.n	800173e <tcp_http_mt+0x10ee>
 80016d2:	e034      	b.n	800173e <tcp_http_mt+0x10ee>
      case SOCK_CLOSE_WAIT :

    	  HTTP_reset(sn);
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ffa2 	bl	8000620 <HTTP_reset>

         if((ret=disconnect(sn)) != SOCK_OK)
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	4618      	mov	r0, r3
 80016e0:	f000 fc68 	bl	8001fb4 <disconnect>
 80016e4:	4603      	mov	r3, r0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d029      	beq.n	8001742 <tcp_http_mt+0x10f2>
         return ret;
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	e02d      	b.n	800174e <tcp_http_mt+0x10fe>

         break;
      case SOCK_INIT :

    	  HTTP_reset(sn);
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe ff93 	bl	8000620 <HTTP_reset>

         if( (ret = listen(sn)) != SOCK_OK) return ret;
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f000 fbf3 	bl	8001ee8 <listen>
 8001702:	4603      	mov	r3, r0
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d01c      	beq.n	8001746 <tcp_http_mt+0x10f6>
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	e01e      	b.n	800174e <tcp_http_mt+0x10fe>
         break;
      case SOCK_CLOSED:

    	  HTTP_reset(sn);
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff84 	bl	8000620 <HTTP_reset>

         if((ret=socket(sn,Sn_MR_TCP,port,0x00)) != sn)
 8001718:	88ba      	ldrh	r2, [r7, #4]
 800171a:	79f8      	ldrb	r0, [r7, #7]
 800171c:	2300      	movs	r3, #0
 800171e:	2101      	movs	r1, #1
 8001720:	f000 fa8e 	bl	8001c40 <socket>
 8001724:	4603      	mov	r3, r0
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	697a      	ldr	r2, [r7, #20]
 800172c:	429a      	cmp	r2, r3
 800172e:	d00c      	beq.n	800174a <tcp_http_mt+0x10fa>
         return ret;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	e00c      	b.n	800174e <tcp_http_mt+0x10fe>

         break;

      default:
    	  HTTP_reset(sn);
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe ff72 	bl	8000620 <HTTP_reset>
         break;
 800173c:	e006      	b.n	800174c <tcp_http_mt+0x10fc>
         break;
 800173e:	bf00      	nop
 8001740:	e004      	b.n	800174c <tcp_http_mt+0x10fc>
         break;
 8001742:	bf00      	nop
 8001744:	e002      	b.n	800174c <tcp_http_mt+0x10fc>
         break;
 8001746:	bf00      	nop
 8001748:	e000      	b.n	800174c <tcp_http_mt+0x10fc>
         break;
 800174a:	bf00      	nop
   }
   return 1;
 800174c:	2301      	movs	r3, #1
}
 800174e:	4618      	mov	r0, r3
 8001750:	3724      	adds	r7, #36	; 0x24
 8001752:	46bd      	mov	sp, r7
 8001754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001756:	bf00      	nop
 8001758:	080077d0 	.word	0x080077d0
 800175c:	08007800 	.word	0x08007800
 8001760:	08008418 	.word	0x08008418
 8001764:	08007830 	.word	0x08007830
 8001768:	08007838 	.word	0x08007838
 800176c:	08008438 	.word	0x08008438
 8001770:	08008454 	.word	0x08008454
 8001774:	08008484 	.word	0x08008484
 8001778:	080084c4 	.word	0x080084c4
 800177c:	08008510 	.word	0x08008510
 8001780:	08007bf0 	.word	0x08007bf0
 8001784:	08007bf8 	.word	0x08007bf8

08001788 <StartEthernet>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEthernet */
void StartEthernet(void *argument)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t i;
  /* Infinite loop */
  for(;;)
  {
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 8001790:	2304      	movs	r3, #4
 8001792:	73fb      	strb	r3, [r7, #15]
 8001794:	e008      	b.n	80017a8 <StartEthernet+0x20>
	  {
	  	tcp_http_mt(i, gDATABUF, 80);
 8001796:	7bfb      	ldrb	r3, [r7, #15]
 8001798:	2250      	movs	r2, #80	; 0x50
 800179a:	490d      	ldr	r1, [pc, #52]	; (80017d0 <StartEthernet+0x48>)
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe ff57 	bl	8000650 <tcp_http_mt>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	3301      	adds	r3, #1
 80017a6:	73fb      	strb	r3, [r7, #15]
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	2b07      	cmp	r3, #7
 80017ac:	d9f3      	bls.n	8001796 <StartEthernet+0xe>
	  }
	  //4 sockets para modbus TCP
	  for(i=0;i<4;i++)
 80017ae:	2300      	movs	r3, #0
 80017b0:	73fb      	strb	r3, [r7, #15]
 80017b2:	e009      	b.n	80017c8 <StartEthernet+0x40>
	  {
	  	tcp_http_mt(i, gDATABUF, 502);
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 80017ba:	4905      	ldr	r1, [pc, #20]	; (80017d0 <StartEthernet+0x48>)
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe ff47 	bl	8000650 <tcp_http_mt>
	  for(i=0;i<4;i++)
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	3301      	adds	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	2b03      	cmp	r3, #3
 80017cc:	d9f2      	bls.n	80017b4 <StartEthernet+0x2c>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 80017ce:	e7df      	b.n	8001790 <StartEthernet+0x8>
 80017d0:	20001c2c 	.word	0x20001c2c

080017d4 <StartReadInput1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput1 */
void StartReadInput1(void *argument)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput1 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[0] = HAL_GPIO_ReadPin(OUT1_OP1_GPIO_Port, OUT1_OP1_Pin);
 80017dc:	2108      	movs	r1, #8
 80017de:	4811      	ldr	r0, [pc, #68]	; (8001824 <StartReadInput1+0x50>)
 80017e0:	f001 ffdc 	bl	800379c <HAL_GPIO_ReadPin>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <StartReadInput1+0x54>)
 80017ea:	701a      	strb	r2, [r3, #0]
	  inputs[1] = HAL_GPIO_ReadPin(OUT1_OP2_GPIO_Port, OUT1_OP2_Pin);
 80017ec:	2104      	movs	r1, #4
 80017ee:	480d      	ldr	r0, [pc, #52]	; (8001824 <StartReadInput1+0x50>)
 80017f0:	f001 ffd4 	bl	800379c <HAL_GPIO_ReadPin>
 80017f4:	4603      	mov	r3, r0
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <StartReadInput1+0x54>)
 80017fa:	705a      	strb	r2, [r3, #1]
	  inputs[2] = HAL_GPIO_ReadPin(OUT1_OP3_GPIO_Port, OUT1_OP3_Pin);
 80017fc:	2102      	movs	r1, #2
 80017fe:	4809      	ldr	r0, [pc, #36]	; (8001824 <StartReadInput1+0x50>)
 8001800:	f001 ffcc 	bl	800379c <HAL_GPIO_ReadPin>
 8001804:	4603      	mov	r3, r0
 8001806:	461a      	mov	r2, r3
 8001808:	4b07      	ldr	r3, [pc, #28]	; (8001828 <StartReadInput1+0x54>)
 800180a:	709a      	strb	r2, [r3, #2]
	  inputs[3] = HAL_GPIO_ReadPin(OUT1_OP4_GPIO_Port, OUT1_OP4_Pin);
 800180c:	2101      	movs	r1, #1
 800180e:	4805      	ldr	r0, [pc, #20]	; (8001824 <StartReadInput1+0x50>)
 8001810:	f001 ffc4 	bl	800379c <HAL_GPIO_ReadPin>
 8001814:	4603      	mov	r3, r0
 8001816:	461a      	mov	r2, r3
 8001818:	4b03      	ldr	r3, [pc, #12]	; (8001828 <StartReadInput1+0x54>)
 800181a:	70da      	strb	r2, [r3, #3]
    osDelay(1);
 800181c:	2001      	movs	r0, #1
 800181e:	f003 fb97 	bl	8004f50 <osDelay>
	  inputs[0] = HAL_GPIO_ReadPin(OUT1_OP1_GPIO_Port, OUT1_OP1_Pin);
 8001822:	e7db      	b.n	80017dc <StartReadInput1+0x8>
 8001824:	40010800 	.word	0x40010800
 8001828:	20000068 	.word	0x20000068

0800182c <StartReadInput2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput2 */
void StartReadInput2(void *argument)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput2 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[4] = HAL_GPIO_ReadPin(OUT1_OP5_GPIO_Port, OUT1_OP5_Pin);
 8001834:	2180      	movs	r1, #128	; 0x80
 8001836:	4811      	ldr	r0, [pc, #68]	; (800187c <StartReadInput2+0x50>)
 8001838:	f001 ffb0 	bl	800379c <HAL_GPIO_ReadPin>
 800183c:	4603      	mov	r3, r0
 800183e:	461a      	mov	r2, r3
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <StartReadInput2+0x54>)
 8001842:	711a      	strb	r2, [r3, #4]
	  inputs[5] = HAL_GPIO_ReadPin(OUT1_OP6_GPIO_Port, OUT1_OP6_Pin);
 8001844:	2140      	movs	r1, #64	; 0x40
 8001846:	480d      	ldr	r0, [pc, #52]	; (800187c <StartReadInput2+0x50>)
 8001848:	f001 ffa8 	bl	800379c <HAL_GPIO_ReadPin>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <StartReadInput2+0x54>)
 8001852:	715a      	strb	r2, [r3, #5]
	  inputs[6] = HAL_GPIO_ReadPin(OUT1_OP7_GPIO_Port, OUT1_OP7_Pin);
 8001854:	2120      	movs	r1, #32
 8001856:	4809      	ldr	r0, [pc, #36]	; (800187c <StartReadInput2+0x50>)
 8001858:	f001 ffa0 	bl	800379c <HAL_GPIO_ReadPin>
 800185c:	4603      	mov	r3, r0
 800185e:	461a      	mov	r2, r3
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <StartReadInput2+0x54>)
 8001862:	719a      	strb	r2, [r3, #6]
	  inputs[7] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP8_Pin);
 8001864:	2110      	movs	r1, #16
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <StartReadInput2+0x50>)
 8001868:	f001 ff98 	bl	800379c <HAL_GPIO_ReadPin>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	4b03      	ldr	r3, [pc, #12]	; (8001880 <StartReadInput2+0x54>)
 8001872:	71da      	strb	r2, [r3, #7]
    osDelay(1);
 8001874:	2001      	movs	r0, #1
 8001876:	f003 fb6b 	bl	8004f50 <osDelay>
	  inputs[4] = HAL_GPIO_ReadPin(OUT1_OP5_GPIO_Port, OUT1_OP5_Pin);
 800187a:	e7db      	b.n	8001834 <StartReadInput2+0x8>
 800187c:	40010800 	.word	0x40010800
 8001880:	20000068 	.word	0x20000068

08001884 <StartReadInput3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput3 */
void StartReadInput3(void *argument)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput3 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[8] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP9_Pin);
 800188c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001890:	4811      	ldr	r0, [pc, #68]	; (80018d8 <StartReadInput3+0x54>)
 8001892:	f001 ff83 	bl	800379c <HAL_GPIO_ReadPin>
 8001896:	4603      	mov	r3, r0
 8001898:	461a      	mov	r2, r3
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <StartReadInput3+0x58>)
 800189c:	721a      	strb	r2, [r3, #8]
	  inputs[9] = HAL_GPIO_ReadPin(OUT1_OP9_GPIO_Port, OUT1_OP10_Pin);
 800189e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018a2:	480f      	ldr	r0, [pc, #60]	; (80018e0 <StartReadInput3+0x5c>)
 80018a4:	f001 ff7a 	bl	800379c <HAL_GPIO_ReadPin>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <StartReadInput3+0x58>)
 80018ae:	725a      	strb	r2, [r3, #9]
	  inputs[10] = HAL_GPIO_ReadPin(OUT1_OP10_GPIO_Port, OUT1_OP11_Pin);
 80018b0:	2104      	movs	r1, #4
 80018b2:	480b      	ldr	r0, [pc, #44]	; (80018e0 <StartReadInput3+0x5c>)
 80018b4:	f001 ff72 	bl	800379c <HAL_GPIO_ReadPin>
 80018b8:	4603      	mov	r3, r0
 80018ba:	461a      	mov	r2, r3
 80018bc:	4b07      	ldr	r3, [pc, #28]	; (80018dc <StartReadInput3+0x58>)
 80018be:	729a      	strb	r2, [r3, #10]
	  inputs[11] = HAL_GPIO_ReadPin(OUT1_OP11_GPIO_Port, OUT1_OP12_Pin);
 80018c0:	2102      	movs	r1, #2
 80018c2:	4808      	ldr	r0, [pc, #32]	; (80018e4 <StartReadInput3+0x60>)
 80018c4:	f001 ff6a 	bl	800379c <HAL_GPIO_ReadPin>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461a      	mov	r2, r3
 80018cc:	4b03      	ldr	r3, [pc, #12]	; (80018dc <StartReadInput3+0x58>)
 80018ce:	72da      	strb	r2, [r3, #11]
    osDelay(1);
 80018d0:	2001      	movs	r0, #1
 80018d2:	f003 fb3d 	bl	8004f50 <osDelay>
	  inputs[8] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP9_Pin);
 80018d6:	e7d9      	b.n	800188c <StartReadInput3+0x8>
 80018d8:	40010800 	.word	0x40010800
 80018dc:	20000068 	.word	0x20000068
 80018e0:	40011000 	.word	0x40011000
 80018e4:	40010c00 	.word	0x40010c00

080018e8 <StartReadInput4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput4 */
void StartReadInput4(void *argument)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput4 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[12] = HAL_GPIO_ReadPin(OUT1_OP13_GPIO_Port, OUT1_OP13_Pin);
 80018f0:	2140      	movs	r1, #64	; 0x40
 80018f2:	4811      	ldr	r0, [pc, #68]	; (8001938 <StartReadInput4+0x50>)
 80018f4:	f001 ff52 	bl	800379c <HAL_GPIO_ReadPin>
 80018f8:	4603      	mov	r3, r0
 80018fa:	461a      	mov	r2, r3
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <StartReadInput4+0x54>)
 80018fe:	731a      	strb	r2, [r3, #12]
	  inputs[13] = HAL_GPIO_ReadPin(OUT1_OP14_GPIO_Port, OUT1_OP14_Pin);
 8001900:	2120      	movs	r1, #32
 8001902:	480d      	ldr	r0, [pc, #52]	; (8001938 <StartReadInput4+0x50>)
 8001904:	f001 ff4a 	bl	800379c <HAL_GPIO_ReadPin>
 8001908:	4603      	mov	r3, r0
 800190a:	461a      	mov	r2, r3
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <StartReadInput4+0x54>)
 800190e:	735a      	strb	r2, [r3, #13]
	  inputs[14] = HAL_GPIO_ReadPin(OUT1_OP15_GPIO_Port, OUT1_OP15_Pin);
 8001910:	2108      	movs	r1, #8
 8001912:	4809      	ldr	r0, [pc, #36]	; (8001938 <StartReadInput4+0x50>)
 8001914:	f001 ff42 	bl	800379c <HAL_GPIO_ReadPin>
 8001918:	4603      	mov	r3, r0
 800191a:	461a      	mov	r2, r3
 800191c:	4b07      	ldr	r3, [pc, #28]	; (800193c <StartReadInput4+0x54>)
 800191e:	739a      	strb	r2, [r3, #14]
	  inputs[15] = HAL_GPIO_ReadPin(OUT1_OP16_GPIO_Port, OUT1_OP16_Pin);
 8001920:	2110      	movs	r1, #16
 8001922:	4805      	ldr	r0, [pc, #20]	; (8001938 <StartReadInput4+0x50>)
 8001924:	f001 ff3a 	bl	800379c <HAL_GPIO_ReadPin>
 8001928:	4603      	mov	r3, r0
 800192a:	461a      	mov	r2, r3
 800192c:	4b03      	ldr	r3, [pc, #12]	; (800193c <StartReadInput4+0x54>)
 800192e:	73da      	strb	r2, [r3, #15]
    osDelay(1);
 8001930:	2001      	movs	r0, #1
 8001932:	f003 fb0d 	bl	8004f50 <osDelay>
	  inputs[12] = HAL_GPIO_ReadPin(OUT1_OP13_GPIO_Port, OUT1_OP13_Pin);
 8001936:	e7db      	b.n	80018f0 <StartReadInput4+0x8>
 8001938:	40010c00 	.word	0x40010c00
 800193c:	20000068 	.word	0x20000068

08001940 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a04      	ldr	r2, [pc, #16]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d101      	bne.n	8001956 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001952:	f001 fccd 	bl	80032f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40012c00 	.word	0x40012c00

08001964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001976:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <HAL_MspInit+0x68>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	4a17      	ldr	r2, [pc, #92]	; (80019d8 <HAL_MspInit+0x68>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6193      	str	r3, [r2, #24]
 8001982:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <HAL_MspInit+0x68>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <HAL_MspInit+0x68>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	4a11      	ldr	r2, [pc, #68]	; (80019d8 <HAL_MspInit+0x68>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001998:	61d3      	str	r3, [r2, #28]
 800199a:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <HAL_MspInit+0x68>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	210f      	movs	r1, #15
 80019aa:	f06f 0001 	mvn.w	r0, #1
 80019ae:	f001 fd70 	bl	8003492 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019b2:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <HAL_MspInit+0x6c>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	4a04      	ldr	r2, [pc, #16]	; (80019dc <HAL_MspInit+0x6c>)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010000 	.word	0x40010000

080019e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0310 	add.w	r3, r7, #16
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a16      	ldr	r2, [pc, #88]	; (8001a54 <HAL_I2C_MspInit+0x74>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d124      	bne.n	8001a4a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a00:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <HAL_I2C_MspInit+0x78>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	4a14      	ldr	r2, [pc, #80]	; (8001a58 <HAL_I2C_MspInit+0x78>)
 8001a06:	f043 0308 	orr.w	r3, r3, #8
 8001a0a:	6193      	str	r3, [r2, #24]
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <HAL_I2C_MspInit+0x78>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	f003 0308 	and.w	r3, r3, #8
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a18:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a1e:	2312      	movs	r3, #18
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a26:	f107 0310 	add.w	r3, r7, #16
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	480b      	ldr	r0, [pc, #44]	; (8001a5c <HAL_I2C_MspInit+0x7c>)
 8001a2e:	f001 fd5b 	bl	80034e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <HAL_I2C_MspInit+0x78>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a08      	ldr	r2, [pc, #32]	; (8001a58 <HAL_I2C_MspInit+0x78>)
 8001a38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a3c:	61d3      	str	r3, [r2, #28]
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <HAL_I2C_MspInit+0x78>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3720      	adds	r7, #32
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40005800 	.word	0x40005800
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	40010c00 	.word	0x40010c00

08001a60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b088      	sub	sp, #32
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 0310 	add.w	r3, r7, #16
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a1c      	ldr	r2, [pc, #112]	; (8001aec <HAL_SPI_MspInit+0x8c>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d131      	bne.n	8001ae4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a80:	4b1b      	ldr	r3, [pc, #108]	; (8001af0 <HAL_SPI_MspInit+0x90>)
 8001a82:	69db      	ldr	r3, [r3, #28]
 8001a84:	4a1a      	ldr	r2, [pc, #104]	; (8001af0 <HAL_SPI_MspInit+0x90>)
 8001a86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a8a:	61d3      	str	r3, [r2, #28]
 8001a8c:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <HAL_SPI_MspInit+0x90>)
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a98:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <HAL_SPI_MspInit+0x90>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	4a14      	ldr	r2, [pc, #80]	; (8001af0 <HAL_SPI_MspInit+0x90>)
 8001a9e:	f043 0308 	orr.w	r3, r3, #8
 8001aa2:	6193      	str	r3, [r2, #24]
 8001aa4:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <HAL_SPI_MspInit+0x90>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	f003 0308 	and.w	r3, r3, #8
 8001aac:	60bb      	str	r3, [r7, #8]
 8001aae:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MOSI_Pin;
 8001ab0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001ab4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aba:	2303      	movs	r3, #3
 8001abc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001abe:	f107 0310 	add.w	r3, r7, #16
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	480b      	ldr	r0, [pc, #44]	; (8001af4 <HAL_SPI_MspInit+0x94>)
 8001ac6:	f001 fd0f 	bl	80034e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MISO_Pin;
 8001aca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ace:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8001ad8:	f107 0310 	add.w	r3, r7, #16
 8001adc:	4619      	mov	r1, r3
 8001ade:	4805      	ldr	r0, [pc, #20]	; (8001af4 <HAL_SPI_MspInit+0x94>)
 8001ae0:	f001 fd02 	bl	80034e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001ae4:	bf00      	nop
 8001ae6:	3720      	adds	r7, #32
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40003800 	.word	0x40003800
 8001af0:	40021000 	.word	0x40021000
 8001af4:	40010c00 	.word	0x40010c00

08001af8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08c      	sub	sp, #48	; 0x30
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	2019      	movs	r0, #25
 8001b0e:	f001 fcc0 	bl	8003492 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001b12:	2019      	movs	r0, #25
 8001b14:	f001 fcd9 	bl	80034ca <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b18:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <HAL_InitTick+0x9c>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	4a1d      	ldr	r2, [pc, #116]	; (8001b94 <HAL_InitTick+0x9c>)
 8001b1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b22:	6193      	str	r3, [r2, #24]
 8001b24:	4b1b      	ldr	r3, [pc, #108]	; (8001b94 <HAL_InitTick+0x9c>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b30:	f107 0210 	add.w	r2, r7, #16
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	4611      	mov	r1, r2
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f002 fb94 	bl	8004268 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b40:	f002 fb7e 	bl	8004240 <HAL_RCC_GetPCLK2Freq>
 8001b44:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b48:	4a13      	ldr	r2, [pc, #76]	; (8001b98 <HAL_InitTick+0xa0>)
 8001b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4e:	0c9b      	lsrs	r3, r3, #18
 8001b50:	3b01      	subs	r3, #1
 8001b52:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b54:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <HAL_InitTick+0xa4>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	; (8001ba0 <HAL_InitTick+0xa8>)
 8001b58:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001b5a:	4b10      	ldr	r3, [pc, #64]	; (8001b9c <HAL_InitTick+0xa4>)
 8001b5c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b60:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b62:	4a0e      	ldr	r2, [pc, #56]	; (8001b9c <HAL_InitTick+0xa4>)
 8001b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b66:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <HAL_InitTick+0xa4>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <HAL_InitTick+0xa4>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001b74:	4809      	ldr	r0, [pc, #36]	; (8001b9c <HAL_InitTick+0xa4>)
 8001b76:	f002 fe91 	bl	800489c <HAL_TIM_Base_Init>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d104      	bne.n	8001b8a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001b80:	4806      	ldr	r0, [pc, #24]	; (8001b9c <HAL_InitTick+0xa4>)
 8001b82:	f002 fee3 	bl	800494c <HAL_TIM_Base_Start_IT>
 8001b86:	4603      	mov	r3, r0
 8001b88:	e000      	b.n	8001b8c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3730      	adds	r7, #48	; 0x30
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40021000 	.word	0x40021000
 8001b98:	431bde83 	.word	0x431bde83
 8001b9c:	20002c58 	.word	0x20002c58
 8001ba0:	40012c00 	.word	0x40012c00

08001ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb4:	e7fe      	b.n	8001bb4 <HardFault_Handler+0x4>

08001bb6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bba:	e7fe      	b.n	8001bba <MemManage_Handler+0x4>

08001bbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <BusFault_Handler+0x4>

08001bc2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bc6:	e7fe      	b.n	8001bc6 <UsageFault_Handler+0x4>

08001bc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bd8:	4802      	ldr	r0, [pc, #8]	; (8001be4 <TIM1_UP_IRQHandler+0x10>)
 8001bda:	f002 ff09 	bl	80049f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20002c58 	.word	0x20002c58

08001be8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001bf4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001bf6:	e003      	b.n	8001c00 <LoopCopyDataInit>

08001bf8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001bfa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001bfc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001bfe:	3104      	adds	r1, #4

08001c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c00:	480a      	ldr	r0, [pc, #40]	; (8001c2c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c04:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c06:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c08:	d3f6      	bcc.n	8001bf8 <CopyDataInit>
  ldr r2, =_sbss
 8001c0a:	4a0a      	ldr	r2, [pc, #40]	; (8001c34 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c0c:	e002      	b.n	8001c14 <LoopFillZerobss>

08001c0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c0e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c10:	f842 3b04 	str.w	r3, [r2], #4

08001c14 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c14:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c16:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c18:	d3f9      	bcc.n	8001c0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c1a:	f7ff ffe5 	bl	8001be8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c1e:	f005 fd1d 	bl	800765c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c22:	f7fe fa9d 	bl	8000160 <main>
  bx lr
 8001c26:	4770      	bx	lr
  ldr r3, =_sidata
 8001c28:	08008618 	.word	0x08008618
  ldr r0, =_sdata
 8001c2c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c30:	2000004c 	.word	0x2000004c
  ldr r2, =_sbss
 8001c34:	2000004c 	.word	0x2000004c
  ldr r3, = _ebss
 8001c38:	20002ce4 	.word	0x20002ce4

08001c3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c3c:	e7fe      	b.n	8001c3c <ADC1_2_IRQHandler>
	...

08001c40 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8001c40:	b590      	push	{r4, r7, lr}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4604      	mov	r4, r0
 8001c48:	4608      	mov	r0, r1
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4623      	mov	r3, r4
 8001c50:	71fb      	strb	r3, [r7, #7]
 8001c52:	4603      	mov	r3, r0
 8001c54:	71bb      	strb	r3, [r7, #6]
 8001c56:	460b      	mov	r3, r1
 8001c58:	80bb      	strh	r3, [r7, #4]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	2b08      	cmp	r3, #8
 8001c62:	d902      	bls.n	8001c6a <socket+0x2a>
 8001c64:	f04f 33ff 	mov.w	r3, #4294967295
 8001c68:	e0d3      	b.n	8001e12 <socket+0x1d2>
	switch(protocol)
 8001c6a:	79bb      	ldrb	r3, [r7, #6]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	db03      	blt.n	8001c78 <socket+0x38>
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	dd04      	ble.n	8001c7e <socket+0x3e>
 8001c74:	2b04      	cmp	r3, #4
 8001c76:	d002      	beq.n	8001c7e <socket+0x3e>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8001c78:	f06f 0304 	mvn.w	r3, #4
 8001c7c:	e0c9      	b.n	8001e12 <socket+0x1d2>
         break;
 8001c7e:	bf00      	nop
	}
	if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
 8001c80:	78fb      	ldrb	r3, [r7, #3]
 8001c82:	f003 0306 	and.w	r3, r3, #6
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d002      	beq.n	8001c90 <socket+0x50>
 8001c8a:	f06f 0305 	mvn.w	r3, #5
 8001c8e:	e0c0      	b.n	8001e12 <socket+0x1d2>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif

	if(flag != 0)
 8001c90:	78fb      	ldrb	r3, [r7, #3]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d025      	beq.n	8001ce2 <socket+0xa2>
	{
   	switch(protocol)
 8001c96:	79bb      	ldrb	r3, [r7, #6]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d002      	beq.n	8001ca2 <socket+0x62>
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d008      	beq.n	8001cb2 <socket+0x72>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001ca0:	e024      	b.n	8001cec <socket+0xac>
   	      if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001ca2:	78fb      	ldrb	r3, [r7, #3]
 8001ca4:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d11c      	bne.n	8001ce6 <socket+0xa6>
 8001cac:	f06f 0305 	mvn.w	r3, #5
 8001cb0:	e0af      	b.n	8001e12 <socket+0x1d2>
   	      if(flag & SF_IGMP_VER2)
 8001cb2:	78fb      	ldrb	r3, [r7, #3]
 8001cb4:	f003 0320 	and.w	r3, r3, #32
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d006      	beq.n	8001cca <socket+0x8a>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001cbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	db02      	blt.n	8001cca <socket+0x8a>
 8001cc4:	f06f 0305 	mvn.w	r3, #5
 8001cc8:	e0a3      	b.n	8001e12 <socket+0x1d2>
      	      if(flag & SF_UNI_BLOCK)
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	f003 0310 	and.w	r3, r3, #16
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00a      	beq.n	8001cea <socket+0xaa>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001cd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	db06      	blt.n	8001cea <socket+0xaa>
 8001cdc:	f06f 0305 	mvn.w	r3, #5
 8001ce0:	e097      	b.n	8001e12 <socket+0x1d2>
   	}
   }
 8001ce2:	bf00      	nop
 8001ce4:	e002      	b.n	8001cec <socket+0xac>
   	      break;
 8001ce6:	bf00      	nop
 8001ce8:	e000      	b.n	8001cec <socket+0xac>
   	      break;
 8001cea:	bf00      	nop
	close(sn);
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f89e 	bl	8001e30 <close>
	setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d02:	f023 030f 	bic.w	r3, r3, #15
 8001d06:	b25a      	sxtb	r2, r3
 8001d08:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	b25b      	sxtb	r3, r3
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	4619      	mov	r1, r3
 8001d14:	f000 fba4 	bl	8002460 <WIZCHIP_WRITE>
	if(!port)
 8001d18:	88bb      	ldrh	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d110      	bne.n	8001d40 <socket+0x100>
	{
	   port = sock_any_port++;
 8001d1e:	4b3f      	ldr	r3, [pc, #252]	; (8001e1c <socket+0x1dc>)
 8001d20:	881b      	ldrh	r3, [r3, #0]
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	b291      	uxth	r1, r2
 8001d26:	4a3d      	ldr	r2, [pc, #244]	; (8001e1c <socket+0x1dc>)
 8001d28:	8011      	strh	r1, [r2, #0]
 8001d2a:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001d2c:	4b3b      	ldr	r3, [pc, #236]	; (8001e1c <socket+0x1dc>)
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d103      	bne.n	8001d40 <socket+0x100>
 8001d38:	4b38      	ldr	r3, [pc, #224]	; (8001e1c <socket+0x1dc>)
 8001d3a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001d3e:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	3301      	adds	r3, #1
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	88bb      	ldrh	r3, [r7, #4]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	4619      	mov	r1, r3
 8001d58:	4610      	mov	r0, r2
 8001d5a:	f000 fb81 	bl	8002460 <WIZCHIP_WRITE>
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	3301      	adds	r3, #1
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	88bb      	ldrh	r3, [r7, #4]
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	4619      	mov	r1, r3
 8001d72:	4610      	mov	r0, r2
 8001d74:	f000 fb74 	bl	8002460 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001d84:	2101      	movs	r1, #1
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 fb6a 	bl	8002460 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001d8c:	bf00      	nop
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	3301      	adds	r3, #1
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 fb30 	bl	8002400 <WIZCHIP_READ>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f3      	bne.n	8001d8e <socket+0x14e>
   sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 8001da6:	78fb      	ldrb	r3, [r7, #3]
 8001da8:	f003 0201 	and.w	r2, r3, #1
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	b21a      	sxth	r2, r3
 8001db4:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <socket+0x1e0>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	4b17      	ldr	r3, [pc, #92]	; (8001e20 <socket+0x1e0>)
 8001dc2:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	4b14      	ldr	r3, [pc, #80]	; (8001e24 <socket+0x1e4>)
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4013      	ands	r3, r2
 8001dda:	b21b      	sxth	r3, r3
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <socket+0x1e4>)
 8001de0:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	4a10      	ldr	r2, [pc, #64]	; (8001e28 <socket+0x1e8>)
 8001de6:	2100      	movs	r1, #0
 8001de8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_pack_info[sn] = 0;
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	4a0f      	ldr	r2, [pc, #60]	; (8001e2c <socket+0x1ec>)
 8001df0:	2100      	movs	r1, #0
 8001df2:	54d1      	strb	r1, [r2, r3]
   while(getSn_SR(sn) == SOCK_CLOSED);
 8001df4:	bf00      	nop
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 fafc 	bl	8002400 <WIZCHIP_READ>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f3      	beq.n	8001df6 <socket+0x1b6>
   return (int8_t)sn;
 8001e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd90      	pop	{r4, r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	2000001c 	.word	0x2000001c
 8001e20:	20000078 	.word	0x20000078
 8001e24:	2000007a 	.word	0x2000007a
 8001e28:	2000007c 	.word	0x2000007c
 8001e2c:	2000008c 	.word	0x2000008c

08001e30 <close>:

int8_t close(uint8_t sn)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d902      	bls.n	8001e46 <close+0x16>
 8001e40:	f04f 33ff 	mov.w	r3, #4294967295
 8001e44:	e046      	b.n	8001ed4 <close+0xa4>

	setSn_CR(sn,Sn_CR_CLOSE);
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	00db      	lsls	r3, r3, #3
 8001e4e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001e52:	2110      	movs	r1, #16
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 fb03 	bl	8002460 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8001e5a:	bf00      	nop
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	3301      	adds	r3, #1
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 fac9 	bl	8002400 <WIZCHIP_READ>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1f3      	bne.n	8001e5c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	3301      	adds	r3, #1
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001e80:	211f      	movs	r1, #31
 8001e82:	4618      	mov	r0, r3
 8001e84:	f000 faec 	bl	8002460 <WIZCHIP_WRITE>
	sock_is_sending &= ~(1<<sn);
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	b21b      	sxth	r3, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	b21a      	sxth	r2, r3
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <close+0xac>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	b21b      	sxth	r3, r3
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <close+0xac>)
 8001ea4:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	4a0d      	ldr	r2, [pc, #52]	; (8001ee0 <close+0xb0>)
 8001eaa:	2100      	movs	r1, #0
 8001eac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	4a0c      	ldr	r2, [pc, #48]	; (8001ee4 <close+0xb4>)
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8001eb8:	bf00      	nop
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 fa9a 	bl	8002400 <WIZCHIP_READ>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f3      	bne.n	8001eba <close+0x8a>
	return SOCK_OK;
 8001ed2:	2301      	movs	r3, #1
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	2000007a 	.word	0x2000007a
 8001ee0:	2000007c 	.word	0x2000007c
 8001ee4:	2000008c 	.word	0x2000008c

08001ee8 <listen>:

int8_t listen(uint8_t sn)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	2b08      	cmp	r3, #8
 8001ef6:	d902      	bls.n	8001efe <listen+0x16>
 8001ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8001efc:	e055      	b.n	8001faa <listen+0xc2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	3301      	adds	r3, #1
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 fa7a 	bl	8002400 <WIZCHIP_READ>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d002      	beq.n	8001f1c <listen+0x34>
 8001f16:	f06f 0304 	mvn.w	r3, #4
 8001f1a:	e046      	b.n	8001faa <listen+0xc2>
	CHECK_SOCKINIT();
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	3301      	adds	r3, #1
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 fa69 	bl	8002400 <WIZCHIP_READ>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b13      	cmp	r3, #19
 8001f32:	d002      	beq.n	8001f3a <listen+0x52>
 8001f34:	f06f 0302 	mvn.w	r3, #2
 8001f38:	e037      	b.n	8001faa <listen+0xc2>
	setSn_CR(sn,Sn_CR_LISTEN);
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	3301      	adds	r3, #1
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001f46:	2102      	movs	r1, #2
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 fa89 	bl	8002460 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8001f4e:	bf00      	nop
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	3301      	adds	r3, #1
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fa4f 	bl	8002400 <WIZCHIP_READ>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f3      	bne.n	8001f50 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8001f68:	e012      	b.n	8001f90 <listen+0xa8>
   {
      if(getSn_CR(sn) == SOCK_CLOSED)
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	3301      	adds	r3, #1
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 fa42 	bl	8002400 <WIZCHIP_READ>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d106      	bne.n	8001f90 <listen+0xa8>
      {
         close(sn);
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff53 	bl	8001e30 <close>
         return SOCKERR_SOCKCLOSED;
 8001f8a:	f06f 0303 	mvn.w	r3, #3
 8001f8e:	e00c      	b.n	8001faa <listen+0xc2>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	3301      	adds	r3, #1
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f000 fa2f 	bl	8002400 <WIZCHIP_READ>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b14      	cmp	r3, #20
 8001fa6:	d1e0      	bne.n	8001f6a <listen+0x82>
      }
   }
   return SOCK_OK;
 8001fa8:	2301      	movs	r3, #1
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
	...

08001fb4 <disconnect>:

   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d902      	bls.n	8001fca <disconnect+0x16>
 8001fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc8:	e062      	b.n	8002090 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	3301      	adds	r3, #1
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f000 fa14 	bl	8002400 <WIZCHIP_READ>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d002      	beq.n	8001fe8 <disconnect+0x34>
 8001fe2:	f06f 0304 	mvn.w	r3, #4
 8001fe6:	e053      	b.n	8002090 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	3301      	adds	r3, #1
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001ff4:	2108      	movs	r1, #8
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 fa32 	bl	8002460 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8001ffc:	bf00      	nop
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	3301      	adds	r3, #1
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800200a:	4618      	mov	r0, r3
 800200c:	f000 f9f8 	bl	8002400 <WIZCHIP_READ>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d1f3      	bne.n	8001ffe <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2201      	movs	r2, #1
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	b21b      	sxth	r3, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	b21a      	sxth	r2, r3
 8002024:	4b1c      	ldr	r3, [pc, #112]	; (8002098 <disconnect+0xe4>)
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	b21b      	sxth	r3, r3
 800202a:	4013      	ands	r3, r2
 800202c:	b21b      	sxth	r3, r3
 800202e:	b29a      	uxth	r2, r3
 8002030:	4b19      	ldr	r3, [pc, #100]	; (8002098 <disconnect+0xe4>)
 8002032:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8002034:	4b19      	ldr	r3, [pc, #100]	; (800209c <disconnect+0xe8>)
 8002036:	881b      	ldrh	r3, [r3, #0]
 8002038:	461a      	mov	r2, r3
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	fa42 f303 	asr.w	r3, r2, r3
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b00      	cmp	r3, #0
 8002046:	d016      	beq.n	8002076 <disconnect+0xc2>
 8002048:	2300      	movs	r3, #0
 800204a:	e021      	b.n	8002090 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	3301      	adds	r3, #1
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002058:	4618      	mov	r0, r3
 800205a:	f000 f9d1 	bl	8002400 <WIZCHIP_READ>
 800205e:	4603      	mov	r3, r0
 8002060:	f003 0308 	and.w	r3, r3, #8
 8002064:	2b00      	cmp	r3, #0
 8002066:	d006      	beq.n	8002076 <disconnect+0xc2>
	   {
	      close(sn);
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff fee0 	bl	8001e30 <close>
	      return SOCKERR_TIMEOUT;
 8002070:	f06f 030c 	mvn.w	r3, #12
 8002074:	e00c      	b.n	8002090 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	3301      	adds	r3, #1
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002082:	4618      	mov	r0, r3
 8002084:	f000 f9bc 	bl	8002400 <WIZCHIP_READ>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1de      	bne.n	800204c <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 800208e:	2301      	movs	r3, #1
}
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	2000007a 	.word	0x2000007a
 800209c:	20000078 	.word	0x20000078

080020a0 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	6039      	str	r1, [r7, #0]
 80020aa:	71fb      	strb	r3, [r7, #7]
 80020ac:	4613      	mov	r3, r2
 80020ae:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	81bb      	strh	r3, [r7, #12]

   CHECK_SOCKNUM();
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	2b08      	cmp	r3, #8
 80020bc:	d902      	bls.n	80020c4 <send+0x24>
 80020be:	f04f 33ff 	mov.w	r3, #4294967295
 80020c2:	e0de      	b.n	8002282 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	3301      	adds	r3, #1
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	4618      	mov	r0, r3
 80020ce:	f000 f997 	bl	8002400 <WIZCHIP_READ>
 80020d2:	4603      	mov	r3, r0
 80020d4:	f003 030f 	and.w	r3, r3, #15
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d002      	beq.n	80020e2 <send+0x42>
 80020dc:	f06f 0304 	mvn.w	r3, #4
 80020e0:	e0cf      	b.n	8002282 <send+0x1e2>
   CHECK_SOCKDATA();
 80020e2:	88bb      	ldrh	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d102      	bne.n	80020ee <send+0x4e>
 80020e8:	f06f 030d 	mvn.w	r3, #13
 80020ec:	e0c9      	b.n	8002282 <send+0x1e2>
   tmp = getSn_SR(sn);
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	3301      	adds	r3, #1
 80020f4:	00db      	lsls	r3, r3, #3
 80020f6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 f980 	bl	8002400 <WIZCHIP_READ>
 8002100:	4603      	mov	r3, r0
 8002102:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8002104:	7bfb      	ldrb	r3, [r7, #15]
 8002106:	2b17      	cmp	r3, #23
 8002108:	d005      	beq.n	8002116 <send+0x76>
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	2b1c      	cmp	r3, #28
 800210e:	d002      	beq.n	8002116 <send+0x76>
 8002110:	f06f 0306 	mvn.w	r3, #6
 8002114:	e0b5      	b.n	8002282 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8002116:	4b5d      	ldr	r3, [pc, #372]	; (800228c <send+0x1ec>)
 8002118:	881b      	ldrh	r3, [r3, #0]
 800211a:	461a      	mov	r2, r3
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	fa42 f303 	asr.w	r3, r2, r3
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d039      	beq.n	800219e <send+0xfe>
   {
      tmp = getSn_IR(sn);
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	3301      	adds	r3, #1
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002136:	4618      	mov	r0, r3
 8002138:	f000 f962 	bl	8002400 <WIZCHIP_READ>
 800213c:	4603      	mov	r3, r0
 800213e:	f003 031f 	and.w	r3, r3, #31
 8002142:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8002144:	7bfb      	ldrb	r3, [r7, #15]
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	2b00      	cmp	r3, #0
 800214c:	d019      	beq.n	8002182 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800214e:	79fb      	ldrb	r3, [r7, #7]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	3301      	adds	r3, #1
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800215a:	2110      	movs	r1, #16
 800215c:	4618      	mov	r0, r3
 800215e:	f000 f97f 	bl	8002460 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCKERR_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	2201      	movs	r2, #1
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	b21b      	sxth	r3, r3
 800216c:	43db      	mvns	r3, r3
 800216e:	b21a      	sxth	r2, r3
 8002170:	4b46      	ldr	r3, [pc, #280]	; (800228c <send+0x1ec>)
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	b21b      	sxth	r3, r3
 8002176:	4013      	ands	r3, r2
 8002178:	b21b      	sxth	r3, r3
 800217a:	b29a      	uxth	r2, r3
 800217c:	4b43      	ldr	r3, [pc, #268]	; (800228c <send+0x1ec>)
 800217e:	801a      	strh	r2, [r3, #0]
 8002180:	e00d      	b.n	800219e <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	f003 0308 	and.w	r3, r3, #8
 8002188:	2b00      	cmp	r3, #0
 800218a:	d006      	beq.n	800219a <send+0xfa>
      {
         close(sn);
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff fe4e 	bl	8001e30 <close>
         return SOCKERR_TIMEOUT;
 8002194:	f06f 030c 	mvn.w	r3, #12
 8002198:	e073      	b.n	8002282 <send+0x1e2>
      }
      else return SOCK_BUSY;
 800219a:	2300      	movs	r3, #0
 800219c:	e071      	b.n	8002282 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	3301      	adds	r3, #1
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 f928 	bl	8002400 <WIZCHIP_READ>
 80021b0:	4603      	mov	r3, r0
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	029b      	lsls	r3, r3, #10
 80021b6:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80021b8:	88ba      	ldrh	r2, [r7, #4]
 80021ba:	89bb      	ldrh	r3, [r7, #12]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d901      	bls.n	80021c4 <send+0x124>
 80021c0:	89bb      	ldrh	r3, [r7, #12]
 80021c2:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 fa0c 	bl	80025e4 <getSn_TX_FSR>
 80021cc:	4603      	mov	r3, r0
 80021ce:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	3301      	adds	r3, #1
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 f90f 	bl	8002400 <WIZCHIP_READ>
 80021e2:	4603      	mov	r3, r0
 80021e4:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	2b17      	cmp	r3, #23
 80021ea:	d009      	beq.n	8002200 <send+0x160>
 80021ec:	7bfb      	ldrb	r3, [r7, #15]
 80021ee:	2b1c      	cmp	r3, #28
 80021f0:	d006      	beq.n	8002200 <send+0x160>
      {
         close(sn);
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff fe1b 	bl	8001e30 <close>
         return SOCKERR_SOCKSTATUS;
 80021fa:	f06f 0306 	mvn.w	r3, #6
 80021fe:	e040      	b.n	8002282 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8002200:	4b23      	ldr	r3, [pc, #140]	; (8002290 <send+0x1f0>)
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	461a      	mov	r2, r3
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	fa42 f303 	asr.w	r3, r2, r3
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b00      	cmp	r3, #0
 8002212:	d005      	beq.n	8002220 <send+0x180>
 8002214:	88ba      	ldrh	r2, [r7, #4]
 8002216:	89bb      	ldrh	r3, [r7, #12]
 8002218:	429a      	cmp	r2, r3
 800221a:	d901      	bls.n	8002220 <send+0x180>
 800221c:	2300      	movs	r3, #0
 800221e:	e030      	b.n	8002282 <send+0x1e2>
      if(len <= freesize) break;
 8002220:	88ba      	ldrh	r2, [r7, #4]
 8002222:	89bb      	ldrh	r3, [r7, #12]
 8002224:	429a      	cmp	r2, r3
 8002226:	d900      	bls.n	800222a <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8002228:	e7cc      	b.n	80021c4 <send+0x124>
      if(len <= freesize) break;
 800222a:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 800222c:	88ba      	ldrh	r2, [r7, #4]
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fa6c 	bl	8002710 <wiz_send_data>
   #if _WIZCHIP_ == 5200
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
   #endif
   setSn_CR(sn,Sn_CR_SEND);
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	3301      	adds	r3, #1
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002244:	2120      	movs	r1, #32
 8002246:	4618      	mov	r0, r3
 8002248:	f000 f90a 	bl	8002460 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 800224c:	bf00      	nop
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	3301      	adds	r3, #1
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800225a:	4618      	mov	r0, r3
 800225c:	f000 f8d0 	bl	8002400 <WIZCHIP_READ>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1f3      	bne.n	800224e <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	2201      	movs	r2, #1
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	b21a      	sxth	r2, r3
 8002270:	4b06      	ldr	r3, [pc, #24]	; (800228c <send+0x1ec>)
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	b21b      	sxth	r3, r3
 8002276:	4313      	orrs	r3, r2
 8002278:	b21b      	sxth	r3, r3
 800227a:	b29a      	uxth	r2, r3
 800227c:	4b03      	ldr	r3, [pc, #12]	; (800228c <send+0x1ec>)
 800227e:	801a      	strh	r2, [r3, #0]
   return len;
 8002280:	88bb      	ldrh	r3, [r7, #4]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	2000007a 	.word	0x2000007a
 8002290:	20000078 	.word	0x20000078

08002294 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002294:	b590      	push	{r4, r7, lr}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	6039      	str	r1, [r7, #0]
 800229e:	71fb      	strb	r3, [r7, #7]
 80022a0:	4613      	mov	r3, r2
 80022a2:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	81bb      	strh	r3, [r7, #12]
   CHECK_SOCKNUM();
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d902      	bls.n	80022b8 <recv+0x24>
 80022b2:	f04f 33ff 	mov.w	r3, #4294967295
 80022b6:	e09c      	b.n	80023f2 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	3301      	adds	r3, #1
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 f89d 	bl	8002400 <WIZCHIP_READ>
 80022c6:	4603      	mov	r3, r0
 80022c8:	f003 030f 	and.w	r3, r3, #15
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d002      	beq.n	80022d6 <recv+0x42>
 80022d0:	f06f 0304 	mvn.w	r3, #4
 80022d4:	e08d      	b.n	80023f2 <recv+0x15e>
   CHECK_SOCKDATA();
 80022d6:	88bb      	ldrh	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d102      	bne.n	80022e2 <recv+0x4e>
 80022dc:	f06f 030d 	mvn.w	r3, #13
 80022e0:	e087      	b.n	80023f2 <recv+0x15e>

   recvsize = getSn_RxMAX(sn);
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	3301      	adds	r3, #1
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 f886 	bl	8002400 <WIZCHIP_READ>
 80022f4:	4603      	mov	r3, r0
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	029b      	lsls	r3, r3, #10
 80022fa:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 80022fc:	89ba      	ldrh	r2, [r7, #12]
 80022fe:	88bb      	ldrh	r3, [r7, #4]
 8002300:	429a      	cmp	r2, r3
 8002302:	d201      	bcs.n	8002308 <recv+0x74>
 8002304:	89bb      	ldrh	r3, [r7, #12]
 8002306:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      recvsize = getSn_RX_RSR(sn);
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	4618      	mov	r0, r3
 800230c:	f000 f9b5 	bl	800267a <getSn_RX_RSR>
 8002310:	4603      	mov	r3, r0
 8002312:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	3301      	adds	r3, #1
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002320:	4618      	mov	r0, r3
 8002322:	f000 f86d 	bl	8002400 <WIZCHIP_READ>
 8002326:	4603      	mov	r3, r0
 8002328:	73fb      	strb	r3, [r7, #15]
      if (tmp != SOCK_ESTABLISHED)
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	2b17      	cmp	r3, #23
 800232e:	d026      	beq.n	800237e <recv+0xea>
      {
         if(tmp == SOCK_CLOSE_WAIT)
 8002330:	7bfb      	ldrb	r3, [r7, #15]
 8002332:	2b1c      	cmp	r3, #28
 8002334:	d11c      	bne.n	8002370 <recv+0xdc>
         {
            if(recvsize != 0) break;
 8002336:	89bb      	ldrh	r3, [r7, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d133      	bne.n	80023a4 <recv+0x110>
            else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f950 	bl	80025e4 <getSn_TX_FSR>
 8002344:	4603      	mov	r3, r0
 8002346:	461c      	mov	r4, r3
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	3301      	adds	r3, #1
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002354:	4618      	mov	r0, r3
 8002356:	f000 f853 	bl	8002400 <WIZCHIP_READ>
 800235a:	4603      	mov	r3, r0
 800235c:	029b      	lsls	r3, r3, #10
 800235e:	429c      	cmp	r4, r3
 8002360:	d10d      	bne.n	800237e <recv+0xea>
            {
               close(sn);
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fd63 	bl	8001e30 <close>
               return SOCKERR_SOCKSTATUS;
 800236a:	f06f 0306 	mvn.w	r3, #6
 800236e:	e040      	b.n	80023f2 <recv+0x15e>
            }
         }
         else
         {
            close(sn);
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff fd5c 	bl	8001e30 <close>
            return SOCKERR_SOCKSTATUS;
 8002378:	f06f 0306 	mvn.w	r3, #6
 800237c:	e039      	b.n	80023f2 <recv+0x15e>
         }
      }
      if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 800237e:	4b1f      	ldr	r3, [pc, #124]	; (80023fc <recv+0x168>)
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	461a      	mov	r2, r3
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	fa42 f303 	asr.w	r3, r2, r3
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d004      	beq.n	800239c <recv+0x108>
 8002392:	89bb      	ldrh	r3, [r7, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <recv+0x108>
 8002398:	2300      	movs	r3, #0
 800239a:	e02a      	b.n	80023f2 <recv+0x15e>
      if(recvsize != 0) break;
 800239c:	89bb      	ldrh	r3, [r7, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d102      	bne.n	80023a8 <recv+0x114>
      recvsize = getSn_RX_RSR(sn);
 80023a2:	e7b1      	b.n	8002308 <recv+0x74>
            if(recvsize != 0) break;
 80023a4:	bf00      	nop
 80023a6:	e000      	b.n	80023aa <recv+0x116>
      if(recvsize != 0) break;
 80023a8:	bf00      	nop
   };
   if(recvsize < len) len = recvsize;
 80023aa:	89ba      	ldrh	r2, [r7, #12]
 80023ac:	88bb      	ldrh	r3, [r7, #4]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d201      	bcs.n	80023b6 <recv+0x122>
 80023b2:	89bb      	ldrh	r3, [r7, #12]
 80023b4:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80023b6:	88ba      	ldrh	r2, [r7, #4]
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	6839      	ldr	r1, [r7, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f000 fa03 	bl	80027c8 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	3301      	adds	r3, #1
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80023ce:	2140      	movs	r1, #64	; 0x40
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 f845 	bl	8002460 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80023d6:	bf00      	nop
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	3301      	adds	r3, #1
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80023e4:	4618      	mov	r0, r3
 80023e6:	f000 f80b 	bl	8002400 <WIZCHIP_READ>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1f3      	bne.n	80023d8 <recv+0x144>
   return len;
 80023f0:	88bb      	ldrh	r3, [r7, #4]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd90      	pop	{r4, r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000078 	.word	0x20000078

08002400 <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8002408:	4b14      	ldr	r3, [pc, #80]	; (800245c <WIZCHIP_READ+0x5c>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800240e:	4b13      	ldr	r3, [pc, #76]	; (800245c <WIZCHIP_READ+0x5c>)
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	4798      	blx	r3
   	   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002414:	4b11      	ldr	r3, [pc, #68]	; (800245c <WIZCHIP_READ+0x5c>)
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	0c12      	lsrs	r2, r2, #16
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	4610      	mov	r0, r2
 8002420:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002422:	4b0e      	ldr	r3, [pc, #56]	; (800245c <WIZCHIP_READ+0x5c>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	0a12      	lsrs	r2, r2, #8
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	4610      	mov	r0, r2
 800242e:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002430:	4b0a      	ldr	r3, [pc, #40]	; (800245c <WIZCHIP_READ+0x5c>)
 8002432:	69db      	ldr	r3, [r3, #28]
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	4610      	mov	r0, r2
 800243a:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte();
 800243c:	4b07      	ldr	r3, [pc, #28]	; (800245c <WIZCHIP_READ+0x5c>)
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	4798      	blx	r3
 8002442:	4603      	mov	r3, r0
 8002444:	73fb      	strb	r3, [r7, #15]
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5000. !!!"
#endif

   WIZCHIP.CS._deselect();
 8002446:	4b05      	ldr	r3, [pc, #20]	; (800245c <WIZCHIP_READ+0x5c>)
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800244c:	4b03      	ldr	r3, [pc, #12]	; (800245c <WIZCHIP_READ+0x5c>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	4798      	blx	r3
   return ret;
 8002452:	7bfb      	ldrb	r3, [r7, #15]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000020 	.word	0x20000020

08002460 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	70fb      	strb	r3, [r7, #3]
    WIZCHIP_CRITICAL_ENTER();
 800246c:	4b16      	ldr	r3, [pc, #88]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002472:	4b15      	ldr	r3, [pc, #84]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f043 0304 	orr.w	r3, r3, #4
 800247e:	607b      	str	r3, [r7, #4]
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002480:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	0c12      	lsrs	r2, r2, #16
 8002488:	b2d2      	uxtb	r2, r2
 800248a:	4610      	mov	r0, r2
 800248c:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800248e:	4b0e      	ldr	r3, [pc, #56]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	0a12      	lsrs	r2, r2, #8
 8002496:	b2d2      	uxtb	r2, r2
 8002498:	4610      	mov	r0, r2
 800249a:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800249c:	4b0a      	ldr	r3, [pc, #40]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 800249e:	69db      	ldr	r3, [r3, #28]
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	b2d2      	uxtb	r2, r2
 80024a4:	4610      	mov	r0, r2
 80024a6:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);
 80024a8:	4b07      	ldr	r3, [pc, #28]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	78fa      	ldrb	r2, [r7, #3]
 80024ae:	4610      	mov	r0, r2
 80024b0:	4798      	blx	r3
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!"
#endif

   WIZCHIP.CS._deselect();
 80024b2:	4b05      	ldr	r3, [pc, #20]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80024b8:	4b03      	ldr	r3, [pc, #12]	; (80024c8 <WIZCHIP_WRITE+0x68>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	4798      	blx	r3
}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000020 	.word	0x20000020

080024cc <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80024cc:	b590      	push	{r4, r7, lr}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	4613      	mov	r3, r2
 80024d8:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 80024e2:	4b1b      	ldr	r3, [pc, #108]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	4798      	blx	r3
   WIZCHIP.CS._select();
 80024e8:	4b19      	ldr	r3, [pc, #100]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80024ee:	4b18      	ldr	r3, [pc, #96]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	0c12      	lsrs	r2, r2, #16
 80024f6:	b2d2      	uxtb	r2, r2
 80024f8:	4610      	mov	r0, r2
 80024fa:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80024fc:	4b14      	ldr	r3, [pc, #80]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 80024fe:	69db      	ldr	r3, [r3, #28]
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	0a12      	lsrs	r2, r2, #8
 8002504:	b2d2      	uxtb	r2, r2
 8002506:	4610      	mov	r0, r2
 8002508:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800250a:	4b11      	ldr	r3, [pc, #68]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	b2d2      	uxtb	r2, r2
 8002512:	4610      	mov	r0, r2
 8002514:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8002516:	2300      	movs	r3, #0
 8002518:	82fb      	strh	r3, [r7, #22]
 800251a:	e00a      	b.n	8002532 <WIZCHIP_READ_BUF+0x66>
        pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 800251c:	4b0c      	ldr	r3, [pc, #48]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	8afa      	ldrh	r2, [r7, #22]
 8002522:	68b9      	ldr	r1, [r7, #8]
 8002524:	188c      	adds	r4, r1, r2
 8002526:	4798      	blx	r3
 8002528:	4603      	mov	r3, r0
 800252a:	7023      	strb	r3, [r4, #0]
      for(i = 0; i < len; i++,j)
 800252c:	8afb      	ldrh	r3, [r7, #22]
 800252e:	3301      	adds	r3, #1
 8002530:	82fb      	strh	r3, [r7, #22]
 8002532:	8afa      	ldrh	r2, [r7, #22]
 8002534:	88fb      	ldrh	r3, [r7, #6]
 8002536:	429a      	cmp	r2, r3
 8002538:	d3f0      	bcc.n	800251c <WIZCHIP_READ_BUF+0x50>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 800253a:	4b05      	ldr	r3, [pc, #20]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002540:	4b03      	ldr	r3, [pc, #12]	; (8002550 <WIZCHIP_READ_BUF+0x84>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	4798      	blx	r3
}
 8002546:	bf00      	nop
 8002548:	371c      	adds	r7, #28
 800254a:	46bd      	mov	sp, r7
 800254c:	bd90      	pop	{r4, r7, pc}
 800254e:	bf00      	nop
 8002550:	20000020 	.word	0x20000020

08002554 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	4613      	mov	r3, r2
 8002560:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 800256a:	4b1d      	ldr	r3, [pc, #116]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002570:	4b1b      	ldr	r3, [pc, #108]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f043 0304 	orr.w	r3, r3, #4
 800257c:	60fb      	str	r3, [r7, #12]
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800257e:	4b18      	ldr	r3, [pc, #96]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	0c12      	lsrs	r2, r2, #16
 8002586:	b2d2      	uxtb	r2, r2
 8002588:	4610      	mov	r0, r2
 800258a:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800258c:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	0a12      	lsrs	r2, r2, #8
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	4610      	mov	r0, r2
 8002598:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800259a:	4b11      	ldr	r3, [pc, #68]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	b2d2      	uxtb	r2, r2
 80025a2:	4610      	mov	r0, r2
 80025a4:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 80025a6:	2300      	movs	r3, #0
 80025a8:	82fb      	strh	r3, [r7, #22]
 80025aa:	e00a      	b.n	80025c2 <WIZCHIP_WRITE_BUF+0x6e>
         WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80025ac:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 80025ae:	69db      	ldr	r3, [r3, #28]
 80025b0:	8afa      	ldrh	r2, [r7, #22]
 80025b2:	68b9      	ldr	r1, [r7, #8]
 80025b4:	440a      	add	r2, r1
 80025b6:	7812      	ldrb	r2, [r2, #0]
 80025b8:	4610      	mov	r0, r2
 80025ba:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 80025bc:	8afb      	ldrh	r3, [r7, #22]
 80025be:	3301      	adds	r3, #1
 80025c0:	82fb      	strh	r3, [r7, #22]
 80025c2:	8afa      	ldrh	r2, [r7, #22]
 80025c4:	88fb      	ldrh	r3, [r7, #6]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d3f0      	bcc.n	80025ac <WIZCHIP_WRITE_BUF+0x58>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 80025ca:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80025d0:	4b03      	ldr	r3, [pc, #12]	; (80025e0 <WIZCHIP_WRITE_BUF+0x8c>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	4798      	blx	r3
}
 80025d6:	bf00      	nop
 80025d8:	3718      	adds	r7, #24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000020 	.word	0x20000020

080025e4 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	81fb      	strh	r3, [r7, #14]
 80025f2:	2300      	movs	r3, #0
 80025f4:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	3301      	adds	r3, #1
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff fefc 	bl	8002400 <WIZCHIP_READ>
 8002608:	4603      	mov	r3, r0
 800260a:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800260c:	89bb      	ldrh	r3, [r7, #12]
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	b29c      	uxth	r4, r3
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	3301      	adds	r3, #1
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff feee 	bl	8002400 <WIZCHIP_READ>
 8002624:	4603      	mov	r3, r0
 8002626:	b29b      	uxth	r3, r3
 8002628:	4423      	add	r3, r4
 800262a:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800262c:	89bb      	ldrh	r3, [r7, #12]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d01a      	beq.n	8002668 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	3301      	adds	r3, #1
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff fede 	bl	8002400 <WIZCHIP_READ>
 8002644:	4603      	mov	r3, r0
 8002646:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002648:	89fb      	ldrh	r3, [r7, #14]
 800264a:	021b      	lsls	r3, r3, #8
 800264c:	b29c      	uxth	r4, r3
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	3301      	adds	r3, #1
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fed0 	bl	8002400 <WIZCHIP_READ>
 8002660:	4603      	mov	r3, r0
 8002662:	b29b      	uxth	r3, r3
 8002664:	4423      	add	r3, r4
 8002666:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002668:	89fa      	ldrh	r2, [r7, #14]
 800266a:	89bb      	ldrh	r3, [r7, #12]
 800266c:	429a      	cmp	r2, r3
 800266e:	d1c2      	bne.n	80025f6 <getSn_TX_FSR+0x12>
   return val;
 8002670:	89fb      	ldrh	r3, [r7, #14]
}
 8002672:	4618      	mov	r0, r3
 8002674:	3714      	adds	r7, #20
 8002676:	46bd      	mov	sp, r7
 8002678:	bd90      	pop	{r4, r7, pc}

0800267a <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800267a:	b590      	push	{r4, r7, lr}
 800267c:	b085      	sub	sp, #20
 800267e:	af00      	add	r7, sp, #0
 8002680:	4603      	mov	r3, r0
 8002682:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002684:	2300      	movs	r3, #0
 8002686:	81fb      	strh	r3, [r7, #14]
 8002688:	2300      	movs	r3, #0
 800268a:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	3301      	adds	r3, #1
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff feb1 	bl	8002400 <WIZCHIP_READ>
 800269e:	4603      	mov	r3, r0
 80026a0:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80026a2:	89bb      	ldrh	r3, [r7, #12]
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	b29c      	uxth	r4, r3
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	3301      	adds	r3, #1
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fea3 	bl	8002400 <WIZCHIP_READ>
 80026ba:	4603      	mov	r3, r0
 80026bc:	b29b      	uxth	r3, r3
 80026be:	4423      	add	r3, r4
 80026c0:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80026c2:	89bb      	ldrh	r3, [r7, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d01a      	beq.n	80026fe <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	3301      	adds	r3, #1
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff fe93 	bl	8002400 <WIZCHIP_READ>
 80026da:	4603      	mov	r3, r0
 80026dc:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80026de:	89fb      	ldrh	r3, [r7, #14]
 80026e0:	021b      	lsls	r3, r3, #8
 80026e2:	b29c      	uxth	r4, r3
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	3301      	adds	r3, #1
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fe85 	bl	8002400 <WIZCHIP_READ>
 80026f6:	4603      	mov	r3, r0
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	4423      	add	r3, r4
 80026fc:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80026fe:	89fa      	ldrh	r2, [r7, #14]
 8002700:	89bb      	ldrh	r3, [r7, #12]
 8002702:	429a      	cmp	r2, r3
 8002704:	d1c2      	bne.n	800268c <getSn_RX_RSR+0x12>
   return val;
 8002706:	89fb      	ldrh	r3, [r7, #14]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	bd90      	pop	{r4, r7, pc}

08002710 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	6039      	str	r1, [r7, #0]
 800271a:	71fb      	strb	r3, [r7, #7]
 800271c:	4613      	mov	r3, r2
 800271e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002720:	2300      	movs	r3, #0
 8002722:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002724:	2300      	movs	r3, #0
 8002726:	60bb      	str	r3, [r7, #8]
   if(len == 0)  return;
 8002728:	88bb      	ldrh	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d048      	beq.n	80027c0 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	3301      	adds	r3, #1
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff fe60 	bl	8002400 <WIZCHIP_READ>
 8002740:	4603      	mov	r3, r0
 8002742:	b29b      	uxth	r3, r3
 8002744:	021b      	lsls	r3, r3, #8
 8002746:	b29c      	uxth	r4, r3
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	3301      	adds	r3, #1
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fe53 	bl	8002400 <WIZCHIP_READ>
 800275a:	4603      	mov	r3, r0
 800275c:	b29b      	uxth	r3, r3
 800275e:	4423      	add	r3, r4
 8002760:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002762:	89fb      	ldrh	r3, [r7, #14]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	79fa      	ldrb	r2, [r7, #7]
 8002768:	0092      	lsls	r2, r2, #2
 800276a:	3202      	adds	r2, #2
 800276c:	00d2      	lsls	r2, r2, #3
 800276e:	4413      	add	r3, r2
 8002770:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002772:	88bb      	ldrh	r3, [r7, #4]
 8002774:	461a      	mov	r2, r3
 8002776:	6839      	ldr	r1, [r7, #0]
 8002778:	68b8      	ldr	r0, [r7, #8]
 800277a:	f7ff feeb 	bl	8002554 <WIZCHIP_WRITE_BUF>

   ptr += len;
 800277e:	89fa      	ldrh	r2, [r7, #14]
 8002780:	88bb      	ldrh	r3, [r7, #4]
 8002782:	4413      	add	r3, r2
 8002784:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	3301      	adds	r3, #1
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002792:	461a      	mov	r2, r3
 8002794:	89fb      	ldrh	r3, [r7, #14]
 8002796:	0a1b      	lsrs	r3, r3, #8
 8002798:	b29b      	uxth	r3, r3
 800279a:	b2db      	uxtb	r3, r3
 800279c:	4619      	mov	r1, r3
 800279e:	4610      	mov	r0, r2
 80027a0:	f7ff fe5e 	bl	8002460 <WIZCHIP_WRITE>
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	3301      	adds	r3, #1
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80027b0:	461a      	mov	r2, r3
 80027b2:	89fb      	ldrh	r3, [r7, #14]
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	4619      	mov	r1, r3
 80027b8:	4610      	mov	r0, r2
 80027ba:	f7ff fe51 	bl	8002460 <WIZCHIP_WRITE>
 80027be:	e000      	b.n	80027c2 <wiz_send_data+0xb2>
   if(len == 0)  return;
 80027c0:	bf00      	nop
}
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd90      	pop	{r4, r7, pc}

080027c8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80027c8:	b590      	push	{r4, r7, lr}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	6039      	str	r1, [r7, #0]
 80027d2:	71fb      	strb	r3, [r7, #7]
 80027d4:	4613      	mov	r3, r2
 80027d6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80027d8:	2300      	movs	r3, #0
 80027da:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80027dc:	2300      	movs	r3, #0
 80027de:	60bb      	str	r3, [r7, #8]

   if(len == 0) return;
 80027e0:	88bb      	ldrh	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d048      	beq.n	8002878 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 80027e6:	79fb      	ldrb	r3, [r7, #7]
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	3301      	adds	r3, #1
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff fe04 	bl	8002400 <WIZCHIP_READ>
 80027f8:	4603      	mov	r3, r0
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	021b      	lsls	r3, r3, #8
 80027fe:	b29c      	uxth	r4, r3
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	3301      	adds	r3, #1
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff fdf7 	bl	8002400 <WIZCHIP_READ>
 8002812:	4603      	mov	r3, r0
 8002814:	b29b      	uxth	r3, r3
 8002816:	4423      	add	r3, r4
 8002818:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 800281a:	89fb      	ldrh	r3, [r7, #14]
 800281c:	021b      	lsls	r3, r3, #8
 800281e:	79fa      	ldrb	r2, [r7, #7]
 8002820:	0092      	lsls	r2, r2, #2
 8002822:	3203      	adds	r2, #3
 8002824:	00d2      	lsls	r2, r2, #3
 8002826:	4413      	add	r3, r2
 8002828:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 800282a:	88bb      	ldrh	r3, [r7, #4]
 800282c:	461a      	mov	r2, r3
 800282e:	6839      	ldr	r1, [r7, #0]
 8002830:	68b8      	ldr	r0, [r7, #8]
 8002832:	f7ff fe4b 	bl	80024cc <WIZCHIP_READ_BUF>
   ptr += len;
 8002836:	89fa      	ldrh	r2, [r7, #14]
 8002838:	88bb      	ldrh	r3, [r7, #4]
 800283a:	4413      	add	r3, r2
 800283c:	81fb      	strh	r3, [r7, #14]

   setSn_RX_RD(sn,ptr);
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	3301      	adds	r3, #1
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800284a:	461a      	mov	r2, r3
 800284c:	89fb      	ldrh	r3, [r7, #14]
 800284e:	0a1b      	lsrs	r3, r3, #8
 8002850:	b29b      	uxth	r3, r3
 8002852:	b2db      	uxtb	r3, r3
 8002854:	4619      	mov	r1, r3
 8002856:	4610      	mov	r0, r2
 8002858:	f7ff fe02 	bl	8002460 <WIZCHIP_WRITE>
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	3301      	adds	r3, #1
 8002862:	00db      	lsls	r3, r3, #3
 8002864:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002868:	461a      	mov	r2, r3
 800286a:	89fb      	ldrh	r3, [r7, #14]
 800286c:	b2db      	uxtb	r3, r3
 800286e:	4619      	mov	r1, r3
 8002870:	4610      	mov	r0, r2
 8002872:	f7ff fdf5 	bl	8002460 <WIZCHIP_WRITE>
 8002876:	e000      	b.n	800287a <wiz_recv_data+0xb2>
   if(len == 0) return;
 8002878:	bf00      	nop
}
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	bd90      	pop	{r4, r7, pc}

08002880 <wizchip_cris_enter>:
/**
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_enter(void)           {};
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <wizchip_cris_exit>:
/**
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_exit(void)          {};
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <wizchip_cs_select>:
/**
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_select(void)            {};
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr

080028a4 <wizchip_cs_deselect>:
/**
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_deselect(void)          {};
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <wizchip_bus_readbyte>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20140501 : Explict pointer type casting
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *) AddrSel); };
uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); };
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <wizchip_bus_writebyte>:
 * null function is called.
 */

//M20140501 : Explict pointer type casting
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*) AddrSel) = wb; };
void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; };
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	460b      	mov	r3, r1
 80028d2:	70fb      	strb	r3, [r7, #3]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	701a      	strb	r2, [r3, #0]
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <wizchip_spi_readbyte>:
/**
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
uint8_t wizchip_spi_readbyte(void)        {return 0;};
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	2300      	movs	r3, #0
 80028ea:	4618      	mov	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr

080028f2 <wizchip_spi_writebyte>:
/**
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_spi_writebyte(uint8_t wb) {};
 80028f2:	b480      	push	{r7}
 80028f4:	b083      	sub	sp, #12
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	4603      	mov	r3, r0
 80028fa:	71fb      	strb	r3, [r7, #7]
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr
	...

08002908 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <reg_wizchip_cs_cbfunc+0x16>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d106      	bne.n	800292c <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800291e:	4b09      	ldr	r3, [pc, #36]	; (8002944 <reg_wizchip_cs_cbfunc+0x3c>)
 8002920:	4a09      	ldr	r2, [pc, #36]	; (8002948 <reg_wizchip_cs_cbfunc+0x40>)
 8002922:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002924:	4b07      	ldr	r3, [pc, #28]	; (8002944 <reg_wizchip_cs_cbfunc+0x3c>)
 8002926:	4a09      	ldr	r2, [pc, #36]	; (800294c <reg_wizchip_cs_cbfunc+0x44>)
 8002928:	615a      	str	r2, [r3, #20]
 800292a:	e005      	b.n	8002938 <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 800292c:	4a05      	ldr	r2, [pc, #20]	; (8002944 <reg_wizchip_cs_cbfunc+0x3c>)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 8002932:	4a04      	ldr	r2, [pc, #16]	; (8002944 <reg_wizchip_cs_cbfunc+0x3c>)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	6153      	str	r3, [r2, #20]
   }
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	20000020 	.word	0x20000020
 8002948:	08002899 	.word	0x08002899
 800294c:	080028a5 	.word	0x080028a5

08002950 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_byte  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800295a:	bf00      	nop
 800295c:	4b0e      	ldr	r3, [pc, #56]	; (8002998 <reg_wizchip_spi_cbfunc+0x48>)
 800295e:	881b      	ldrh	r3, [r3, #0]
 8002960:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002964:	2b00      	cmp	r3, #0
 8002966:	d0f9      	beq.n	800295c <reg_wizchip_spi_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d002      	beq.n	8002974 <reg_wizchip_spi_cbfunc+0x24>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d106      	bne.n	8002982 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002974:	4b08      	ldr	r3, [pc, #32]	; (8002998 <reg_wizchip_spi_cbfunc+0x48>)
 8002976:	4a09      	ldr	r2, [pc, #36]	; (800299c <reg_wizchip_spi_cbfunc+0x4c>)
 8002978:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800297a:	4b07      	ldr	r3, [pc, #28]	; (8002998 <reg_wizchip_spi_cbfunc+0x48>)
 800297c:	4a08      	ldr	r2, [pc, #32]	; (80029a0 <reg_wizchip_spi_cbfunc+0x50>)
 800297e:	61da      	str	r2, [r3, #28]
 8002980:	e005      	b.n	800298e <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002982:	4a05      	ldr	r2, [pc, #20]	; (8002998 <reg_wizchip_spi_cbfunc+0x48>)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002988:	4a03      	ldr	r2, [pc, #12]	; (8002998 <reg_wizchip_spi_cbfunc+0x48>)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	61d3      	str	r3, [r2, #28]
   }
}
 800298e:	bf00      	nop
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr
 8002998:	20000020 	.word	0x20000020
 800299c:	080028e5 	.word	0x080028e5
 80029a0:	080028f3 	.word	0x080028f3

080029a4 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 80029a4:	b590      	push	{r4, r7, lr}
 80029a6:	b087      	sub	sp, #28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	6039      	str	r1, [r7, #0]
 80029ae:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80029b0:	2300      	movs	r3, #0
 80029b2:	75fb      	strb	r3, [r7, #23]
   uint8_t* ptmp[2] = {0,0};
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	2300      	movs	r3, #0
 80029ba:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	2b0f      	cmp	r3, #15
 80029c0:	f200 80c2 	bhi.w	8002b48 <ctlwizchip+0x1a4>
 80029c4:	a201      	add	r2, pc, #4	; (adr r2, 80029cc <ctlwizchip+0x28>)
 80029c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ca:	bf00      	nop
 80029cc:	08002a0d 	.word	0x08002a0d
 80029d0:	08002a13 	.word	0x08002a13
 80029d4:	08002a3f 	.word	0x08002a3f
 80029d8:	08002a33 	.word	0x08002a33
 80029dc:	08002a4d 	.word	0x08002a4d
 80029e0:	08002a59 	.word	0x08002a59
 80029e4:	08002a67 	.word	0x08002a67
 80029e8:	08002a8d 	.word	0x08002a8d
 80029ec:	08002ab3 	.word	0x08002ab3
 80029f0:	08002aed 	.word	0x08002aed
 80029f4:	08002af3 	.word	0x08002af3
 80029f8:	08002afb 	.word	0x08002afb
 80029fc:	08002b4f 	.word	0x08002b4f
 8002a00:	08002b03 	.word	0x08002b03
 8002a04:	08002b11 	.word	0x08002b11
 8002a08:	08002b2d 	.word	0x08002b2d
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002a0c:	f000 f8e6 	bl	8002bdc <wizchip_sw_reset>
         break;
 8002a10:	e09e      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	3308      	adds	r3, #8
 8002a20:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4611      	mov	r1, r2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f000 f923 	bl	8002c74 <wizchip_init>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	e08f      	b.n	8002b52 <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 f9a8 	bl	8002d8c <wizchip_clrinterrupt>
         break;
 8002a3c:	e088      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002a3e:	f000 f9c3 	bl	8002dc8 <wizchip_getinterrupt>
 8002a42:	4603      	mov	r3, r0
 8002a44:	461a      	mov	r2, r3
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	801a      	strh	r2, [r3, #0]
         break;
 8002a4a:	e081      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f000 f9de 	bl	8002e12 <wizchip_setinterruptmask>
         break;
 8002a56:	e07b      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002a58:	f000 f9f6 	bl	8002e48 <wizchip_getinterruptmask>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	461a      	mov	r2, r3
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	801a      	strh	r2, [r3, #0]
         break;
 8002a64:	e074      	b.n	8002b50 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ > 5100
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	0a1b      	lsrs	r3, r3, #8
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	4619      	mov	r1, r3
 8002a72:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002a76:	f7ff fcf3 	bl	8002460 <WIZCHIP_WRITE>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	881b      	ldrh	r3, [r3, #0]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	4619      	mov	r1, r3
 8002a82:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002a86:	f7ff fceb 	bl	8002460 <WIZCHIP_WRITE>
         break;
 8002a8a:	e061      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002a8c:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002a90:	f7ff fcb6 	bl	8002400 <WIZCHIP_READ>
 8002a94:	4603      	mov	r3, r0
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	021b      	lsls	r3, r3, #8
 8002a9a:	b29c      	uxth	r4, r3
 8002a9c:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002aa0:	f7ff fcae 	bl	8002400 <WIZCHIP_READ>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	4423      	add	r3, r4
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	801a      	strh	r2, [r3, #0]
         break;
 8002ab0:	e04e      	b.n	8002b50 <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002ab2:	4b2a      	ldr	r3, [pc, #168]	; (8002b5c <ctlwizchip+0x1b8>)
 8002ab4:	789a      	ldrb	r2, [r3, #2]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	3301      	adds	r3, #1
 8002abe:	4a27      	ldr	r2, [pc, #156]	; (8002b5c <ctlwizchip+0x1b8>)
 8002ac0:	78d2      	ldrb	r2, [r2, #3]
 8002ac2:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	4a24      	ldr	r2, [pc, #144]	; (8002b5c <ctlwizchip+0x1b8>)
 8002aca:	7912      	ldrb	r2, [r2, #4]
 8002acc:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	3303      	adds	r3, #3
 8002ad2:	4a22      	ldr	r2, [pc, #136]	; (8002b5c <ctlwizchip+0x1b8>)
 8002ad4:	7952      	ldrb	r2, [r2, #5]
 8002ad6:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	3304      	adds	r3, #4
 8002adc:	4a1f      	ldr	r2, [pc, #124]	; (8002b5c <ctlwizchip+0x1b8>)
 8002ade:	7992      	ldrb	r2, [r2, #6]
 8002ae0:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	3305      	adds	r3, #5
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
         break;
 8002aea:	e031      	b.n	8002b50 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ ==  5500
      case CW_RESET_PHY:
         wizphy_reset();
 8002aec:	f000 f9ff 	bl	8002eee <wizphy_reset>
         break;
 8002af0:	e02e      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8002af2:	6838      	ldr	r0, [r7, #0]
 8002af4:	f000 fa22 	bl	8002f3c <wizphy_setphyconf>
         break;
 8002af8:	e02a      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8002afa:	6838      	ldr	r0, [r7, #0]
 8002afc:	f000 fa60 	bl	8002fc0 <wizphy_getphyconf>
         break;
 8002b00:	e026      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 faa3 	bl	8003052 <wizphy_setphypmode>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	e020      	b.n	8002b52 <ctlwizchip+0x1ae>
   #endif
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8002b10:	f000 f9d4 	bl	8002ebc <wizphy_getphypmode>
 8002b14:	4603      	mov	r3, r0
 8002b16:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
 8002b1a:	2bff      	cmp	r3, #255	; 0xff
 8002b1c:	d102      	bne.n	8002b24 <ctlwizchip+0x180>
 8002b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b22:	e016      	b.n	8002b52 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	7dfa      	ldrb	r2, [r7, #23]
 8002b28:	701a      	strb	r2, [r3, #0]
         break;
 8002b2a:	e011      	b.n	8002b50 <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002b2c:	f000 f9af 	bl	8002e8e <wizphy_getphylink>
 8002b30:	4603      	mov	r3, r0
 8002b32:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002b34:	7dfb      	ldrb	r3, [r7, #23]
 8002b36:	2bff      	cmp	r3, #255	; 0xff
 8002b38:	d102      	bne.n	8002b40 <ctlwizchip+0x19c>
 8002b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b3e:	e008      	b.n	8002b52 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	7dfa      	ldrb	r2, [r7, #23]
 8002b44:	701a      	strb	r2, [r3, #0]
         break;
 8002b46:	e003      	b.n	8002b50 <ctlwizchip+0x1ac>
      default:
         return -1;
 8002b48:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4c:	e001      	b.n	8002b52 <ctlwizchip+0x1ae>
         break;
 8002b4e:	bf00      	nop
   }
   return 0;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	371c      	adds	r7, #28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd90      	pop	{r4, r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000020 	.word	0x20000020

08002b60 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	6039      	str	r1, [r7, #0]
 8002b6a:	71fb      	strb	r3, [r7, #7]

   switch(cntype)
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	2b05      	cmp	r3, #5
 8002b70:	d82c      	bhi.n	8002bcc <ctlnetwork+0x6c>
 8002b72:	a201      	add	r2, pc, #4	; (adr r2, 8002b78 <ctlnetwork+0x18>)
 8002b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b78:	08002b91 	.word	0x08002b91
 8002b7c:	08002b99 	.word	0x08002b99
 8002b80:	08002ba1 	.word	0x08002ba1
 8002b84:	08002baf 	.word	0x08002baf
 8002b88:	08002bbd 	.word	0x08002bbd
 8002b8c:	08002bc5 	.word	0x08002bc5
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002b90:	6838      	ldr	r0, [r7, #0]
 8002b92:	f000 faa9 	bl	80030e8 <wizchip_setnetinfo>
         break;
 8002b96:	e01c      	b.n	8002bd2 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002b98:	6838      	ldr	r0, [r7, #0]
 8002b9a:	f000 fae5 	bl	8003168 <wizchip_getnetinfo>
         break;
 8002b9e:	e018      	b.n	8002bd2 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 fb1f 	bl	80031e8 <wizchip_setnetmode>
 8002baa:	4603      	mov	r3, r0
 8002bac:	e012      	b.n	8002bd4 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002bae:	f000 fb3d 	bl	800322c <wizchip_getnetmode>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	701a      	strb	r2, [r3, #0]
         break;
 8002bba:	e00a      	b.n	8002bd2 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8002bbc:	6838      	ldr	r0, [r7, #0]
 8002bbe:	f000 fb3d 	bl	800323c <wizchip_settimeout>
         break;
 8002bc2:	e006      	b.n	8002bd2 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8002bc4:	6838      	ldr	r0, [r7, #0]
 8002bc6:	f000 fb5a 	bl	800327e <wizchip_gettimeout>
         break;
 8002bca:	e002      	b.n	8002bd2 <ctlnetwork+0x72>
      default:
         return -1;
 8002bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd0:	e000      	b.n	8002bd4 <ctlnetwork+0x74>
   }
   return 0;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
   uint8_t gw[4], sn[4], sip[4];
   uint8_t mac[6];
   getSHAR(mac);
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	2206      	movs	r2, #6
 8002be6:	4619      	mov	r1, r3
 8002be8:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002bec:	f7ff fc6e 	bl	80024cc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	2204      	movs	r2, #4
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002bfc:	f7ff fc66 	bl	80024cc <WIZCHIP_READ_BUF>
 8002c00:	f107 0310 	add.w	r3, r7, #16
 8002c04:	2204      	movs	r2, #4
 8002c06:	4619      	mov	r1, r3
 8002c08:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002c0c:	f7ff fc5e 	bl	80024cc <WIZCHIP_READ_BUF>
 8002c10:	f107 030c 	add.w	r3, r7, #12
 8002c14:	2204      	movs	r2, #4
 8002c16:	4619      	mov	r1, r3
 8002c18:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002c1c:	f7ff fc56 	bl	80024cc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002c20:	2180      	movs	r1, #128	; 0x80
 8002c22:	2000      	movs	r0, #0
 8002c24:	f7ff fc1c 	bl	8002460 <WIZCHIP_WRITE>
   getMR(); // for delay
 8002c28:	2000      	movs	r0, #0
 8002c2a:	f7ff fbe9 	bl	8002400 <WIZCHIP_READ>
   setSHAR(mac);
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	2206      	movs	r2, #6
 8002c32:	4619      	mov	r1, r3
 8002c34:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002c38:	f7ff fc8c 	bl	8002554 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002c3c:	f107 0314 	add.w	r3, r7, #20
 8002c40:	2204      	movs	r2, #4
 8002c42:	4619      	mov	r1, r3
 8002c44:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c48:	f7ff fc84 	bl	8002554 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002c4c:	f107 0310 	add.w	r3, r7, #16
 8002c50:	2204      	movs	r2, #4
 8002c52:	4619      	mov	r1, r3
 8002c54:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002c58:	f7ff fc7c 	bl	8002554 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002c5c:	f107 030c 	add.w	r3, r7, #12
 8002c60:	2204      	movs	r2, #4
 8002c62:	4619      	mov	r1, r3
 8002c64:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002c68:	f7ff fc74 	bl	8002554 <WIZCHIP_WRITE_BUF>
}
 8002c6c:	bf00      	nop
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8002c82:	f7ff ffab 	bl	8002bdc <wizchip_sw_reset>
   if(txsize)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d03b      	beq.n	8002d04 <wizchip_init+0x90>
   {
      tmp = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c90:	2300      	movs	r3, #0
 8002c92:	73fb      	strb	r3, [r7, #15]
 8002c94:	e00e      	b.n	8002cb4 <wizchip_init+0x40>
         tmp += txsize[i];
 8002c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	781a      	ldrb	r2, [r3, #0]
 8002ca0:	7bbb      	ldrb	r3, [r7, #14]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002ca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	3301      	adds	r3, #1
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	73fb      	strb	r3, [r7, #15]
 8002cb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cb8:	2b07      	cmp	r3, #7
 8002cba:	ddec      	ble.n	8002c96 <wizchip_init+0x22>
      if(tmp > 16) return -1;
 8002cbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cc0:	2b10      	cmp	r3, #16
 8002cc2:	dd02      	ble.n	8002cca <wizchip_init+0x56>
 8002cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc8:	e05c      	b.n	8002d84 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]
 8002cce:	e015      	b.n	8002cfc <wizchip_init+0x88>
         setSn_TXBUF_SIZE(i, txsize[i]);
 8002cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	4619      	mov	r1, r3
 8002cec:	f7ff fbb8 	bl	8002460 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	73fb      	strb	r3, [r7, #15]
 8002cfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d00:	2b07      	cmp	r3, #7
 8002d02:	dde5      	ble.n	8002cd0 <wizchip_init+0x5c>
   }
   if(rxsize)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d03b      	beq.n	8002d82 <wizchip_init+0x10e>
   {
      tmp = 0;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d0e:	2300      	movs	r3, #0
 8002d10:	73fb      	strb	r3, [r7, #15]
 8002d12:	e00e      	b.n	8002d32 <wizchip_init+0xbe>
         tmp += rxsize[i];
 8002d14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	781a      	ldrb	r2, [r3, #0]
 8002d1e:	7bbb      	ldrb	r3, [r7, #14]
 8002d20:	4413      	add	r3, r2
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	73fb      	strb	r3, [r7, #15]
 8002d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d36:	2b07      	cmp	r3, #7
 8002d38:	ddec      	ble.n	8002d14 <wizchip_init+0xa0>
      if(tmp > 16) return -1;
 8002d3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d3e:	2b10      	cmp	r3, #16
 8002d40:	dd02      	ble.n	8002d48 <wizchip_init+0xd4>
 8002d42:	f04f 33ff 	mov.w	r3, #4294967295
 8002d46:	e01d      	b.n	8002d84 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d48:	2300      	movs	r3, #0
 8002d4a:	73fb      	strb	r3, [r7, #15]
 8002d4c:	e015      	b.n	8002d7a <wizchip_init+0x106>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 8002d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	3301      	adds	r3, #1
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	4413      	add	r3, r2
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	4619      	mov	r1, r3
 8002d6a:	f7ff fb79 	bl	8002460 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	73fb      	strb	r3, [r7, #15]
 8002d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7e:	2b07      	cmp	r3, #7
 8002d80:	dde5      	ble.n	8002d4e <wizchip_init+0xda>
   }
   return 0;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	0a1b      	lsrs	r3, r3, #8
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   ir |= sir;
   setIR(ir);
#else
   setIR(ir);
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	f023 030f 	bic.w	r3, r3, #15
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	4619      	mov	r1, r3
 8002dac:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8002db0:	f7ff fb56 	bl	8002460 <WIZCHIP_WRITE>
   setSIR(sir);
 8002db4:	7bbb      	ldrb	r3, [r7, #14]
 8002db6:	4619      	mov	r1, r3
 8002db8:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8002dbc:	f7ff fb50 	bl	8002460 <WIZCHIP_WRITE>
#endif
}
 8002dc0:	bf00      	nop
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   ir = getIR();
   sir = ir 0x0F;
#else
   ir  = getIR();
 8002dda:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8002dde:	f7ff fb0f 	bl	8002400 <WIZCHIP_READ>
 8002de2:	4603      	mov	r3, r0
 8002de4:	f023 030f 	bic.w	r3, r3, #15
 8002de8:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8002dea:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8002dee:	f7ff fb07 	bl	8002400 <WIZCHIP_READ>
 8002df2:	4603      	mov	r3, r0
 8002df4:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8002df6:	79bb      	ldrb	r3, [r7, #6]
 8002df8:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8002dfa:	88bb      	ldrh	r3, [r7, #4]
 8002dfc:	021b      	lsls	r3, r3, #8
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	4413      	add	r3, r2
 8002e06:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002e08:	88bb      	ldrh	r3, [r7, #4]
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b084      	sub	sp, #16
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002e1c:	88fb      	ldrh	r3, [r7, #6]
 8002e1e:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002e20:	88fb      	ldrh	r3, [r7, #6]
 8002e22:	0a1b      	lsrs	r3, r3, #8
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   imr |= simr;
   setIMR(imr);
#else
   setIMR(imr);
 8002e28:	7bfb      	ldrb	r3, [r7, #15]
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002e30:	f7ff fb16 	bl	8002460 <WIZCHIP_WRITE>
   setSIMR(simr);
 8002e34:	7bbb      	ldrb	r3, [r7, #14]
 8002e36:	4619      	mov	r1, r3
 8002e38:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8002e3c:	f7ff fb10 	bl	8002460 <WIZCHIP_WRITE>
#endif
}
 8002e40:	bf00      	nop
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   imr  = getIMR();
   simr = imr 0x0F;
#else
   imr  = getIMR();
 8002e5a:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002e5e:	f7ff facf 	bl	8002400 <WIZCHIP_READ>
 8002e62:	4603      	mov	r3, r0
 8002e64:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8002e66:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8002e6a:	f7ff fac9 	bl	8002400 <WIZCHIP_READ>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002e72:	79bb      	ldrb	r3, [r7, #6]
 8002e74:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8002e76:	88bb      	ldrh	r3, [r7, #4]
 8002e78:	021b      	lsls	r3, r3, #8
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	4413      	add	r3, r2
 8002e82:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002e84:	88bb      	ldrh	r3, [r7, #4]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b082      	sub	sp, #8
 8002e92:	af00      	add	r7, sp, #0
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
   else
      tmp = PHY_LINK_OFF;
#elif _WIZCHIP_ == 5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8002e94:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002e98:	f7ff fab2 	bl	8002400 <WIZCHIP_READ>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d002      	beq.n	8002eac <wizphy_getphylink+0x1e>
      tmp = PHY_LINK_ON;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	71fb      	strb	r3, [r7, #7]
 8002eaa:	e001      	b.n	8002eb0 <wizphy_getphylink+0x22>
   else
      tmp = PHY_LINK_OFF;
 8002eac:	2300      	movs	r3, #0
 8002eae:	71fb      	strb	r3, [r7, #7]
#else
   tmp = -1;
#endif
   return tmp;
 8002eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3708      	adds	r7, #8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <wizphy_getphypmode>:

#if _WIZCHIP_ > 5100

int8_t wizphy_getphypmode(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if(getPHYCFGR() & PHYCFGR_OPMDC_PDOWN)
 8002ec6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002eca:	f7ff fa99 	bl	8002400 <WIZCHIP_READ>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d002      	beq.n	8002ede <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	71fb      	strb	r3, [r7, #7]
 8002edc:	e001      	b.n	8002ee2 <wizphy_getphypmode+0x26>
      else
         tmp = PHY_POWER_NORM;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8002ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <wizphy_reset>:
#endif

#if _WIZCHIP_ == 5500
void wizphy_reset(void)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8002ef4:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002ef8:	f7ff fa82 	bl	8002400 <WIZCHIP_READ>
 8002efc:	4603      	mov	r3, r0
 8002efe:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f06:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002f10:	f7ff faa6 	bl	8002460 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8002f14:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002f18:	f7ff fa72 	bl	8002400 <WIZCHIP_READ>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8002f20:	79fb      	ldrb	r3, [r7, #7]
 8002f22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f26:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002f28:	79fb      	ldrb	r3, [r7, #7]
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002f30:	f7ff fa96 	bl	8002460 <WIZCHIP_WRITE>
}
 8002f34:	bf00      	nop
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002f44:	2300      	movs	r3, #0
 8002f46:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d104      	bne.n	8002f5a <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8002f50:	7bfb      	ldrb	r3, [r7, #15]
 8002f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f56:	73fb      	strb	r3, [r7, #15]
 8002f58:	e003      	b.n	8002f62 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8002f5a:	7bfb      	ldrb	r3, [r7, #15]
 8002f5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f60:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	785b      	ldrb	r3, [r3, #1]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d104      	bne.n	8002f74 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002f6a:	7bfb      	ldrb	r3, [r7, #15]
 8002f6c:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002f70:	73fb      	strb	r3, [r7, #15]
 8002f72:	e019      	b.n	8002fa8 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	78db      	ldrb	r3, [r3, #3]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d10d      	bne.n	8002f98 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	789b      	ldrb	r3, [r3, #2]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d104      	bne.n	8002f8e <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8002f84:	7bfb      	ldrb	r3, [r7, #15]
 8002f86:	f043 0318 	orr.w	r3, r3, #24
 8002f8a:	73fb      	strb	r3, [r7, #15]
 8002f8c:	e00c      	b.n	8002fa8 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
 8002f90:	f043 0308 	orr.w	r3, r3, #8
 8002f94:	73fb      	strb	r3, [r7, #15]
 8002f96:	e007      	b.n	8002fa8 <wizphy_setphyconf+0x6c>
      }
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	789b      	ldrb	r3, [r3, #2]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d103      	bne.n	8002fa8 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
 8002fa2:	f043 0310 	orr.w	r3, r3, #16
 8002fa6:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	4619      	mov	r1, r3
 8002fac:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002fb0:	f7ff fa56 	bl	8002460 <WIZCHIP_WRITE>
   wizphy_reset();
 8002fb4:	f7ff ff9b 	bl	8002eee <wizphy_reset>
}
 8002fb8:	bf00      	nop
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002fcc:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002fd0:	f7ff fa16 	bl	8002400 <WIZCHIP_READ>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	119b      	asrs	r3, r3, #6
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
 8002fea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fee:	2b20      	cmp	r3, #32
 8002ff0:	d001      	beq.n	8002ff6 <wizphy_getphyconf+0x36>
 8002ff2:	2b38      	cmp	r3, #56	; 0x38
 8002ff4:	d103      	bne.n	8002ffe <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA:
         phyconf->mode = PHY_MODE_AUTONEGO;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	705a      	strb	r2, [r3, #1]
         break;
 8002ffc:	e003      	b.n	8003006 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	705a      	strb	r2, [r3, #1]
         break;
 8003004:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003006:	7bfb      	ldrb	r3, [r7, #15]
 8003008:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800300c:	2b18      	cmp	r3, #24
 800300e:	d003      	beq.n	8003018 <wizphy_getphyconf+0x58>
 8003010:	2b20      	cmp	r3, #32
 8003012:	d001      	beq.n	8003018 <wizphy_getphyconf+0x58>
 8003014:	2b10      	cmp	r3, #16
 8003016:	d103      	bne.n	8003020 <wizphy_getphyconf+0x60>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	709a      	strb	r2, [r3, #2]
         break;
 800301e:	e003      	b.n	8003028 <wizphy_getphyconf+0x68>
      default:
         phyconf->speed = PHY_SPEED_10;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	709a      	strb	r2, [r3, #2]
         break;
 8003026:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800302e:	2b18      	cmp	r3, #24
 8003030:	d003      	beq.n	800303a <wizphy_getphyconf+0x7a>
 8003032:	2b20      	cmp	r3, #32
 8003034:	d001      	beq.n	800303a <wizphy_getphyconf+0x7a>
 8003036:	2b08      	cmp	r3, #8
 8003038:	d103      	bne.n	8003042 <wizphy_getphyconf+0x82>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	70da      	strb	r2, [r3, #3]
         break;
 8003040:	e003      	b.n	800304a <wizphy_getphyconf+0x8a>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	70da      	strb	r2, [r3, #3]
         break;
 8003048:	bf00      	nop
   }
}
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b084      	sub	sp, #16
 8003056:	af00      	add	r7, sp, #0
 8003058:	4603      	mov	r3, r0
 800305a:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8003060:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003064:	f7ff f9cc 	bl	8002400 <WIZCHIP_READ>
 8003068:	4603      	mov	r3, r0
 800306a:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 800306c:	7bfb      	ldrb	r3, [r7, #15]
 800306e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003072:	2b00      	cmp	r3, #0
 8003074:	d102      	bne.n	800307c <wizphy_setphypmode+0x2a>
 8003076:	f04f 33ff 	mov.w	r3, #4294967295
 800307a:	e030      	b.n	80030de <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8003082:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d104      	bne.n	8003094 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 800308a:	7bfb      	ldrb	r3, [r7, #15]
 800308c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003090:	73fb      	strb	r3, [r7, #15]
 8003092:	e003      	b.n	800309c <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800309a:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	4619      	mov	r1, r3
 80030a0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80030a4:	f7ff f9dc 	bl	8002460 <WIZCHIP_WRITE>
   wizphy_reset();
 80030a8:	f7ff ff21 	bl	8002eee <wizphy_reset>
   tmp = getPHYCFGR();
 80030ac:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80030b0:	f7ff f9a6 	bl	8002400 <WIZCHIP_READ>
 80030b4:	4603      	mov	r3, r0
 80030b6:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d106      	bne.n	80030cc <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 80030be:	7bfb      	ldrb	r3, [r7, #15]
 80030c0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d008      	beq.n	80030da <wizphy_setphypmode+0x88>
 80030c8:	2300      	movs	r3, #0
 80030ca:	e008      	b.n	80030de <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <wizphy_setphypmode+0x88>
 80030d6:	2300      	movs	r3, #0
 80030d8:	e001      	b.n	80030de <wizphy_setphypmode+0x8c>
   }
   return -1;
 80030da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
	...

080030e8 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2206      	movs	r2, #6
 80030f4:	4619      	mov	r1, r3
 80030f6:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80030fa:	f7ff fa2b 	bl	8002554 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	330e      	adds	r3, #14
 8003102:	2204      	movs	r2, #4
 8003104:	4619      	mov	r1, r3
 8003106:	f44f 7080 	mov.w	r0, #256	; 0x100
 800310a:	f7ff fa23 	bl	8002554 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	330a      	adds	r3, #10
 8003112:	2204      	movs	r2, #4
 8003114:	4619      	mov	r1, r3
 8003116:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800311a:	f7ff fa1b 	bl	8002554 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	3306      	adds	r3, #6
 8003122:	2204      	movs	r2, #4
 8003124:	4619      	mov	r1, r3
 8003126:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800312a:	f7ff fa13 	bl	8002554 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	7c9a      	ldrb	r2, [r3, #18]
 8003132:	4b0b      	ldr	r3, [pc, #44]	; (8003160 <wizchip_setnetinfo+0x78>)
 8003134:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	7cda      	ldrb	r2, [r3, #19]
 800313a:	4b09      	ldr	r3, [pc, #36]	; (8003160 <wizchip_setnetinfo+0x78>)
 800313c:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	7d1a      	ldrb	r2, [r3, #20]
 8003142:	4b07      	ldr	r3, [pc, #28]	; (8003160 <wizchip_setnetinfo+0x78>)
 8003144:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	7d5a      	ldrb	r2, [r3, #21]
 800314a:	4b05      	ldr	r3, [pc, #20]	; (8003160 <wizchip_setnetinfo+0x78>)
 800314c:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	7d9a      	ldrb	r2, [r3, #22]
 8003152:	4b04      	ldr	r3, [pc, #16]	; (8003164 <wizchip_setnetinfo+0x7c>)
 8003154:	701a      	strb	r2, [r3, #0]
}
 8003156:	bf00      	nop
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20000094 	.word	0x20000094
 8003164:	20000098 	.word	0x20000098

08003168 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2206      	movs	r2, #6
 8003174:	4619      	mov	r1, r3
 8003176:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800317a:	f7ff f9a7 	bl	80024cc <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	330e      	adds	r3, #14
 8003182:	2204      	movs	r2, #4
 8003184:	4619      	mov	r1, r3
 8003186:	f44f 7080 	mov.w	r0, #256	; 0x100
 800318a:	f7ff f99f 	bl	80024cc <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	330a      	adds	r3, #10
 8003192:	2204      	movs	r2, #4
 8003194:	4619      	mov	r1, r3
 8003196:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800319a:	f7ff f997 	bl	80024cc <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3306      	adds	r3, #6
 80031a2:	2204      	movs	r2, #4
 80031a4:	4619      	mov	r1, r3
 80031a6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80031aa:	f7ff f98f 	bl	80024cc <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80031ae:	4b0c      	ldr	r3, [pc, #48]	; (80031e0 <wizchip_getnetinfo+0x78>)
 80031b0:	781a      	ldrb	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80031b6:	4b0a      	ldr	r3, [pc, #40]	; (80031e0 <wizchip_getnetinfo+0x78>)
 80031b8:	785a      	ldrb	r2, [r3, #1]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80031be:	4b08      	ldr	r3, [pc, #32]	; (80031e0 <wizchip_getnetinfo+0x78>)
 80031c0:	789a      	ldrb	r2, [r3, #2]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <wizchip_getnetinfo+0x78>)
 80031c8:	78da      	ldrb	r2, [r3, #3]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 80031ce:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <wizchip_getnetinfo+0x7c>)
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	759a      	strb	r2, [r3, #22]
}
 80031d6:	bf00      	nop
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20000094 	.word	0x20000094
 80031e4:	20000098 	.word	0x20000098

080031e8 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != 5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <wizchip_setnetmode+0x1e>
 8003200:	f04f 33ff 	mov.w	r3, #4294967295
 8003204:	e00e      	b.n	8003224 <wizchip_setnetmode+0x3c>
#endif
   tmp = getMR();
 8003206:	2000      	movs	r0, #0
 8003208:	f7ff f8fa 	bl	8002400 <WIZCHIP_READ>
 800320c:	4603      	mov	r3, r0
 800320e:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8003210:	7bfa      	ldrb	r2, [r7, #15]
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	4313      	orrs	r3, r2
 8003216:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8003218:	7bfb      	ldrb	r3, [r7, #15]
 800321a:	4619      	mov	r1, r3
 800321c:	2000      	movs	r0, #0
 800321e:	f7ff f91f 	bl	8002460 <WIZCHIP_WRITE>
   return 0;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8003230:	2000      	movs	r0, #0
 8003232:	f7ff f8e5 	bl	8002400 <WIZCHIP_READ>
 8003236:	4603      	mov	r3, r0
}
 8003238:	4618      	mov	r0, r3
 800323a:	bd80      	pop	{r7, pc}

0800323c <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	4619      	mov	r1, r3
 800324a:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 800324e:	f7ff f907 	bl	8002460 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	885b      	ldrh	r3, [r3, #2]
 8003256:	0a1b      	lsrs	r3, r3, #8
 8003258:	b29b      	uxth	r3, r3
 800325a:	b2db      	uxtb	r3, r3
 800325c:	4619      	mov	r1, r3
 800325e:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8003262:	f7ff f8fd 	bl	8002460 <WIZCHIP_WRITE>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	885b      	ldrh	r3, [r3, #2]
 800326a:	b2db      	uxtb	r3, r3
 800326c:	4619      	mov	r1, r3
 800326e:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8003272:	f7ff f8f5 	bl	8002460 <WIZCHIP_WRITE>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 800327e:	b590      	push	{r4, r7, lr}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8003286:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 800328a:	f7ff f8b9 	bl	8002400 <WIZCHIP_READ>
 800328e:	4603      	mov	r3, r0
 8003290:	461a      	mov	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8003296:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 800329a:	f7ff f8b1 	bl	8002400 <WIZCHIP_READ>
 800329e:	4603      	mov	r3, r0
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	021b      	lsls	r3, r3, #8
 80032a4:	b29c      	uxth	r4, r3
 80032a6:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 80032aa:	f7ff f8a9 	bl	8002400 <WIZCHIP_READ>
 80032ae:	4603      	mov	r3, r0
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	4423      	add	r3, r4
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	805a      	strh	r2, [r3, #2]
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd90      	pop	{r4, r7, pc}
	...

080032c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c8:	4b08      	ldr	r3, [pc, #32]	; (80032ec <HAL_Init+0x28>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a07      	ldr	r2, [pc, #28]	; (80032ec <HAL_Init+0x28>)
 80032ce:	f043 0310 	orr.w	r3, r3, #16
 80032d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032d4:	2003      	movs	r0, #3
 80032d6:	f000 f8d1 	bl	800347c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032da:	2000      	movs	r0, #0
 80032dc:	f7fe fc0c 	bl	8001af8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032e0:	f7fe fb46 	bl	8001970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40022000 	.word	0x40022000

080032f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032f4:	4b05      	ldr	r3, [pc, #20]	; (800330c <HAL_IncTick+0x1c>)
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	461a      	mov	r2, r3
 80032fa:	4b05      	ldr	r3, [pc, #20]	; (8003310 <HAL_IncTick+0x20>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4413      	add	r3, r2
 8003300:	4a03      	ldr	r2, [pc, #12]	; (8003310 <HAL_IncTick+0x20>)
 8003302:	6013      	str	r3, [r2, #0]
}
 8003304:	bf00      	nop
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr
 800330c:	20000044 	.word	0x20000044
 8003310:	20002ca0 	.word	0x20002ca0

08003314 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  return uwTick;
 8003318:	4b02      	ldr	r3, [pc, #8]	; (8003324 <HAL_GetTick+0x10>)
 800331a:	681b      	ldr	r3, [r3, #0]
}
 800331c:	4618      	mov	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr
 8003324:	20002ca0 	.word	0x20002ca0

08003328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003338:	4b0c      	ldr	r3, [pc, #48]	; (800336c <__NVIC_SetPriorityGrouping+0x44>)
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003344:	4013      	ands	r3, r2
 8003346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003350:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800335a:	4a04      	ldr	r2, [pc, #16]	; (800336c <__NVIC_SetPriorityGrouping+0x44>)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	60d3      	str	r3, [r2, #12]
}
 8003360:	bf00      	nop
 8003362:	3714      	adds	r7, #20
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	e000ed00 	.word	0xe000ed00

08003370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003374:	4b04      	ldr	r3, [pc, #16]	; (8003388 <__NVIC_GetPriorityGrouping+0x18>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	0a1b      	lsrs	r3, r3, #8
 800337a:	f003 0307 	and.w	r3, r3, #7
}
 800337e:	4618      	mov	r0, r3
 8003380:	46bd      	mov	sp, r7
 8003382:	bc80      	pop	{r7}
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	e000ed00 	.word	0xe000ed00

0800338c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	4603      	mov	r3, r0
 8003394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339a:	2b00      	cmp	r3, #0
 800339c:	db0b      	blt.n	80033b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800339e:	79fb      	ldrb	r3, [r7, #7]
 80033a0:	f003 021f 	and.w	r2, r3, #31
 80033a4:	4906      	ldr	r1, [pc, #24]	; (80033c0 <__NVIC_EnableIRQ+0x34>)
 80033a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033aa:	095b      	lsrs	r3, r3, #5
 80033ac:	2001      	movs	r0, #1
 80033ae:	fa00 f202 	lsl.w	r2, r0, r2
 80033b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	e000e100 	.word	0xe000e100

080033c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	6039      	str	r1, [r7, #0]
 80033ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	db0a      	blt.n	80033ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	b2da      	uxtb	r2, r3
 80033dc:	490c      	ldr	r1, [pc, #48]	; (8003410 <__NVIC_SetPriority+0x4c>)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	0112      	lsls	r2, r2, #4
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	440b      	add	r3, r1
 80033e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033ec:	e00a      	b.n	8003404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	4908      	ldr	r1, [pc, #32]	; (8003414 <__NVIC_SetPriority+0x50>)
 80033f4:	79fb      	ldrb	r3, [r7, #7]
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	3b04      	subs	r3, #4
 80033fc:	0112      	lsls	r2, r2, #4
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	440b      	add	r3, r1
 8003402:	761a      	strb	r2, [r3, #24]
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	e000e100 	.word	0xe000e100
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003418:	b480      	push	{r7}
 800341a:	b089      	sub	sp, #36	; 0x24
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f1c3 0307 	rsb	r3, r3, #7
 8003432:	2b04      	cmp	r3, #4
 8003434:	bf28      	it	cs
 8003436:	2304      	movcs	r3, #4
 8003438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	3304      	adds	r3, #4
 800343e:	2b06      	cmp	r3, #6
 8003440:	d902      	bls.n	8003448 <NVIC_EncodePriority+0x30>
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	3b03      	subs	r3, #3
 8003446:	e000      	b.n	800344a <NVIC_EncodePriority+0x32>
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800344c:	f04f 32ff 	mov.w	r2, #4294967295
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43da      	mvns	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	401a      	ands	r2, r3
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003460:	f04f 31ff 	mov.w	r1, #4294967295
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	fa01 f303 	lsl.w	r3, r1, r3
 800346a:	43d9      	mvns	r1, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003470:	4313      	orrs	r3, r2
         );
}
 8003472:	4618      	mov	r0, r3
 8003474:	3724      	adds	r7, #36	; 0x24
 8003476:	46bd      	mov	sp, r7
 8003478:	bc80      	pop	{r7}
 800347a:	4770      	bx	lr

0800347c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7ff ff4f 	bl	8003328 <__NVIC_SetPriorityGrouping>
}
 800348a:	bf00      	nop
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003492:	b580      	push	{r7, lr}
 8003494:	b086      	sub	sp, #24
 8003496:	af00      	add	r7, sp, #0
 8003498:	4603      	mov	r3, r0
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607a      	str	r2, [r7, #4]
 800349e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034a4:	f7ff ff64 	bl	8003370 <__NVIC_GetPriorityGrouping>
 80034a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	68b9      	ldr	r1, [r7, #8]
 80034ae:	6978      	ldr	r0, [r7, #20]
 80034b0:	f7ff ffb2 	bl	8003418 <NVIC_EncodePriority>
 80034b4:	4602      	mov	r2, r0
 80034b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ba:	4611      	mov	r1, r2
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff81 	bl	80033c4 <__NVIC_SetPriority>
}
 80034c2:	bf00      	nop
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	4603      	mov	r3, r0
 80034d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff ff57 	bl	800338c <__NVIC_EnableIRQ>
}
 80034de:	bf00      	nop
 80034e0:	3708      	adds	r7, #8
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
	...

080034e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b08b      	sub	sp, #44	; 0x2c
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034f2:	2300      	movs	r3, #0
 80034f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034f6:	2300      	movs	r3, #0
 80034f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034fa:	e127      	b.n	800374c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034fc:	2201      	movs	r2, #1
 80034fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	69fa      	ldr	r2, [r7, #28]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	429a      	cmp	r2, r3
 8003516:	f040 8116 	bne.w	8003746 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b12      	cmp	r3, #18
 8003520:	d034      	beq.n	800358c <HAL_GPIO_Init+0xa4>
 8003522:	2b12      	cmp	r3, #18
 8003524:	d80d      	bhi.n	8003542 <HAL_GPIO_Init+0x5a>
 8003526:	2b02      	cmp	r3, #2
 8003528:	d02b      	beq.n	8003582 <HAL_GPIO_Init+0x9a>
 800352a:	2b02      	cmp	r3, #2
 800352c:	d804      	bhi.n	8003538 <HAL_GPIO_Init+0x50>
 800352e:	2b00      	cmp	r3, #0
 8003530:	d031      	beq.n	8003596 <HAL_GPIO_Init+0xae>
 8003532:	2b01      	cmp	r3, #1
 8003534:	d01c      	beq.n	8003570 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003536:	e048      	b.n	80035ca <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003538:	2b03      	cmp	r3, #3
 800353a:	d043      	beq.n	80035c4 <HAL_GPIO_Init+0xdc>
 800353c:	2b11      	cmp	r3, #17
 800353e:	d01b      	beq.n	8003578 <HAL_GPIO_Init+0x90>
          break;
 8003540:	e043      	b.n	80035ca <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003542:	4a89      	ldr	r2, [pc, #548]	; (8003768 <HAL_GPIO_Init+0x280>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d026      	beq.n	8003596 <HAL_GPIO_Init+0xae>
 8003548:	4a87      	ldr	r2, [pc, #540]	; (8003768 <HAL_GPIO_Init+0x280>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d806      	bhi.n	800355c <HAL_GPIO_Init+0x74>
 800354e:	4a87      	ldr	r2, [pc, #540]	; (800376c <HAL_GPIO_Init+0x284>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d020      	beq.n	8003596 <HAL_GPIO_Init+0xae>
 8003554:	4a86      	ldr	r2, [pc, #536]	; (8003770 <HAL_GPIO_Init+0x288>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d01d      	beq.n	8003596 <HAL_GPIO_Init+0xae>
          break;
 800355a:	e036      	b.n	80035ca <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800355c:	4a85      	ldr	r2, [pc, #532]	; (8003774 <HAL_GPIO_Init+0x28c>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d019      	beq.n	8003596 <HAL_GPIO_Init+0xae>
 8003562:	4a85      	ldr	r2, [pc, #532]	; (8003778 <HAL_GPIO_Init+0x290>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d016      	beq.n	8003596 <HAL_GPIO_Init+0xae>
 8003568:	4a84      	ldr	r2, [pc, #528]	; (800377c <HAL_GPIO_Init+0x294>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d013      	beq.n	8003596 <HAL_GPIO_Init+0xae>
          break;
 800356e:	e02c      	b.n	80035ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	623b      	str	r3, [r7, #32]
          break;
 8003576:	e028      	b.n	80035ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	3304      	adds	r3, #4
 800357e:	623b      	str	r3, [r7, #32]
          break;
 8003580:	e023      	b.n	80035ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	3308      	adds	r3, #8
 8003588:	623b      	str	r3, [r7, #32]
          break;
 800358a:	e01e      	b.n	80035ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	330c      	adds	r3, #12
 8003592:	623b      	str	r3, [r7, #32]
          break;
 8003594:	e019      	b.n	80035ca <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d102      	bne.n	80035a4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800359e:	2304      	movs	r3, #4
 80035a0:	623b      	str	r3, [r7, #32]
          break;
 80035a2:	e012      	b.n	80035ca <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d105      	bne.n	80035b8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035ac:	2308      	movs	r3, #8
 80035ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	69fa      	ldr	r2, [r7, #28]
 80035b4:	611a      	str	r2, [r3, #16]
          break;
 80035b6:	e008      	b.n	80035ca <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035b8:	2308      	movs	r3, #8
 80035ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69fa      	ldr	r2, [r7, #28]
 80035c0:	615a      	str	r2, [r3, #20]
          break;
 80035c2:	e002      	b.n	80035ca <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035c4:	2300      	movs	r3, #0
 80035c6:	623b      	str	r3, [r7, #32]
          break;
 80035c8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	2bff      	cmp	r3, #255	; 0xff
 80035ce:	d801      	bhi.n	80035d4 <HAL_GPIO_Init+0xec>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	e001      	b.n	80035d8 <HAL_GPIO_Init+0xf0>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3304      	adds	r3, #4
 80035d8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	2bff      	cmp	r3, #255	; 0xff
 80035de:	d802      	bhi.n	80035e6 <HAL_GPIO_Init+0xfe>
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	e002      	b.n	80035ec <HAL_GPIO_Init+0x104>
 80035e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e8:	3b08      	subs	r3, #8
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	210f      	movs	r1, #15
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	fa01 f303 	lsl.w	r3, r1, r3
 80035fa:	43db      	mvns	r3, r3
 80035fc:	401a      	ands	r2, r3
 80035fe:	6a39      	ldr	r1, [r7, #32]
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	431a      	orrs	r2, r3
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 8096 	beq.w	8003746 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800361a:	4b59      	ldr	r3, [pc, #356]	; (8003780 <HAL_GPIO_Init+0x298>)
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	4a58      	ldr	r2, [pc, #352]	; (8003780 <HAL_GPIO_Init+0x298>)
 8003620:	f043 0301 	orr.w	r3, r3, #1
 8003624:	6193      	str	r3, [r2, #24]
 8003626:	4b56      	ldr	r3, [pc, #344]	; (8003780 <HAL_GPIO_Init+0x298>)
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	60bb      	str	r3, [r7, #8]
 8003630:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003632:	4a54      	ldr	r2, [pc, #336]	; (8003784 <HAL_GPIO_Init+0x29c>)
 8003634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003636:	089b      	lsrs	r3, r3, #2
 8003638:	3302      	adds	r3, #2
 800363a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800363e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	f003 0303 	and.w	r3, r3, #3
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	220f      	movs	r2, #15
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	43db      	mvns	r3, r3
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	4013      	ands	r3, r2
 8003654:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a4b      	ldr	r2, [pc, #300]	; (8003788 <HAL_GPIO_Init+0x2a0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d013      	beq.n	8003686 <HAL_GPIO_Init+0x19e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a4a      	ldr	r2, [pc, #296]	; (800378c <HAL_GPIO_Init+0x2a4>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d00d      	beq.n	8003682 <HAL_GPIO_Init+0x19a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a49      	ldr	r2, [pc, #292]	; (8003790 <HAL_GPIO_Init+0x2a8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d007      	beq.n	800367e <HAL_GPIO_Init+0x196>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a48      	ldr	r2, [pc, #288]	; (8003794 <HAL_GPIO_Init+0x2ac>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d101      	bne.n	800367a <HAL_GPIO_Init+0x192>
 8003676:	2303      	movs	r3, #3
 8003678:	e006      	b.n	8003688 <HAL_GPIO_Init+0x1a0>
 800367a:	2304      	movs	r3, #4
 800367c:	e004      	b.n	8003688 <HAL_GPIO_Init+0x1a0>
 800367e:	2302      	movs	r3, #2
 8003680:	e002      	b.n	8003688 <HAL_GPIO_Init+0x1a0>
 8003682:	2301      	movs	r3, #1
 8003684:	e000      	b.n	8003688 <HAL_GPIO_Init+0x1a0>
 8003686:	2300      	movs	r3, #0
 8003688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800368a:	f002 0203 	and.w	r2, r2, #3
 800368e:	0092      	lsls	r2, r2, #2
 8003690:	4093      	lsls	r3, r2
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	4313      	orrs	r3, r2
 8003696:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003698:	493a      	ldr	r1, [pc, #232]	; (8003784 <HAL_GPIO_Init+0x29c>)
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	089b      	lsrs	r3, r3, #2
 800369e:	3302      	adds	r3, #2
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d006      	beq.n	80036c0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80036b2:	4b39      	ldr	r3, [pc, #228]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	4938      	ldr	r1, [pc, #224]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	600b      	str	r3, [r1, #0]
 80036be:	e006      	b.n	80036ce <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80036c0:	4b35      	ldr	r3, [pc, #212]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	4933      	ldr	r1, [pc, #204]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036ca:	4013      	ands	r3, r2
 80036cc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d006      	beq.n	80036e8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80036da:	4b2f      	ldr	r3, [pc, #188]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	492e      	ldr	r1, [pc, #184]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	604b      	str	r3, [r1, #4]
 80036e6:	e006      	b.n	80036f6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80036e8:	4b2b      	ldr	r3, [pc, #172]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	43db      	mvns	r3, r3
 80036f0:	4929      	ldr	r1, [pc, #164]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d006      	beq.n	8003710 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003702:	4b25      	ldr	r3, [pc, #148]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	4924      	ldr	r1, [pc, #144]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	4313      	orrs	r3, r2
 800370c:	608b      	str	r3, [r1, #8]
 800370e:	e006      	b.n	800371e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003710:	4b21      	ldr	r3, [pc, #132]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	43db      	mvns	r3, r3
 8003718:	491f      	ldr	r1, [pc, #124]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 800371a:	4013      	ands	r3, r2
 800371c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d006      	beq.n	8003738 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800372a:	4b1b      	ldr	r3, [pc, #108]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	491a      	ldr	r1, [pc, #104]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	4313      	orrs	r3, r2
 8003734:	60cb      	str	r3, [r1, #12]
 8003736:	e006      	b.n	8003746 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003738:	4b17      	ldr	r3, [pc, #92]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	43db      	mvns	r3, r3
 8003740:	4915      	ldr	r1, [pc, #84]	; (8003798 <HAL_GPIO_Init+0x2b0>)
 8003742:	4013      	ands	r3, r2
 8003744:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	3301      	adds	r3, #1
 800374a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	fa22 f303 	lsr.w	r3, r2, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	f47f aed0 	bne.w	80034fc <HAL_GPIO_Init+0x14>
  }
}
 800375c:	bf00      	nop
 800375e:	372c      	adds	r7, #44	; 0x2c
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	10210000 	.word	0x10210000
 800376c:	10110000 	.word	0x10110000
 8003770:	10120000 	.word	0x10120000
 8003774:	10310000 	.word	0x10310000
 8003778:	10320000 	.word	0x10320000
 800377c:	10220000 	.word	0x10220000
 8003780:	40021000 	.word	0x40021000
 8003784:	40010000 	.word	0x40010000
 8003788:	40010800 	.word	0x40010800
 800378c:	40010c00 	.word	0x40010c00
 8003790:	40011000 	.word	0x40011000
 8003794:	40011400 	.word	0x40011400
 8003798:	40010400 	.word	0x40010400

0800379c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	460b      	mov	r3, r1
 80037a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	887b      	ldrh	r3, [r7, #2]
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037b4:	2301      	movs	r3, #1
 80037b6:	73fb      	strb	r3, [r7, #15]
 80037b8:	e001      	b.n	80037be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037ba:	2300      	movs	r3, #0
 80037bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037be:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bc80      	pop	{r7}
 80037c8:	4770      	bx	lr

080037ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ca:	b480      	push	{r7}
 80037cc:	b083      	sub	sp, #12
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
 80037d2:	460b      	mov	r3, r1
 80037d4:	807b      	strh	r3, [r7, #2]
 80037d6:	4613      	mov	r3, r2
 80037d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037da:	787b      	ldrb	r3, [r7, #1]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d003      	beq.n	80037e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037e0:	887a      	ldrh	r2, [r7, #2]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80037e6:	e003      	b.n	80037f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80037e8:	887b      	ldrh	r3, [r7, #2]
 80037ea:	041a      	lsls	r2, r3, #16
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	611a      	str	r2, [r3, #16]
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bc80      	pop	{r7}
 80037f8:	4770      	bx	lr
	...

080037fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e11f      	b.n	8003a4e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d106      	bne.n	8003828 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7fe f8dc 	bl	80019e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2224      	movs	r2, #36	; 0x24
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0201 	bic.w	r2, r2, #1
 800383e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800384e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800385e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003860:	f000 fcda 	bl	8004218 <HAL_RCC_GetPCLK1Freq>
 8003864:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	4a7b      	ldr	r2, [pc, #492]	; (8003a58 <HAL_I2C_Init+0x25c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d807      	bhi.n	8003880 <HAL_I2C_Init+0x84>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4a7a      	ldr	r2, [pc, #488]	; (8003a5c <HAL_I2C_Init+0x260>)
 8003874:	4293      	cmp	r3, r2
 8003876:	bf94      	ite	ls
 8003878:	2301      	movls	r3, #1
 800387a:	2300      	movhi	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	e006      	b.n	800388e <HAL_I2C_Init+0x92>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	4a77      	ldr	r2, [pc, #476]	; (8003a60 <HAL_I2C_Init+0x264>)
 8003884:	4293      	cmp	r3, r2
 8003886:	bf94      	ite	ls
 8003888:	2301      	movls	r3, #1
 800388a:	2300      	movhi	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e0db      	b.n	8003a4e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	4a72      	ldr	r2, [pc, #456]	; (8003a64 <HAL_I2C_Init+0x268>)
 800389a:	fba2 2303 	umull	r2, r3, r2, r3
 800389e:	0c9b      	lsrs	r3, r3, #18
 80038a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	4a64      	ldr	r2, [pc, #400]	; (8003a58 <HAL_I2C_Init+0x25c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d802      	bhi.n	80038d0 <HAL_I2C_Init+0xd4>
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	3301      	adds	r3, #1
 80038ce:	e009      	b.n	80038e4 <HAL_I2C_Init+0xe8>
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038d6:	fb02 f303 	mul.w	r3, r2, r3
 80038da:	4a63      	ldr	r2, [pc, #396]	; (8003a68 <HAL_I2C_Init+0x26c>)
 80038dc:	fba2 2303 	umull	r2, r3, r2, r3
 80038e0:	099b      	lsrs	r3, r3, #6
 80038e2:	3301      	adds	r3, #1
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	6812      	ldr	r2, [r2, #0]
 80038e8:	430b      	orrs	r3, r1
 80038ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80038f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	4956      	ldr	r1, [pc, #344]	; (8003a58 <HAL_I2C_Init+0x25c>)
 8003900:	428b      	cmp	r3, r1
 8003902:	d80d      	bhi.n	8003920 <HAL_I2C_Init+0x124>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	1e59      	subs	r1, r3, #1
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003912:	3301      	adds	r3, #1
 8003914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003918:	2b04      	cmp	r3, #4
 800391a:	bf38      	it	cc
 800391c:	2304      	movcc	r3, #4
 800391e:	e04f      	b.n	80039c0 <HAL_I2C_Init+0x1c4>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d111      	bne.n	800394c <HAL_I2C_Init+0x150>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	1e58      	subs	r0, r3, #1
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6859      	ldr	r1, [r3, #4]
 8003930:	460b      	mov	r3, r1
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	440b      	add	r3, r1
 8003936:	fbb0 f3f3 	udiv	r3, r0, r3
 800393a:	3301      	adds	r3, #1
 800393c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003940:	2b00      	cmp	r3, #0
 8003942:	bf0c      	ite	eq
 8003944:	2301      	moveq	r3, #1
 8003946:	2300      	movne	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	e012      	b.n	8003972 <HAL_I2C_Init+0x176>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1e58      	subs	r0, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6859      	ldr	r1, [r3, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	0099      	lsls	r1, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003962:	3301      	adds	r3, #1
 8003964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003968:	2b00      	cmp	r3, #0
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_I2C_Init+0x17e>
 8003976:	2301      	movs	r3, #1
 8003978:	e022      	b.n	80039c0 <HAL_I2C_Init+0x1c4>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10e      	bne.n	80039a0 <HAL_I2C_Init+0x1a4>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	1e58      	subs	r0, r3, #1
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6859      	ldr	r1, [r3, #4]
 800398a:	460b      	mov	r3, r1
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	440b      	add	r3, r1
 8003990:	fbb0 f3f3 	udiv	r3, r0, r3
 8003994:	3301      	adds	r3, #1
 8003996:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800399a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800399e:	e00f      	b.n	80039c0 <HAL_I2C_Init+0x1c4>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	1e58      	subs	r0, r3, #1
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6859      	ldr	r1, [r3, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	0099      	lsls	r1, r3, #2
 80039b0:	440b      	add	r3, r1
 80039b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80039b6:	3301      	adds	r3, #1
 80039b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039c0:	6879      	ldr	r1, [r7, #4]
 80039c2:	6809      	ldr	r1, [r1, #0]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69da      	ldr	r2, [r3, #28]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80039ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6911      	ldr	r1, [r2, #16]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	68d2      	ldr	r2, [r2, #12]
 80039fa:	4311      	orrs	r1, r2
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6812      	ldr	r2, [r2, #0]
 8003a00:	430b      	orrs	r3, r1
 8003a02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	695a      	ldr	r2, [r3, #20]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f042 0201 	orr.w	r2, r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2220      	movs	r2, #32
 8003a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	000186a0 	.word	0x000186a0
 8003a5c:	001e847f 	.word	0x001e847f
 8003a60:	003d08ff 	.word	0x003d08ff
 8003a64:	431bde83 	.word	0x431bde83
 8003a68:	10624dd3 	.word	0x10624dd3

08003a6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e26c      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 8087 	beq.w	8003b9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a8c:	4b92      	ldr	r3, [pc, #584]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f003 030c 	and.w	r3, r3, #12
 8003a94:	2b04      	cmp	r3, #4
 8003a96:	d00c      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a98:	4b8f      	ldr	r3, [pc, #572]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 030c 	and.w	r3, r3, #12
 8003aa0:	2b08      	cmp	r3, #8
 8003aa2:	d112      	bne.n	8003aca <HAL_RCC_OscConfig+0x5e>
 8003aa4:	4b8c      	ldr	r3, [pc, #560]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ab0:	d10b      	bne.n	8003aca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab2:	4b89      	ldr	r3, [pc, #548]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d06c      	beq.n	8003b98 <HAL_RCC_OscConfig+0x12c>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d168      	bne.n	8003b98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e246      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ad2:	d106      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x76>
 8003ad4:	4b80      	ldr	r3, [pc, #512]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a7f      	ldr	r2, [pc, #508]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ada:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	e02e      	b.n	8003b40 <HAL_RCC_OscConfig+0xd4>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10c      	bne.n	8003b04 <HAL_RCC_OscConfig+0x98>
 8003aea:	4b7b      	ldr	r3, [pc, #492]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a7a      	ldr	r2, [pc, #488]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003af0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003af4:	6013      	str	r3, [r2, #0]
 8003af6:	4b78      	ldr	r3, [pc, #480]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a77      	ldr	r2, [pc, #476]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003afc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b00:	6013      	str	r3, [r2, #0]
 8003b02:	e01d      	b.n	8003b40 <HAL_RCC_OscConfig+0xd4>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCC_OscConfig+0xbc>
 8003b0e:	4b72      	ldr	r3, [pc, #456]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a71      	ldr	r2, [pc, #452]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	4b6f      	ldr	r3, [pc, #444]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a6e      	ldr	r2, [pc, #440]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	e00b      	b.n	8003b40 <HAL_RCC_OscConfig+0xd4>
 8003b28:	4b6b      	ldr	r3, [pc, #428]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a6a      	ldr	r2, [pc, #424]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b32:	6013      	str	r3, [r2, #0]
 8003b34:	4b68      	ldr	r3, [pc, #416]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a67      	ldr	r2, [pc, #412]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d013      	beq.n	8003b70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b48:	f7ff fbe4 	bl	8003314 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b50:	f7ff fbe0 	bl	8003314 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b64      	cmp	r3, #100	; 0x64
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e1fa      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b62:	4b5d      	ldr	r3, [pc, #372]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0f0      	beq.n	8003b50 <HAL_RCC_OscConfig+0xe4>
 8003b6e:	e014      	b.n	8003b9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b70:	f7ff fbd0 	bl	8003314 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b78:	f7ff fbcc 	bl	8003314 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b64      	cmp	r3, #100	; 0x64
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e1e6      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b8a:	4b53      	ldr	r3, [pc, #332]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f0      	bne.n	8003b78 <HAL_RCC_OscConfig+0x10c>
 8003b96:	e000      	b.n	8003b9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d063      	beq.n	8003c6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ba6:	4b4c      	ldr	r3, [pc, #304]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 030c 	and.w	r3, r3, #12
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00b      	beq.n	8003bca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003bb2:	4b49      	ldr	r3, [pc, #292]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	2b08      	cmp	r3, #8
 8003bbc:	d11c      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x18c>
 8003bbe:	4b46      	ldr	r3, [pc, #280]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d116      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bca:	4b43      	ldr	r3, [pc, #268]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d005      	beq.n	8003be2 <HAL_RCC_OscConfig+0x176>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d001      	beq.n	8003be2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e1ba      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003be2:	4b3d      	ldr	r3, [pc, #244]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	4939      	ldr	r1, [pc, #228]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bf6:	e03a      	b.n	8003c6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d020      	beq.n	8003c42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c00:	4b36      	ldr	r3, [pc, #216]	; (8003cdc <HAL_RCC_OscConfig+0x270>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c06:	f7ff fb85 	bl	8003314 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c0e:	f7ff fb81 	bl	8003314 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e19b      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c20:	4b2d      	ldr	r3, [pc, #180]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0f0      	beq.n	8003c0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c2c:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	4927      	ldr	r1, [pc, #156]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	600b      	str	r3, [r1, #0]
 8003c40:	e015      	b.n	8003c6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c42:	4b26      	ldr	r3, [pc, #152]	; (8003cdc <HAL_RCC_OscConfig+0x270>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7ff fb64 	bl	8003314 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c50:	f7ff fb60 	bl	8003314 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e17a      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c62:	4b1d      	ldr	r3, [pc, #116]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d03a      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d019      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c82:	4b17      	ldr	r3, [pc, #92]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003c84:	2201      	movs	r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c88:	f7ff fb44 	bl	8003314 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c90:	f7ff fb40 	bl	8003314 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e15a      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ca2:	4b0d      	ldr	r3, [pc, #52]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d0f0      	beq.n	8003c90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003cae:	2001      	movs	r0, #1
 8003cb0:	f000 fb0a 	bl	80042c8 <RCC_Delay>
 8003cb4:	e01c      	b.n	8003cf0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cbc:	f7ff fb2a 	bl	8003314 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cc2:	e00f      	b.n	8003ce4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cc4:	f7ff fb26 	bl	8003314 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d908      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e140      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
 8003cd6:	bf00      	nop
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	42420000 	.word	0x42420000
 8003ce0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ce4:	4b9e      	ldr	r3, [pc, #632]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1e9      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80a6 	beq.w	8003e4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d02:	4b97      	ldr	r3, [pc, #604]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10d      	bne.n	8003d2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d0e:	4b94      	ldr	r3, [pc, #592]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	4a93      	ldr	r2, [pc, #588]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d18:	61d3      	str	r3, [r2, #28]
 8003d1a:	4b91      	ldr	r3, [pc, #580]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d22:	60bb      	str	r3, [r7, #8]
 8003d24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d26:	2301      	movs	r3, #1
 8003d28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d2a:	4b8e      	ldr	r3, [pc, #568]	; (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d118      	bne.n	8003d68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d36:	4b8b      	ldr	r3, [pc, #556]	; (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a8a      	ldr	r2, [pc, #552]	; (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d42:	f7ff fae7 	bl	8003314 <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d48:	e008      	b.n	8003d5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d4a:	f7ff fae3 	bl	8003314 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	2b64      	cmp	r3, #100	; 0x64
 8003d56:	d901      	bls.n	8003d5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e0fd      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d5c:	4b81      	ldr	r3, [pc, #516]	; (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d0f0      	beq.n	8003d4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d106      	bne.n	8003d7e <HAL_RCC_OscConfig+0x312>
 8003d70:	4b7b      	ldr	r3, [pc, #492]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	4a7a      	ldr	r2, [pc, #488]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d76:	f043 0301 	orr.w	r3, r3, #1
 8003d7a:	6213      	str	r3, [r2, #32]
 8003d7c:	e02d      	b.n	8003dda <HAL_RCC_OscConfig+0x36e>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10c      	bne.n	8003da0 <HAL_RCC_OscConfig+0x334>
 8003d86:	4b76      	ldr	r3, [pc, #472]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	4a75      	ldr	r2, [pc, #468]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d8c:	f023 0301 	bic.w	r3, r3, #1
 8003d90:	6213      	str	r3, [r2, #32]
 8003d92:	4b73      	ldr	r3, [pc, #460]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	4a72      	ldr	r2, [pc, #456]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003d98:	f023 0304 	bic.w	r3, r3, #4
 8003d9c:	6213      	str	r3, [r2, #32]
 8003d9e:	e01c      	b.n	8003dda <HAL_RCC_OscConfig+0x36e>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2b05      	cmp	r3, #5
 8003da6:	d10c      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x356>
 8003da8:	4b6d      	ldr	r3, [pc, #436]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	4a6c      	ldr	r2, [pc, #432]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003dae:	f043 0304 	orr.w	r3, r3, #4
 8003db2:	6213      	str	r3, [r2, #32]
 8003db4:	4b6a      	ldr	r3, [pc, #424]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	4a69      	ldr	r2, [pc, #420]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003dba:	f043 0301 	orr.w	r3, r3, #1
 8003dbe:	6213      	str	r3, [r2, #32]
 8003dc0:	e00b      	b.n	8003dda <HAL_RCC_OscConfig+0x36e>
 8003dc2:	4b67      	ldr	r3, [pc, #412]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	4a66      	ldr	r2, [pc, #408]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003dc8:	f023 0301 	bic.w	r3, r3, #1
 8003dcc:	6213      	str	r3, [r2, #32]
 8003dce:	4b64      	ldr	r3, [pc, #400]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	4a63      	ldr	r2, [pc, #396]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003dd4:	f023 0304 	bic.w	r3, r3, #4
 8003dd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d015      	beq.n	8003e0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de2:	f7ff fa97 	bl	8003314 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003de8:	e00a      	b.n	8003e00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dea:	f7ff fa93 	bl	8003314 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e0ab      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e00:	4b57      	ldr	r3, [pc, #348]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d0ee      	beq.n	8003dea <HAL_RCC_OscConfig+0x37e>
 8003e0c:	e014      	b.n	8003e38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0e:	f7ff fa81 	bl	8003314 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e14:	e00a      	b.n	8003e2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e16:	f7ff fa7d 	bl	8003314 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d901      	bls.n	8003e2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e095      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e2c:	4b4c      	ldr	r3, [pc, #304]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1ee      	bne.n	8003e16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e38:	7dfb      	ldrb	r3, [r7, #23]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d105      	bne.n	8003e4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e3e:	4b48      	ldr	r3, [pc, #288]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	4a47      	ldr	r2, [pc, #284]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003e44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f000 8081 	beq.w	8003f56 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e54:	4b42      	ldr	r3, [pc, #264]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f003 030c 	and.w	r3, r3, #12
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d061      	beq.n	8003f24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	69db      	ldr	r3, [r3, #28]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d146      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e68:	4b3f      	ldr	r3, [pc, #252]	; (8003f68 <HAL_RCC_OscConfig+0x4fc>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6e:	f7ff fa51 	bl	8003314 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e76:	f7ff fa4d 	bl	8003314 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e067      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e88:	4b35      	ldr	r3, [pc, #212]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1f0      	bne.n	8003e76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e9c:	d108      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e9e:	4b30      	ldr	r3, [pc, #192]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	492d      	ldr	r1, [pc, #180]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eb0:	4b2b      	ldr	r3, [pc, #172]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a19      	ldr	r1, [r3, #32]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	4927      	ldr	r1, [pc, #156]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ec8:	4b27      	ldr	r3, [pc, #156]	; (8003f68 <HAL_RCC_OscConfig+0x4fc>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ece:	f7ff fa21 	bl	8003314 <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ed4:	e008      	b.n	8003ee8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ed6:	f7ff fa1d 	bl	8003314 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e037      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ee8:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0f0      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x46a>
 8003ef4:	e02f      	b.n	8003f56 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef6:	4b1c      	ldr	r3, [pc, #112]	; (8003f68 <HAL_RCC_OscConfig+0x4fc>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efc:	f7ff fa0a 	bl	8003314 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f04:	f7ff fa06 	bl	8003314 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e020      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f16:	4b12      	ldr	r3, [pc, #72]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x498>
 8003f22:	e018      	b.n	8003f56 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d101      	bne.n	8003f30 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e013      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f30:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <HAL_RCC_OscConfig+0x4f4>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a1b      	ldr	r3, [r3, #32]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d106      	bne.n	8003f52 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d001      	beq.n	8003f56 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40021000 	.word	0x40021000
 8003f64:	40007000 	.word	0x40007000
 8003f68:	42420060 	.word	0x42420060

08003f6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0d0      	b.n	8004122 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f80:	4b6a      	ldr	r3, [pc, #424]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d910      	bls.n	8003fb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f8e:	4b67      	ldr	r3, [pc, #412]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f023 0207 	bic.w	r2, r3, #7
 8003f96:	4965      	ldr	r1, [pc, #404]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f9e:	4b63      	ldr	r3, [pc, #396]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0307 	and.w	r3, r3, #7
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d001      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e0b8      	b.n	8004122 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d020      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0304 	and.w	r3, r3, #4
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d005      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fc8:	4b59      	ldr	r3, [pc, #356]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	4a58      	ldr	r2, [pc, #352]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8003fce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003fd2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d005      	beq.n	8003fec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fe0:	4b53      	ldr	r3, [pc, #332]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	4a52      	ldr	r2, [pc, #328]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003fea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fec:	4b50      	ldr	r3, [pc, #320]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	494d      	ldr	r1, [pc, #308]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b00      	cmp	r3, #0
 8004008:	d040      	beq.n	800408c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d107      	bne.n	8004022 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004012:	4b47      	ldr	r3, [pc, #284]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d115      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e07f      	b.n	8004122 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	2b02      	cmp	r3, #2
 8004028:	d107      	bne.n	800403a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402a:	4b41      	ldr	r3, [pc, #260]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d109      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e073      	b.n	8004122 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800403a:	4b3d      	ldr	r3, [pc, #244]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e06b      	b.n	8004122 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800404a:	4b39      	ldr	r3, [pc, #228]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f023 0203 	bic.w	r2, r3, #3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4936      	ldr	r1, [pc, #216]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8004058:	4313      	orrs	r3, r2
 800405a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800405c:	f7ff f95a 	bl	8003314 <HAL_GetTick>
 8004060:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004062:	e00a      	b.n	800407a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004064:	f7ff f956 	bl	8003314 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d901      	bls.n	800407a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e053      	b.n	8004122 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800407a:	4b2d      	ldr	r3, [pc, #180]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f003 020c 	and.w	r2, r3, #12
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	429a      	cmp	r2, r3
 800408a:	d1eb      	bne.n	8004064 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800408c:	4b27      	ldr	r3, [pc, #156]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d210      	bcs.n	80040bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409a:	4b24      	ldr	r3, [pc, #144]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f023 0207 	bic.w	r2, r3, #7
 80040a2:	4922      	ldr	r1, [pc, #136]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040aa:	4b20      	ldr	r3, [pc, #128]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d001      	beq.n	80040bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e032      	b.n	8004122 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d008      	beq.n	80040da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c8:	4b19      	ldr	r3, [pc, #100]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	4916      	ldr	r1, [pc, #88]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0308 	and.w	r3, r3, #8
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d009      	beq.n	80040fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040e6:	4b12      	ldr	r3, [pc, #72]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	00db      	lsls	r3, r3, #3
 80040f4:	490e      	ldr	r1, [pc, #56]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040fa:	f000 f821 	bl	8004140 <HAL_RCC_GetSysClockFreq>
 80040fe:	4601      	mov	r1, r0
 8004100:	4b0b      	ldr	r3, [pc, #44]	; (8004130 <HAL_RCC_ClockConfig+0x1c4>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	091b      	lsrs	r3, r3, #4
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	4a0a      	ldr	r2, [pc, #40]	; (8004134 <HAL_RCC_ClockConfig+0x1c8>)
 800410c:	5cd3      	ldrb	r3, [r2, r3]
 800410e:	fa21 f303 	lsr.w	r3, r1, r3
 8004112:	4a09      	ldr	r2, [pc, #36]	; (8004138 <HAL_RCC_ClockConfig+0x1cc>)
 8004114:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004116:	4b09      	ldr	r3, [pc, #36]	; (800413c <HAL_RCC_ClockConfig+0x1d0>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f7fd fcec 	bl	8001af8 <HAL_InitTick>

  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	40022000 	.word	0x40022000
 8004130:	40021000 	.word	0x40021000
 8004134:	080085f8 	.word	0x080085f8
 8004138:	20000018 	.word	0x20000018
 800413c:	20000040 	.word	0x20000040

08004140 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004140:	b490      	push	{r4, r7}
 8004142:	b08a      	sub	sp, #40	; 0x28
 8004144:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004146:	4b2a      	ldr	r3, [pc, #168]	; (80041f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004148:	1d3c      	adds	r4, r7, #4
 800414a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800414c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004150:	4b28      	ldr	r3, [pc, #160]	; (80041f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004152:	881b      	ldrh	r3, [r3, #0]
 8004154:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004156:	2300      	movs	r3, #0
 8004158:	61fb      	str	r3, [r7, #28]
 800415a:	2300      	movs	r3, #0
 800415c:	61bb      	str	r3, [r7, #24]
 800415e:	2300      	movs	r3, #0
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
 8004162:	2300      	movs	r3, #0
 8004164:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004166:	2300      	movs	r3, #0
 8004168:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800416a:	4b23      	ldr	r3, [pc, #140]	; (80041f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	f003 030c 	and.w	r3, r3, #12
 8004176:	2b04      	cmp	r3, #4
 8004178:	d002      	beq.n	8004180 <HAL_RCC_GetSysClockFreq+0x40>
 800417a:	2b08      	cmp	r3, #8
 800417c:	d003      	beq.n	8004186 <HAL_RCC_GetSysClockFreq+0x46>
 800417e:	e02d      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004180:	4b1e      	ldr	r3, [pc, #120]	; (80041fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004182:	623b      	str	r3, [r7, #32]
      break;
 8004184:	e02d      	b.n	80041e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	0c9b      	lsrs	r3, r3, #18
 800418a:	f003 030f 	and.w	r3, r3, #15
 800418e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004192:	4413      	add	r3, r2
 8004194:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004198:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d013      	beq.n	80041cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041a4:	4b14      	ldr	r3, [pc, #80]	; (80041f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	0c5b      	lsrs	r3, r3, #17
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80041b2:	4413      	add	r3, r2
 80041b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80041b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	4a0f      	ldr	r2, [pc, #60]	; (80041fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80041be:	fb02 f203 	mul.w	r2, r2, r3
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c8:	627b      	str	r3, [r7, #36]	; 0x24
 80041ca:	e004      	b.n	80041d6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	4a0c      	ldr	r2, [pc, #48]	; (8004200 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041d0:	fb02 f303 	mul.w	r3, r2, r3
 80041d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	623b      	str	r3, [r7, #32]
      break;
 80041da:	e002      	b.n	80041e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041dc:	4b07      	ldr	r3, [pc, #28]	; (80041fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80041de:	623b      	str	r3, [r7, #32]
      break;
 80041e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041e2:	6a3b      	ldr	r3, [r7, #32]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3728      	adds	r7, #40	; 0x28
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bc90      	pop	{r4, r7}
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	08008518 	.word	0x08008518
 80041f4:	08008528 	.word	0x08008528
 80041f8:	40021000 	.word	0x40021000
 80041fc:	007a1200 	.word	0x007a1200
 8004200:	003d0900 	.word	0x003d0900

08004204 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004204:	b480      	push	{r7}
 8004206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004208:	4b02      	ldr	r3, [pc, #8]	; (8004214 <HAL_RCC_GetHCLKFreq+0x10>)
 800420a:	681b      	ldr	r3, [r3, #0]
}
 800420c:	4618      	mov	r0, r3
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr
 8004214:	20000018 	.word	0x20000018

08004218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800421c:	f7ff fff2 	bl	8004204 <HAL_RCC_GetHCLKFreq>
 8004220:	4601      	mov	r1, r0
 8004222:	4b05      	ldr	r3, [pc, #20]	; (8004238 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	0a1b      	lsrs	r3, r3, #8
 8004228:	f003 0307 	and.w	r3, r3, #7
 800422c:	4a03      	ldr	r2, [pc, #12]	; (800423c <HAL_RCC_GetPCLK1Freq+0x24>)
 800422e:	5cd3      	ldrb	r3, [r2, r3]
 8004230:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004234:	4618      	mov	r0, r3
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40021000 	.word	0x40021000
 800423c:	08008608 	.word	0x08008608

08004240 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004244:	f7ff ffde 	bl	8004204 <HAL_RCC_GetHCLKFreq>
 8004248:	4601      	mov	r1, r0
 800424a:	4b05      	ldr	r3, [pc, #20]	; (8004260 <HAL_RCC_GetPCLK2Freq+0x20>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	0adb      	lsrs	r3, r3, #11
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	4a03      	ldr	r2, [pc, #12]	; (8004264 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004256:	5cd3      	ldrb	r3, [r2, r3]
 8004258:	fa21 f303 	lsr.w	r3, r1, r3
}
 800425c:	4618      	mov	r0, r3
 800425e:	bd80      	pop	{r7, pc}
 8004260:	40021000 	.word	0x40021000
 8004264:	08008608 	.word	0x08008608

08004268 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	220f      	movs	r2, #15
 8004276:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004278:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <HAL_RCC_GetClockConfig+0x58>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f003 0203 	and.w	r2, r3, #3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004284:	4b0e      	ldr	r3, [pc, #56]	; (80042c0 <HAL_RCC_GetClockConfig+0x58>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004290:	4b0b      	ldr	r3, [pc, #44]	; (80042c0 <HAL_RCC_GetClockConfig+0x58>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800429c:	4b08      	ldr	r3, [pc, #32]	; (80042c0 <HAL_RCC_GetClockConfig+0x58>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	08db      	lsrs	r3, r3, #3
 80042a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042aa:	4b06      	ldr	r3, [pc, #24]	; (80042c4 <HAL_RCC_GetClockConfig+0x5c>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0207 	and.w	r2, r3, #7
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bc80      	pop	{r7}
 80042be:	4770      	bx	lr
 80042c0:	40021000 	.word	0x40021000
 80042c4:	40022000 	.word	0x40022000

080042c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042d0:	4b0a      	ldr	r3, [pc, #40]	; (80042fc <RCC_Delay+0x34>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a0a      	ldr	r2, [pc, #40]	; (8004300 <RCC_Delay+0x38>)
 80042d6:	fba2 2303 	umull	r2, r3, r2, r3
 80042da:	0a5b      	lsrs	r3, r3, #9
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	fb02 f303 	mul.w	r3, r2, r3
 80042e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042e4:	bf00      	nop
  }
  while (Delay --);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1e5a      	subs	r2, r3, #1
 80042ea:	60fa      	str	r2, [r7, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1f9      	bne.n	80042e4 <RCC_Delay+0x1c>
}
 80042f0:	bf00      	nop
 80042f2:	3714      	adds	r7, #20
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	20000018 	.word	0x20000018
 8004300:	10624dd3 	.word	0x10624dd3

08004304 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e076      	b.n	8004404 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431a:	2b00      	cmp	r3, #0
 800431c:	d108      	bne.n	8004330 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004326:	d009      	beq.n	800433c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	61da      	str	r2, [r3, #28]
 800432e:	e005      	b.n	800433c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d106      	bne.n	800435c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7fd fb82 	bl	8001a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004372:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004384:	431a      	orrs	r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	431a      	orrs	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	431a      	orrs	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043ac:	431a      	orrs	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043b6:	431a      	orrs	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c0:	ea42 0103 	orr.w	r1, r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	0c1a      	lsrs	r2, r3, #16
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f002 0204 	and.w	r2, r2, #4
 80043e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	69da      	ldr	r2, [r3, #28]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3708      	adds	r7, #8
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b08c      	sub	sp, #48	; 0x30
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800441a:	2301      	movs	r3, #1
 800441c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800441e:	2300      	movs	r3, #0
 8004420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800442a:	2b01      	cmp	r3, #1
 800442c:	d101      	bne.n	8004432 <HAL_SPI_TransmitReceive+0x26>
 800442e:	2302      	movs	r3, #2
 8004430:	e18a      	b.n	8004748 <HAL_SPI_TransmitReceive+0x33c>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800443a:	f7fe ff6b 	bl	8003314 <HAL_GetTick>
 800443e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004450:	887b      	ldrh	r3, [r7, #2]
 8004452:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004454:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004458:	2b01      	cmp	r3, #1
 800445a:	d00f      	beq.n	800447c <HAL_SPI_TransmitReceive+0x70>
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004462:	d107      	bne.n	8004474 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d103      	bne.n	8004474 <HAL_SPI_TransmitReceive+0x68>
 800446c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004470:	2b04      	cmp	r3, #4
 8004472:	d003      	beq.n	800447c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004474:	2302      	movs	r3, #2
 8004476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800447a:	e15b      	b.n	8004734 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d005      	beq.n	800448e <HAL_SPI_TransmitReceive+0x82>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d002      	beq.n	800448e <HAL_SPI_TransmitReceive+0x82>
 8004488:	887b      	ldrh	r3, [r7, #2]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d103      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004494:	e14e      	b.n	8004734 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d003      	beq.n	80044aa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2205      	movs	r2, #5
 80044a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	887a      	ldrh	r2, [r7, #2]
 80044ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	887a      	ldrh	r2, [r7, #2]
 80044c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	887a      	ldrh	r2, [r7, #2]
 80044cc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	887a      	ldrh	r2, [r7, #2]
 80044d2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ea:	2b40      	cmp	r3, #64	; 0x40
 80044ec:	d007      	beq.n	80044fe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004506:	d178      	bne.n	80045fa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d002      	beq.n	8004516 <HAL_SPI_TransmitReceive+0x10a>
 8004510:	8b7b      	ldrh	r3, [r7, #26]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d166      	bne.n	80045e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451a:	881a      	ldrh	r2, [r3, #0]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004526:	1c9a      	adds	r2, r3, #2
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800453a:	e053      	b.n	80045e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b02      	cmp	r3, #2
 8004548:	d11b      	bne.n	8004582 <HAL_SPI_TransmitReceive+0x176>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800454e:	b29b      	uxth	r3, r3
 8004550:	2b00      	cmp	r3, #0
 8004552:	d016      	beq.n	8004582 <HAL_SPI_TransmitReceive+0x176>
 8004554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004556:	2b01      	cmp	r3, #1
 8004558:	d113      	bne.n	8004582 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455e:	881a      	ldrh	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456a:	1c9a      	adds	r2, r3, #2
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004574:	b29b      	uxth	r3, r3
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b01      	cmp	r3, #1
 800458e:	d119      	bne.n	80045c4 <HAL_SPI_TransmitReceive+0x1b8>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d014      	beq.n	80045c4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68da      	ldr	r2, [r3, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a4:	b292      	uxth	r2, r2
 80045a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ac:	1c9a      	adds	r2, r3, #2
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	3b01      	subs	r3, #1
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045c0:	2301      	movs	r3, #1
 80045c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80045c4:	f7fe fea6 	bl	8003314 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d807      	bhi.n	80045e4 <HAL_SPI_TransmitReceive+0x1d8>
 80045d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045da:	d003      	beq.n	80045e4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80045e2:	e0a7      	b.n	8004734 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1a6      	bne.n	800453c <HAL_SPI_TransmitReceive+0x130>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1a1      	bne.n	800453c <HAL_SPI_TransmitReceive+0x130>
 80045f8:	e07c      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d002      	beq.n	8004608 <HAL_SPI_TransmitReceive+0x1fc>
 8004602:	8b7b      	ldrh	r3, [r7, #26]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d16b      	bne.n	80046e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	330c      	adds	r3, #12
 8004612:	7812      	ldrb	r2, [r2, #0]
 8004614:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004624:	b29b      	uxth	r3, r3
 8004626:	3b01      	subs	r3, #1
 8004628:	b29a      	uxth	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800462e:	e057      	b.n	80046e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b02      	cmp	r3, #2
 800463c:	d11c      	bne.n	8004678 <HAL_SPI_TransmitReceive+0x26c>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	d017      	beq.n	8004678 <HAL_SPI_TransmitReceive+0x26c>
 8004648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800464a:	2b01      	cmp	r3, #1
 800464c:	d114      	bne.n	8004678 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	330c      	adds	r3, #12
 8004658:	7812      	ldrb	r2, [r2, #0]
 800465a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800466a:	b29b      	uxth	r3, r3
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004674:	2300      	movs	r3, #0
 8004676:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b01      	cmp	r3, #1
 8004684:	d119      	bne.n	80046ba <HAL_SPI_TransmitReceive+0x2ae>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d014      	beq.n	80046ba <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a2:	1c5a      	adds	r2, r3, #1
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	3b01      	subs	r3, #1
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046b6:	2301      	movs	r3, #1
 80046b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80046ba:	f7fe fe2b 	bl	8003314 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d803      	bhi.n	80046d2 <HAL_SPI_TransmitReceive+0x2c6>
 80046ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d0:	d102      	bne.n	80046d8 <HAL_SPI_TransmitReceive+0x2cc>
 80046d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d103      	bne.n	80046e0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046de:	e029      	b.n	8004734 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1a2      	bne.n	8004630 <HAL_SPI_TransmitReceive+0x224>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d19d      	bne.n	8004630 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f000 f8b1 	bl	8004860 <SPI_EndRxTxTransaction>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d006      	beq.n	8004712 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2220      	movs	r2, #32
 800470e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004710:	e010      	b.n	8004734 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d10b      	bne.n	8004732 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800471a:	2300      	movs	r3, #0
 800471c:	617b      	str	r3, [r7, #20]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	617b      	str	r3, [r7, #20]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	617b      	str	r3, [r7, #20]
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	e000      	b.n	8004734 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004732:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004744:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004748:	4618      	mov	r0, r3
 800474a:	3730      	adds	r7, #48	; 0x30
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b088      	sub	sp, #32
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	603b      	str	r3, [r7, #0]
 800475c:	4613      	mov	r3, r2
 800475e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004760:	f7fe fdd8 	bl	8003314 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004768:	1a9b      	subs	r3, r3, r2
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	4413      	add	r3, r2
 800476e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004770:	f7fe fdd0 	bl	8003314 <HAL_GetTick>
 8004774:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004776:	4b39      	ldr	r3, [pc, #228]	; (800485c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	015b      	lsls	r3, r3, #5
 800477c:	0d1b      	lsrs	r3, r3, #20
 800477e:	69fa      	ldr	r2, [r7, #28]
 8004780:	fb02 f303 	mul.w	r3, r2, r3
 8004784:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004786:	e054      	b.n	8004832 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478e:	d050      	beq.n	8004832 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004790:	f7fe fdc0 	bl	8003314 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	429a      	cmp	r2, r3
 800479e:	d902      	bls.n	80047a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d13d      	bne.n	8004822 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047be:	d111      	bne.n	80047e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047c8:	d004      	beq.n	80047d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d2:	d107      	bne.n	80047e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ec:	d10f      	bne.n	800480e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800480c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e017      	b.n	8004852 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d101      	bne.n	800482c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	3b01      	subs	r3, #1
 8004830:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	689a      	ldr	r2, [r3, #8]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	4013      	ands	r3, r2
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	429a      	cmp	r2, r3
 8004840:	bf0c      	ite	eq
 8004842:	2301      	moveq	r3, #1
 8004844:	2300      	movne	r3, #0
 8004846:	b2db      	uxtb	r3, r3
 8004848:	461a      	mov	r2, r3
 800484a:	79fb      	ldrb	r3, [r7, #7]
 800484c:	429a      	cmp	r2, r3
 800484e:	d19b      	bne.n	8004788 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3720      	adds	r7, #32
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	20000018 	.word	0x20000018

08004860 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2200      	movs	r2, #0
 8004874:	2180      	movs	r1, #128	; 0x80
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f7ff ff6a 	bl	8004750 <SPI_WaitFlagStateUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d007      	beq.n	8004892 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004886:	f043 0220 	orr.w	r2, r3, #32
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e000      	b.n	8004894 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e041      	b.n	8004932 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f839 	bl	800493a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3304      	adds	r3, #4
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 f9b4 	bl	8004c48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	bc80      	pop	{r7}
 800494a:	4770      	bx	lr

0800494c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b01      	cmp	r3, #1
 800495e:	d001      	beq.n	8004964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e03a      	b.n	80049da <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f042 0201 	orr.w	r2, r2, #1
 800497a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a18      	ldr	r2, [pc, #96]	; (80049e4 <HAL_TIM_Base_Start_IT+0x98>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00e      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x58>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800498e:	d009      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x58>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a14      	ldr	r2, [pc, #80]	; (80049e8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d004      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x58>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a13      	ldr	r2, [pc, #76]	; (80049ec <HAL_TIM_Base_Start_IT+0xa0>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d111      	bne.n	80049c8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2b06      	cmp	r3, #6
 80049b4:	d010      	beq.n	80049d8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f042 0201 	orr.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c6:	e007      	b.n	80049d8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	bc80      	pop	{r7}
 80049e2:	4770      	bx	lr
 80049e4:	40012c00 	.word	0x40012c00
 80049e8:	40000400 	.word	0x40000400
 80049ec:	40000800 	.word	0x40000800

080049f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d122      	bne.n	8004a4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d11b      	bne.n	8004a4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f06f 0202 	mvn.w	r2, #2
 8004a1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2201      	movs	r2, #1
 8004a22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	f003 0303 	and.w	r3, r3, #3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f8ed 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 8004a38:	e005      	b.n	8004a46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f8e0 	bl	8004c00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 f8ef 	bl	8004c24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	f003 0304 	and.w	r3, r3, #4
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d122      	bne.n	8004aa0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	f003 0304 	and.w	r3, r3, #4
 8004a64:	2b04      	cmp	r3, #4
 8004a66:	d11b      	bne.n	8004aa0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f06f 0204 	mvn.w	r2, #4
 8004a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2202      	movs	r2, #2
 8004a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f8c3 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 8004a8c:	e005      	b.n	8004a9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f8b6 	bl	8004c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f8c5 	bl	8004c24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	f003 0308 	and.w	r3, r3, #8
 8004aaa:	2b08      	cmp	r3, #8
 8004aac:	d122      	bne.n	8004af4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	f003 0308 	and.w	r3, r3, #8
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d11b      	bne.n	8004af4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f06f 0208 	mvn.w	r2, #8
 8004ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2204      	movs	r2, #4
 8004aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	f003 0303 	and.w	r3, r3, #3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f899 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 8004ae0:	e005      	b.n	8004aee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f88c 	bl	8004c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f89b 	bl	8004c24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	f003 0310 	and.w	r3, r3, #16
 8004afe:	2b10      	cmp	r3, #16
 8004b00:	d122      	bne.n	8004b48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f003 0310 	and.w	r3, r3, #16
 8004b0c:	2b10      	cmp	r3, #16
 8004b0e:	d11b      	bne.n	8004b48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f06f 0210 	mvn.w	r2, #16
 8004b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2208      	movs	r2, #8
 8004b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f86f 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 8004b34:	e005      	b.n	8004b42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f862 	bl	8004c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f871 	bl	8004c24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d10e      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d107      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f06f 0201 	mvn.w	r2, #1
 8004b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7fc fee6 	bl	8001940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7e:	2b80      	cmp	r3, #128	; 0x80
 8004b80:	d10e      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b8c:	2b80      	cmp	r3, #128	; 0x80
 8004b8e:	d107      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f8bf 	bl	8004d1e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004baa:	2b40      	cmp	r3, #64	; 0x40
 8004bac:	d10e      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bb8:	2b40      	cmp	r3, #64	; 0x40
 8004bba:	d107      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f835 	bl	8004c36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	f003 0320 	and.w	r3, r3, #32
 8004bd6:	2b20      	cmp	r3, #32
 8004bd8:	d10e      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	f003 0320 	and.w	r3, r3, #32
 8004be4:	2b20      	cmp	r3, #32
 8004be6:	d107      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0220 	mvn.w	r2, #32
 8004bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f88a 	bl	8004d0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bf8:	bf00      	nop
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc80      	pop	{r7}
 8004c10:	4770      	bx	lr

08004c12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr

08004c24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bc80      	pop	{r7}
 8004c34:	4770      	bx	lr

08004c36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b083      	sub	sp, #12
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c3e:	bf00      	nop
 8004c40:	370c      	adds	r7, #12
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr

08004c48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a29      	ldr	r2, [pc, #164]	; (8004d00 <TIM_Base_SetConfig+0xb8>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d00b      	beq.n	8004c78 <TIM_Base_SetConfig+0x30>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c66:	d007      	beq.n	8004c78 <TIM_Base_SetConfig+0x30>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a26      	ldr	r2, [pc, #152]	; (8004d04 <TIM_Base_SetConfig+0xbc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d003      	beq.n	8004c78 <TIM_Base_SetConfig+0x30>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a25      	ldr	r2, [pc, #148]	; (8004d08 <TIM_Base_SetConfig+0xc0>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d108      	bne.n	8004c8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a1c      	ldr	r2, [pc, #112]	; (8004d00 <TIM_Base_SetConfig+0xb8>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d00b      	beq.n	8004caa <TIM_Base_SetConfig+0x62>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c98:	d007      	beq.n	8004caa <TIM_Base_SetConfig+0x62>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a19      	ldr	r2, [pc, #100]	; (8004d04 <TIM_Base_SetConfig+0xbc>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d003      	beq.n	8004caa <TIM_Base_SetConfig+0x62>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a18      	ldr	r2, [pc, #96]	; (8004d08 <TIM_Base_SetConfig+0xc0>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d108      	bne.n	8004cbc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a07      	ldr	r2, [pc, #28]	; (8004d00 <TIM_Base_SetConfig+0xb8>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d103      	bne.n	8004cf0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	691a      	ldr	r2, [r3, #16]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	615a      	str	r2, [r3, #20]
}
 8004cf6:	bf00      	nop
 8004cf8:	3714      	adds	r7, #20
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bc80      	pop	{r7}
 8004cfe:	4770      	bx	lr
 8004d00:	40012c00 	.word	0x40012c00
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800

08004d0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bc80      	pop	{r7}
 8004d1c:	4770      	bx	lr

08004d1e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bc80      	pop	{r7}
 8004d2e:	4770      	bx	lr

08004d30 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d36:	f3ef 8305 	mrs	r3, IPSR
 8004d3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d3c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10f      	bne.n	8004d62 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d42:	f3ef 8310 	mrs	r3, PRIMASK
 8004d46:	607b      	str	r3, [r7, #4]
  return(result);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d109      	bne.n	8004d62 <osKernelInitialize+0x32>
 8004d4e:	4b10      	ldr	r3, [pc, #64]	; (8004d90 <osKernelInitialize+0x60>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d109      	bne.n	8004d6a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d56:	f3ef 8311 	mrs	r3, BASEPRI
 8004d5a:	603b      	str	r3, [r7, #0]
  return(result);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004d62:	f06f 0305 	mvn.w	r3, #5
 8004d66:	60fb      	str	r3, [r7, #12]
 8004d68:	e00c      	b.n	8004d84 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004d6a:	4b09      	ldr	r3, [pc, #36]	; (8004d90 <osKernelInitialize+0x60>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d105      	bne.n	8004d7e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004d72:	4b07      	ldr	r3, [pc, #28]	; (8004d90 <osKernelInitialize+0x60>)
 8004d74:	2201      	movs	r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	e002      	b.n	8004d84 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d82:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004d84:	68fb      	ldr	r3, [r7, #12]
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bc80      	pop	{r7}
 8004d8e:	4770      	bx	lr
 8004d90:	2000009c 	.word	0x2000009c

08004d94 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d9a:	f3ef 8305 	mrs	r3, IPSR
 8004d9e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004da0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10f      	bne.n	8004dc6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004da6:	f3ef 8310 	mrs	r3, PRIMASK
 8004daa:	607b      	str	r3, [r7, #4]
  return(result);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d109      	bne.n	8004dc6 <osKernelStart+0x32>
 8004db2:	4b11      	ldr	r3, [pc, #68]	; (8004df8 <osKernelStart+0x64>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d109      	bne.n	8004dce <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004dba:	f3ef 8311 	mrs	r3, BASEPRI
 8004dbe:	603b      	str	r3, [r7, #0]
  return(result);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d003      	beq.n	8004dce <osKernelStart+0x3a>
    stat = osErrorISR;
 8004dc6:	f06f 0305 	mvn.w	r3, #5
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	e00e      	b.n	8004dec <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004dce:	4b0a      	ldr	r3, [pc, #40]	; (8004df8 <osKernelStart+0x64>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d107      	bne.n	8004de6 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004dd6:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <osKernelStart+0x64>)
 8004dd8:	2202      	movs	r2, #2
 8004dda:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004ddc:	f001 f864 	bl	8005ea8 <vTaskStartScheduler>
      stat = osOK;
 8004de0:	2300      	movs	r3, #0
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	e002      	b.n	8004dec <osKernelStart+0x58>
    } else {
      stat = osError;
 8004de6:	f04f 33ff 	mov.w	r3, #4294967295
 8004dea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004dec:	68fb      	ldr	r3, [r7, #12]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	2000009c 	.word	0x2000009c

08004dfc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b092      	sub	sp, #72	; 0x48
 8004e00:	af04      	add	r7, sp, #16
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e0c:	f3ef 8305 	mrs	r3, IPSR
 8004e10:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f040 8094 	bne.w	8004f42 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e1e:	623b      	str	r3, [r7, #32]
  return(result);
 8004e20:	6a3b      	ldr	r3, [r7, #32]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	f040 808d 	bne.w	8004f42 <osThreadNew+0x146>
 8004e28:	4b48      	ldr	r3, [pc, #288]	; (8004f4c <osThreadNew+0x150>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d106      	bne.n	8004e3e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004e30:	f3ef 8311 	mrs	r3, BASEPRI
 8004e34:	61fb      	str	r3, [r7, #28]
  return(result);
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f040 8082 	bne.w	8004f42 <osThreadNew+0x146>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d07e      	beq.n	8004f42 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004e44:	2380      	movs	r3, #128	; 0x80
 8004e46:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004e48:	2318      	movs	r3, #24
 8004e4a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004e50:	f107 031b 	add.w	r3, r7, #27
 8004e54:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004e56:	f04f 33ff 	mov.w	r3, #4294967295
 8004e5a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d045      	beq.n	8004eee <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d002      	beq.n	8004e70 <osThreadNew+0x74>
        name = attr->name;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d002      	beq.n	8004e7e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d008      	beq.n	8004e96 <osThreadNew+0x9a>
 8004e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e86:	2b38      	cmp	r3, #56	; 0x38
 8004e88:	d805      	bhi.n	8004e96 <osThreadNew+0x9a>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <osThreadNew+0x9e>
        return (NULL);
 8004e96:	2300      	movs	r3, #0
 8004e98:	e054      	b.n	8004f44 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	089b      	lsrs	r3, r3, #2
 8004ea8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00e      	beq.n	8004ed0 <osThreadNew+0xd4>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	2b5b      	cmp	r3, #91	; 0x5b
 8004eb8:	d90a      	bls.n	8004ed0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d006      	beq.n	8004ed0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d002      	beq.n	8004ed0 <osThreadNew+0xd4>
        mem = 1;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ece:	e010      	b.n	8004ef2 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10c      	bne.n	8004ef2 <osThreadNew+0xf6>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d108      	bne.n	8004ef2 <osThreadNew+0xf6>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d104      	bne.n	8004ef2 <osThreadNew+0xf6>
          mem = 0;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eec:	e001      	b.n	8004ef2 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d110      	bne.n	8004f1a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004f00:	9202      	str	r2, [sp, #8]
 8004f02:	9301      	str	r3, [sp, #4]
 8004f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f0c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 fe02 	bl	8005b18 <xTaskCreateStatic>
 8004f14:	4603      	mov	r3, r0
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	e013      	b.n	8004f42 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d110      	bne.n	8004f42 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	f107 0314 	add.w	r3, r7, #20
 8004f28:	9301      	str	r3, [sp, #4]
 8004f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 fe49 	bl	8005bca <xTaskCreate>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d001      	beq.n	8004f42 <osThreadNew+0x146>
          hTask = NULL;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004f42:	697b      	ldr	r3, [r7, #20]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3738      	adds	r7, #56	; 0x38
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	2000009c 	.word	0x2000009c

08004f50 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f58:	f3ef 8305 	mrs	r3, IPSR
 8004f5c:	613b      	str	r3, [r7, #16]
  return(result);
 8004f5e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10f      	bne.n	8004f84 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f64:	f3ef 8310 	mrs	r3, PRIMASK
 8004f68:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d109      	bne.n	8004f84 <osDelay+0x34>
 8004f70:	4b0d      	ldr	r3, [pc, #52]	; (8004fa8 <osDelay+0x58>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d109      	bne.n	8004f8c <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004f78:	f3ef 8311 	mrs	r3, BASEPRI
 8004f7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d003      	beq.n	8004f8c <osDelay+0x3c>
    stat = osErrorISR;
 8004f84:	f06f 0305 	mvn.w	r3, #5
 8004f88:	617b      	str	r3, [r7, #20]
 8004f8a:	e007      	b.n	8004f9c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d002      	beq.n	8004f9c <osDelay+0x4c>
      vTaskDelay(ticks);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 ff52 	bl	8005e40 <vTaskDelay>
    }
  }

  return (stat);
 8004f9c:	697b      	ldr	r3, [r7, #20]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	2000009c 	.word	0x2000009c

08004fac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	4a06      	ldr	r2, [pc, #24]	; (8004fd4 <vApplicationGetIdleTaskMemory+0x28>)
 8004fbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	4a05      	ldr	r2, [pc, #20]	; (8004fd8 <vApplicationGetIdleTaskMemory+0x2c>)
 8004fc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2280      	movs	r2, #128	; 0x80
 8004fc8:	601a      	str	r2, [r3, #0]
}
 8004fca:	bf00      	nop
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bc80      	pop	{r7}
 8004fd2:	4770      	bx	lr
 8004fd4:	200000a0 	.word	0x200000a0
 8004fd8:	200000fc 	.word	0x200000fc

08004fdc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	4a07      	ldr	r2, [pc, #28]	; (8005008 <vApplicationGetTimerTaskMemory+0x2c>)
 8004fec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	4a06      	ldr	r2, [pc, #24]	; (800500c <vApplicationGetTimerTaskMemory+0x30>)
 8004ff2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ffa:	601a      	str	r2, [r3, #0]
}
 8004ffc:	bf00      	nop
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	bc80      	pop	{r7}
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	200002fc 	.word	0x200002fc
 800500c:	20000358 	.word	0x20000358

08005010 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f103 0208 	add.w	r2, r3, #8
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f04f 32ff 	mov.w	r2, #4294967295
 8005028:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f103 0208 	add.w	r2, r3, #8
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f103 0208 	add.w	r2, r3, #8
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	bc80      	pop	{r7}
 800504c:	4770      	bx	lr

0800504e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	bc80      	pop	{r7}
 8005064:	4770      	bx	lr

08005066 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005066:	b480      	push	{r7}
 8005068:	b085      	sub	sp, #20
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
 800506e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	683a      	ldr	r2, [r7, #0]
 800508a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	601a      	str	r2, [r3, #0]
}
 80050a2:	bf00      	nop
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bc80      	pop	{r7}
 80050aa:	4770      	bx	lr

080050ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c2:	d103      	bne.n	80050cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	60fb      	str	r3, [r7, #12]
 80050ca:	e00c      	b.n	80050e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3308      	adds	r3, #8
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	e002      	b.n	80050da <vListInsert+0x2e>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	60fb      	str	r3, [r7, #12]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d2f6      	bcs.n	80050d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	683a      	ldr	r2, [r7, #0]
 80050f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	683a      	ldr	r2, [r7, #0]
 8005100:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	601a      	str	r2, [r3, #0]
}
 8005112:	bf00      	nop
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	bc80      	pop	{r7}
 800511a:	4770      	bx	lr

0800511c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6892      	ldr	r2, [r2, #8]
 8005132:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6852      	ldr	r2, [r2, #4]
 800513c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	429a      	cmp	r2, r3
 8005146:	d103      	bne.n	8005150 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	1e5a      	subs	r2, r3, #1
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3714      	adds	r7, #20
 8005168:	46bd      	mov	sp, r7
 800516a:	bc80      	pop	{r7}
 800516c:	4770      	bx	lr
	...

08005170 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d109      	bne.n	8005198 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005188:	f383 8811 	msr	BASEPRI, r3
 800518c:	f3bf 8f6f 	isb	sy
 8005190:	f3bf 8f4f 	dsb	sy
 8005194:	60bb      	str	r3, [r7, #8]
 8005196:	e7fe      	b.n	8005196 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005198:	f001 ff96 	bl	80070c8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a4:	68f9      	ldr	r1, [r7, #12]
 80051a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80051a8:	fb01 f303 	mul.w	r3, r1, r3
 80051ac:	441a      	add	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c8:	3b01      	subs	r3, #1
 80051ca:	68f9      	ldr	r1, [r7, #12]
 80051cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80051ce:	fb01 f303 	mul.w	r3, r1, r3
 80051d2:	441a      	add	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	22ff      	movs	r2, #255	; 0xff
 80051dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	22ff      	movs	r2, #255	; 0xff
 80051e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d114      	bne.n	8005218 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d01a      	beq.n	800522c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	3310      	adds	r3, #16
 80051fa:	4618      	mov	r0, r3
 80051fc:	f001 f8d8 	bl	80063b0 <xTaskRemoveFromEventList>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d012      	beq.n	800522c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005206:	4b0d      	ldr	r3, [pc, #52]	; (800523c <xQueueGenericReset+0xcc>)
 8005208:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	f3bf 8f4f 	dsb	sy
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	e009      	b.n	800522c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	3310      	adds	r3, #16
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff fef7 	bl	8005010 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	3324      	adds	r3, #36	; 0x24
 8005226:	4618      	mov	r0, r3
 8005228:	f7ff fef2 	bl	8005010 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800522c:	f001 ff7a 	bl	8007124 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005230:	2301      	movs	r3, #1
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	e000ed04 	.word	0xe000ed04

08005240 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005240:	b580      	push	{r7, lr}
 8005242:	b08e      	sub	sp, #56	; 0x38
 8005244:	af02      	add	r7, sp, #8
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d109      	bne.n	8005268 <xQueueGenericCreateStatic+0x28>
 8005254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005258:	f383 8811 	msr	BASEPRI, r3
 800525c:	f3bf 8f6f 	isb	sy
 8005260:	f3bf 8f4f 	dsb	sy
 8005264:	62bb      	str	r3, [r7, #40]	; 0x28
 8005266:	e7fe      	b.n	8005266 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d109      	bne.n	8005282 <xQueueGenericCreateStatic+0x42>
 800526e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005272:	f383 8811 	msr	BASEPRI, r3
 8005276:	f3bf 8f6f 	isb	sy
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	627b      	str	r3, [r7, #36]	; 0x24
 8005280:	e7fe      	b.n	8005280 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d002      	beq.n	800528e <xQueueGenericCreateStatic+0x4e>
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <xQueueGenericCreateStatic+0x52>
 800528e:	2301      	movs	r3, #1
 8005290:	e000      	b.n	8005294 <xQueueGenericCreateStatic+0x54>
 8005292:	2300      	movs	r3, #0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d109      	bne.n	80052ac <xQueueGenericCreateStatic+0x6c>
 8005298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529c:	f383 8811 	msr	BASEPRI, r3
 80052a0:	f3bf 8f6f 	isb	sy
 80052a4:	f3bf 8f4f 	dsb	sy
 80052a8:	623b      	str	r3, [r7, #32]
 80052aa:	e7fe      	b.n	80052aa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d102      	bne.n	80052b8 <xQueueGenericCreateStatic+0x78>
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <xQueueGenericCreateStatic+0x7c>
 80052b8:	2301      	movs	r3, #1
 80052ba:	e000      	b.n	80052be <xQueueGenericCreateStatic+0x7e>
 80052bc:	2300      	movs	r3, #0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d109      	bne.n	80052d6 <xQueueGenericCreateStatic+0x96>
 80052c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c6:	f383 8811 	msr	BASEPRI, r3
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	f3bf 8f4f 	dsb	sy
 80052d2:	61fb      	str	r3, [r7, #28]
 80052d4:	e7fe      	b.n	80052d4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80052d6:	2350      	movs	r3, #80	; 0x50
 80052d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	2b50      	cmp	r3, #80	; 0x50
 80052de:	d009      	beq.n	80052f4 <xQueueGenericCreateStatic+0xb4>
 80052e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	61bb      	str	r3, [r7, #24]
 80052f2:	e7fe      	b.n	80052f2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80052f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00d      	beq.n	800531a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80052fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005306:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800530a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	4613      	mov	r3, r2
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	68b9      	ldr	r1, [r7, #8]
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 f805 	bl	8005324 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800531a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800531c:	4618      	mov	r0, r3
 800531e:	3730      	adds	r7, #48	; 0x30
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
 8005330:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d103      	bne.n	8005340 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	69ba      	ldr	r2, [r7, #24]
 800533c:	601a      	str	r2, [r3, #0]
 800533e:	e002      	b.n	8005346 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	68ba      	ldr	r2, [r7, #8]
 8005350:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005352:	2101      	movs	r1, #1
 8005354:	69b8      	ldr	r0, [r7, #24]
 8005356:	f7ff ff0b 	bl	8005170 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	78fa      	ldrb	r2, [r7, #3]
 800535e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005362:	bf00      	nop
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b08e      	sub	sp, #56	; 0x38
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
 8005378:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800537a:	2300      	movs	r3, #0
 800537c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005384:	2b00      	cmp	r3, #0
 8005386:	d109      	bne.n	800539c <xQueueGenericSend+0x30>
 8005388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800538c:	f383 8811 	msr	BASEPRI, r3
 8005390:	f3bf 8f6f 	isb	sy
 8005394:	f3bf 8f4f 	dsb	sy
 8005398:	62bb      	str	r3, [r7, #40]	; 0x28
 800539a:	e7fe      	b.n	800539a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d103      	bne.n	80053aa <xQueueGenericSend+0x3e>
 80053a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d101      	bne.n	80053ae <xQueueGenericSend+0x42>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e000      	b.n	80053b0 <xQueueGenericSend+0x44>
 80053ae:	2300      	movs	r3, #0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d109      	bne.n	80053c8 <xQueueGenericSend+0x5c>
 80053b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b8:	f383 8811 	msr	BASEPRI, r3
 80053bc:	f3bf 8f6f 	isb	sy
 80053c0:	f3bf 8f4f 	dsb	sy
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
 80053c6:	e7fe      	b.n	80053c6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d103      	bne.n	80053d6 <xQueueGenericSend+0x6a>
 80053ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d101      	bne.n	80053da <xQueueGenericSend+0x6e>
 80053d6:	2301      	movs	r3, #1
 80053d8:	e000      	b.n	80053dc <xQueueGenericSend+0x70>
 80053da:	2300      	movs	r3, #0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d109      	bne.n	80053f4 <xQueueGenericSend+0x88>
 80053e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e4:	f383 8811 	msr	BASEPRI, r3
 80053e8:	f3bf 8f6f 	isb	sy
 80053ec:	f3bf 8f4f 	dsb	sy
 80053f0:	623b      	str	r3, [r7, #32]
 80053f2:	e7fe      	b.n	80053f2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053f4:	f001 f996 	bl	8006724 <xTaskGetSchedulerState>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d102      	bne.n	8005404 <xQueueGenericSend+0x98>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <xQueueGenericSend+0x9c>
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <xQueueGenericSend+0x9e>
 8005408:	2300      	movs	r3, #0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d109      	bne.n	8005422 <xQueueGenericSend+0xb6>
 800540e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005412:	f383 8811 	msr	BASEPRI, r3
 8005416:	f3bf 8f6f 	isb	sy
 800541a:	f3bf 8f4f 	dsb	sy
 800541e:	61fb      	str	r3, [r7, #28]
 8005420:	e7fe      	b.n	8005420 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005422:	f001 fe51 	bl	80070c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800542a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800542c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542e:	429a      	cmp	r2, r3
 8005430:	d302      	bcc.n	8005438 <xQueueGenericSend+0xcc>
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b02      	cmp	r3, #2
 8005436:	d129      	bne.n	800548c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	68b9      	ldr	r1, [r7, #8]
 800543c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800543e:	f000 f9ff 	bl	8005840 <prvCopyDataToQueue>
 8005442:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005448:	2b00      	cmp	r3, #0
 800544a:	d010      	beq.n	800546e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800544c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544e:	3324      	adds	r3, #36	; 0x24
 8005450:	4618      	mov	r0, r3
 8005452:	f000 ffad 	bl	80063b0 <xTaskRemoveFromEventList>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d013      	beq.n	8005484 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800545c:	4b3f      	ldr	r3, [pc, #252]	; (800555c <xQueueGenericSend+0x1f0>)
 800545e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005462:	601a      	str	r2, [r3, #0]
 8005464:	f3bf 8f4f 	dsb	sy
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	e00a      	b.n	8005484 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800546e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005470:	2b00      	cmp	r3, #0
 8005472:	d007      	beq.n	8005484 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005474:	4b39      	ldr	r3, [pc, #228]	; (800555c <xQueueGenericSend+0x1f0>)
 8005476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	f3bf 8f4f 	dsb	sy
 8005480:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005484:	f001 fe4e 	bl	8007124 <vPortExitCritical>
				return pdPASS;
 8005488:	2301      	movs	r3, #1
 800548a:	e063      	b.n	8005554 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d103      	bne.n	800549a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005492:	f001 fe47 	bl	8007124 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005496:	2300      	movs	r3, #0
 8005498:	e05c      	b.n	8005554 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800549a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800549c:	2b00      	cmp	r3, #0
 800549e:	d106      	bne.n	80054ae <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054a0:	f107 0314 	add.w	r3, r7, #20
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 ffe5 	bl	8006474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054aa:	2301      	movs	r3, #1
 80054ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054ae:	f001 fe39 	bl	8007124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054b2:	f000 fd5d 	bl	8005f70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054b6:	f001 fe07 	bl	80070c8 <vPortEnterCritical>
 80054ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054c0:	b25b      	sxtb	r3, r3
 80054c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c6:	d103      	bne.n	80054d0 <xQueueGenericSend+0x164>
 80054c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054d6:	b25b      	sxtb	r3, r3
 80054d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054dc:	d103      	bne.n	80054e6 <xQueueGenericSend+0x17a>
 80054de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054e6:	f001 fe1d 	bl	8007124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054ea:	1d3a      	adds	r2, r7, #4
 80054ec:	f107 0314 	add.w	r3, r7, #20
 80054f0:	4611      	mov	r1, r2
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 ffd4 	bl	80064a0 <xTaskCheckForTimeOut>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d124      	bne.n	8005548 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80054fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005500:	f000 fa96 	bl	8005a30 <prvIsQueueFull>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d018      	beq.n	800553c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800550a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550c:	3310      	adds	r3, #16
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	4611      	mov	r1, r2
 8005512:	4618      	mov	r0, r3
 8005514:	f000 fefe 	bl	8006314 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005518:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800551a:	f000 fa21 	bl	8005960 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800551e:	f000 fd35 	bl	8005f8c <xTaskResumeAll>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	f47f af7c 	bne.w	8005422 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800552a:	4b0c      	ldr	r3, [pc, #48]	; (800555c <xQueueGenericSend+0x1f0>)
 800552c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005530:	601a      	str	r2, [r3, #0]
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	f3bf 8f6f 	isb	sy
 800553a:	e772      	b.n	8005422 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800553c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800553e:	f000 fa0f 	bl	8005960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005542:	f000 fd23 	bl	8005f8c <xTaskResumeAll>
 8005546:	e76c      	b.n	8005422 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005548:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800554a:	f000 fa09 	bl	8005960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800554e:	f000 fd1d 	bl	8005f8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005552:	2300      	movs	r3, #0
		}
	}
}
 8005554:	4618      	mov	r0, r3
 8005556:	3738      	adds	r7, #56	; 0x38
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	e000ed04 	.word	0xe000ed04

08005560 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b08e      	sub	sp, #56	; 0x38
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
 800556c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005574:	2b00      	cmp	r3, #0
 8005576:	d109      	bne.n	800558c <xQueueGenericSendFromISR+0x2c>
 8005578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557c:	f383 8811 	msr	BASEPRI, r3
 8005580:	f3bf 8f6f 	isb	sy
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	627b      	str	r3, [r7, #36]	; 0x24
 800558a:	e7fe      	b.n	800558a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d103      	bne.n	800559a <xQueueGenericSendFromISR+0x3a>
 8005592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <xQueueGenericSendFromISR+0x3e>
 800559a:	2301      	movs	r3, #1
 800559c:	e000      	b.n	80055a0 <xQueueGenericSendFromISR+0x40>
 800559e:	2300      	movs	r3, #0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d109      	bne.n	80055b8 <xQueueGenericSendFromISR+0x58>
 80055a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	e7fe      	b.n	80055b6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d103      	bne.n	80055c6 <xQueueGenericSendFromISR+0x66>
 80055be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d101      	bne.n	80055ca <xQueueGenericSendFromISR+0x6a>
 80055c6:	2301      	movs	r3, #1
 80055c8:	e000      	b.n	80055cc <xQueueGenericSendFromISR+0x6c>
 80055ca:	2300      	movs	r3, #0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d109      	bne.n	80055e4 <xQueueGenericSendFromISR+0x84>
 80055d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	61fb      	str	r3, [r7, #28]
 80055e2:	e7fe      	b.n	80055e2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80055e4:	f001 fe2a 	bl	800723c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80055e8:	f3ef 8211 	mrs	r2, BASEPRI
 80055ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	61ba      	str	r2, [r7, #24]
 80055fe:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005600:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005602:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005606:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800560c:	429a      	cmp	r2, r3
 800560e:	d302      	bcc.n	8005616 <xQueueGenericSendFromISR+0xb6>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	2b02      	cmp	r3, #2
 8005614:	d12c      	bne.n	8005670 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005618:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800561c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	68b9      	ldr	r1, [r7, #8]
 8005624:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005626:	f000 f90b 	bl	8005840 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800562a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800562e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005632:	d112      	bne.n	800565a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005638:	2b00      	cmp	r3, #0
 800563a:	d016      	beq.n	800566a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800563c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563e:	3324      	adds	r3, #36	; 0x24
 8005640:	4618      	mov	r0, r3
 8005642:	f000 feb5 	bl	80063b0 <xTaskRemoveFromEventList>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00e      	beq.n	800566a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00b      	beq.n	800566a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	e007      	b.n	800566a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800565a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800565e:	3301      	adds	r3, #1
 8005660:	b2db      	uxtb	r3, r3
 8005662:	b25a      	sxtb	r2, r3
 8005664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005666:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800566a:	2301      	movs	r3, #1
 800566c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800566e:	e001      	b.n	8005674 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005670:	2300      	movs	r3, #0
 8005672:	637b      	str	r3, [r7, #52]	; 0x34
 8005674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005676:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800567e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005680:	4618      	mov	r0, r3
 8005682:	3738      	adds	r7, #56	; 0x38
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08c      	sub	sp, #48	; 0x30
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005694:	2300      	movs	r3, #0
 8005696:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800569c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d109      	bne.n	80056b6 <xQueueReceive+0x2e>
	__asm volatile
 80056a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a6:	f383 8811 	msr	BASEPRI, r3
 80056aa:	f3bf 8f6f 	isb	sy
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	623b      	str	r3, [r7, #32]
 80056b4:	e7fe      	b.n	80056b4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d103      	bne.n	80056c4 <xQueueReceive+0x3c>
 80056bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <xQueueReceive+0x40>
 80056c4:	2301      	movs	r3, #1
 80056c6:	e000      	b.n	80056ca <xQueueReceive+0x42>
 80056c8:	2300      	movs	r3, #0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d109      	bne.n	80056e2 <xQueueReceive+0x5a>
 80056ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	61fb      	str	r3, [r7, #28]
 80056e0:	e7fe      	b.n	80056e0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056e2:	f001 f81f 	bl	8006724 <xTaskGetSchedulerState>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d102      	bne.n	80056f2 <xQueueReceive+0x6a>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <xQueueReceive+0x6e>
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <xQueueReceive+0x70>
 80056f6:	2300      	movs	r3, #0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d109      	bne.n	8005710 <xQueueReceive+0x88>
 80056fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005700:	f383 8811 	msr	BASEPRI, r3
 8005704:	f3bf 8f6f 	isb	sy
 8005708:	f3bf 8f4f 	dsb	sy
 800570c:	61bb      	str	r3, [r7, #24]
 800570e:	e7fe      	b.n	800570e <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005710:	f001 fcda 	bl	80070c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005718:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571c:	2b00      	cmp	r3, #0
 800571e:	d01f      	beq.n	8005760 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005720:	68b9      	ldr	r1, [r7, #8]
 8005722:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005724:	f000 f8f6 	bl	8005914 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572a:	1e5a      	subs	r2, r3, #1
 800572c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800572e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00f      	beq.n	8005758 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800573a:	3310      	adds	r3, #16
 800573c:	4618      	mov	r0, r3
 800573e:	f000 fe37 	bl	80063b0 <xTaskRemoveFromEventList>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d007      	beq.n	8005758 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005748:	4b3c      	ldr	r3, [pc, #240]	; (800583c <xQueueReceive+0x1b4>)
 800574a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005758:	f001 fce4 	bl	8007124 <vPortExitCritical>
				return pdPASS;
 800575c:	2301      	movs	r3, #1
 800575e:	e069      	b.n	8005834 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d103      	bne.n	800576e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005766:	f001 fcdd 	bl	8007124 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800576a:	2300      	movs	r3, #0
 800576c:	e062      	b.n	8005834 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800576e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005770:	2b00      	cmp	r3, #0
 8005772:	d106      	bne.n	8005782 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005774:	f107 0310 	add.w	r3, r7, #16
 8005778:	4618      	mov	r0, r3
 800577a:	f000 fe7b 	bl	8006474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800577e:	2301      	movs	r3, #1
 8005780:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005782:	f001 fccf 	bl	8007124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005786:	f000 fbf3 	bl	8005f70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800578a:	f001 fc9d 	bl	80070c8 <vPortEnterCritical>
 800578e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005790:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005794:	b25b      	sxtb	r3, r3
 8005796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579a:	d103      	bne.n	80057a4 <xQueueReceive+0x11c>
 800579c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057aa:	b25b      	sxtb	r3, r3
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d103      	bne.n	80057ba <xQueueReceive+0x132>
 80057b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057ba:	f001 fcb3 	bl	8007124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057be:	1d3a      	adds	r2, r7, #4
 80057c0:	f107 0310 	add.w	r3, r7, #16
 80057c4:	4611      	mov	r1, r2
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 fe6a 	bl	80064a0 <xTaskCheckForTimeOut>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d123      	bne.n	800581a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057d4:	f000 f916 	bl	8005a04 <prvIsQueueEmpty>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d017      	beq.n	800580e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80057de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e0:	3324      	adds	r3, #36	; 0x24
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	4611      	mov	r1, r2
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fd94 	bl	8006314 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80057ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057ee:	f000 f8b7 	bl	8005960 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80057f2:	f000 fbcb 	bl	8005f8c <xTaskResumeAll>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d189      	bne.n	8005710 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80057fc:	4b0f      	ldr	r3, [pc, #60]	; (800583c <xQueueReceive+0x1b4>)
 80057fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005802:	601a      	str	r2, [r3, #0]
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	f3bf 8f6f 	isb	sy
 800580c:	e780      	b.n	8005710 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800580e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005810:	f000 f8a6 	bl	8005960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005814:	f000 fbba 	bl	8005f8c <xTaskResumeAll>
 8005818:	e77a      	b.n	8005710 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800581a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800581c:	f000 f8a0 	bl	8005960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005820:	f000 fbb4 	bl	8005f8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005824:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005826:	f000 f8ed 	bl	8005a04 <prvIsQueueEmpty>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	f43f af6f 	beq.w	8005710 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005832:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005834:	4618      	mov	r0, r3
 8005836:	3730      	adds	r7, #48	; 0x30
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	e000ed04 	.word	0xe000ed04

08005840 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005854:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10d      	bne.n	800587a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d14d      	bne.n	8005902 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	4618      	mov	r0, r3
 800586c:	f000 ff78 	bl	8006760 <xTaskPriorityDisinherit>
 8005870:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	605a      	str	r2, [r3, #4]
 8005878:	e043      	b.n	8005902 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d119      	bne.n	80058b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6898      	ldr	r0, [r3, #8]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005888:	461a      	mov	r2, r3
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	f001 ff19 	bl	80076c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005898:	441a      	add	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	689a      	ldr	r2, [r3, #8]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d32b      	bcc.n	8005902 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	609a      	str	r2, [r3, #8]
 80058b2:	e026      	b.n	8005902 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	68d8      	ldr	r0, [r3, #12]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058bc:	461a      	mov	r2, r3
 80058be:	68b9      	ldr	r1, [r7, #8]
 80058c0:	f001 feff 	bl	80076c2 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058cc:	425b      	negs	r3, r3
 80058ce:	441a      	add	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	68da      	ldr	r2, [r3, #12]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d207      	bcs.n	80058f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e8:	425b      	negs	r3, r3
 80058ea:	441a      	add	r2, r3
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d105      	bne.n	8005902 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d002      	beq.n	8005902 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	3b01      	subs	r3, #1
 8005900:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800590a:	697b      	ldr	r3, [r7, #20]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3718      	adds	r7, #24
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005922:	2b00      	cmp	r3, #0
 8005924:	d018      	beq.n	8005958 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592e:	441a      	add	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	429a      	cmp	r2, r3
 800593e:	d303      	bcc.n	8005948 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	68d9      	ldr	r1, [r3, #12]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005950:	461a      	mov	r2, r3
 8005952:	6838      	ldr	r0, [r7, #0]
 8005954:	f001 feb5 	bl	80076c2 <memcpy>
	}
}
 8005958:	bf00      	nop
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005968:	f001 fbae 	bl	80070c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005972:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005974:	e011      	b.n	800599a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597a:	2b00      	cmp	r3, #0
 800597c:	d012      	beq.n	80059a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3324      	adds	r3, #36	; 0x24
 8005982:	4618      	mov	r0, r3
 8005984:	f000 fd14 	bl	80063b0 <xTaskRemoveFromEventList>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800598e:	f000 fde7 	bl	8006560 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	3b01      	subs	r3, #1
 8005996:	b2db      	uxtb	r3, r3
 8005998:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800599a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	dce9      	bgt.n	8005976 <prvUnlockQueue+0x16>
 80059a2:	e000      	b.n	80059a6 <prvUnlockQueue+0x46>
					break;
 80059a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	22ff      	movs	r2, #255	; 0xff
 80059aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80059ae:	f001 fbb9 	bl	8007124 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059b2:	f001 fb89 	bl	80070c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059be:	e011      	b.n	80059e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d012      	beq.n	80059ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	3310      	adds	r3, #16
 80059cc:	4618      	mov	r0, r3
 80059ce:	f000 fcef 	bl	80063b0 <xTaskRemoveFromEventList>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80059d8:	f000 fdc2 	bl	8006560 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80059dc:	7bbb      	ldrb	r3, [r7, #14]
 80059de:	3b01      	subs	r3, #1
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	dce9      	bgt.n	80059c0 <prvUnlockQueue+0x60>
 80059ec:	e000      	b.n	80059f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80059ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	22ff      	movs	r2, #255	; 0xff
 80059f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80059f8:	f001 fb94 	bl	8007124 <vPortExitCritical>
}
 80059fc:	bf00      	nop
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a0c:	f001 fb5c 	bl	80070c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d102      	bne.n	8005a1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	60fb      	str	r3, [r7, #12]
 8005a1c:	e001      	b.n	8005a22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a22:	f001 fb7f 	bl	8007124 <vPortExitCritical>

	return xReturn;
 8005a26:	68fb      	ldr	r3, [r7, #12]
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a38:	f001 fb46 	bl	80070c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d102      	bne.n	8005a4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	60fb      	str	r3, [r7, #12]
 8005a4c:	e001      	b.n	8005a52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a52:	f001 fb67 	bl	8007124 <vPortExitCritical>

	return xReturn;
 8005a56:	68fb      	ldr	r3, [r7, #12]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60fb      	str	r3, [r7, #12]
 8005a6e:	e014      	b.n	8005a9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005a70:	4a0e      	ldr	r2, [pc, #56]	; (8005aac <vQueueAddToRegistry+0x4c>)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d10b      	bne.n	8005a94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005a7c:	490b      	ldr	r1, [pc, #44]	; (8005aac <vQueueAddToRegistry+0x4c>)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005a86:	4a09      	ldr	r2, [pc, #36]	; (8005aac <vQueueAddToRegistry+0x4c>)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005a92:	e005      	b.n	8005aa0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3301      	adds	r3, #1
 8005a98:	60fb      	str	r3, [r7, #12]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2b07      	cmp	r3, #7
 8005a9e:	d9e7      	bls.n	8005a70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005aa0:	bf00      	nop
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bc80      	pop	{r7}
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	20002ca4 	.word	0x20002ca4

08005ab0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005ac0:	f001 fb02 	bl	80070c8 <vPortEnterCritical>
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005aca:	b25b      	sxtb	r3, r3
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad0:	d103      	bne.n	8005ada <vQueueWaitForMessageRestricted+0x2a>
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ae0:	b25b      	sxtb	r3, r3
 8005ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae6:	d103      	bne.n	8005af0 <vQueueWaitForMessageRestricted+0x40>
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005af0:	f001 fb18 	bl	8007124 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d106      	bne.n	8005b0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	3324      	adds	r3, #36	; 0x24
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fc29 	bl	800635c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b0a:	6978      	ldr	r0, [r7, #20]
 8005b0c:	f7ff ff28 	bl	8005960 <prvUnlockQueue>
	}
 8005b10:	bf00      	nop
 8005b12:	3718      	adds	r7, #24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08e      	sub	sp, #56	; 0x38
 8005b1c:	af04      	add	r7, sp, #16
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
 8005b24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d109      	bne.n	8005b40 <xTaskCreateStatic+0x28>
 8005b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	623b      	str	r3, [r7, #32]
 8005b3e:	e7fe      	b.n	8005b3e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d109      	bne.n	8005b5a <xTaskCreateStatic+0x42>
 8005b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4a:	f383 8811 	msr	BASEPRI, r3
 8005b4e:	f3bf 8f6f 	isb	sy
 8005b52:	f3bf 8f4f 	dsb	sy
 8005b56:	61fb      	str	r3, [r7, #28]
 8005b58:	e7fe      	b.n	8005b58 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b5a:	235c      	movs	r3, #92	; 0x5c
 8005b5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	2b5c      	cmp	r3, #92	; 0x5c
 8005b62:	d009      	beq.n	8005b78 <xTaskCreateStatic+0x60>
 8005b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b68:	f383 8811 	msr	BASEPRI, r3
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	61bb      	str	r3, [r7, #24]
 8005b76:	e7fe      	b.n	8005b76 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d01e      	beq.n	8005bbc <xTaskCreateStatic+0xa4>
 8005b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d01b      	beq.n	8005bbc <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b86:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b8c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b90:	2202      	movs	r2, #2
 8005b92:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b96:	2300      	movs	r3, #0
 8005b98:	9303      	str	r3, [sp, #12]
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9c:	9302      	str	r3, [sp, #8]
 8005b9e:	f107 0314 	add.w	r3, r7, #20
 8005ba2:	9301      	str	r3, [sp, #4]
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	68b9      	ldr	r1, [r7, #8]
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 f850 	bl	8005c54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005bb6:	f000 f8d3 	bl	8005d60 <prvAddNewTaskToReadyList>
 8005bba:	e001      	b.n	8005bc0 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005bc0:	697b      	ldr	r3, [r7, #20]
	}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3728      	adds	r7, #40	; 0x28
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b08c      	sub	sp, #48	; 0x30
 8005bce:	af04      	add	r7, sp, #16
 8005bd0:	60f8      	str	r0, [r7, #12]
 8005bd2:	60b9      	str	r1, [r7, #8]
 8005bd4:	603b      	str	r3, [r7, #0]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bda:	88fb      	ldrh	r3, [r7, #6]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4618      	mov	r0, r3
 8005be0:	f001 fb68 	bl	80072b4 <pvPortMalloc>
 8005be4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00e      	beq.n	8005c0a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005bec:	205c      	movs	r0, #92	; 0x5c
 8005bee:	f001 fb61 	bl	80072b4 <pvPortMalloc>
 8005bf2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8005c00:	e005      	b.n	8005c0e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c02:	6978      	ldr	r0, [r7, #20]
 8005c04:	f001 fc18 	bl	8007438 <vPortFree>
 8005c08:	e001      	b.n	8005c0e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d017      	beq.n	8005c44 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c1c:	88fa      	ldrh	r2, [r7, #6]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	9303      	str	r3, [sp, #12]
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	9302      	str	r3, [sp, #8]
 8005c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	68b9      	ldr	r1, [r7, #8]
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 f80e 	bl	8005c54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c38:	69f8      	ldr	r0, [r7, #28]
 8005c3a:	f000 f891 	bl	8005d60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	61bb      	str	r3, [r7, #24]
 8005c42:	e002      	b.n	8005c4a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c44:	f04f 33ff 	mov.w	r3, #4294967295
 8005c48:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c4a:	69bb      	ldr	r3, [r7, #24]
	}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3720      	adds	r7, #32
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b088      	sub	sp, #32
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
 8005c60:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c64:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	21a5      	movs	r1, #165	; 0xa5
 8005c6e:	f001 fd33 	bl	80076d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4413      	add	r3, r2
 8005c82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	f023 0307 	bic.w	r3, r3, #7
 8005c8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d009      	beq.n	8005caa <prvInitialiseNewTask+0x56>
 8005c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9a:	f383 8811 	msr	BASEPRI, r3
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	617b      	str	r3, [r7, #20]
 8005ca8:	e7fe      	b.n	8005ca8 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005caa:	2300      	movs	r3, #0
 8005cac:	61fb      	str	r3, [r7, #28]
 8005cae:	e012      	b.n	8005cd6 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	7819      	ldrb	r1, [r3, #0]
 8005cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	3334      	adds	r3, #52	; 0x34
 8005cc0:	460a      	mov	r2, r1
 8005cc2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	4413      	add	r3, r2
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d006      	beq.n	8005cde <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	61fb      	str	r3, [r7, #28]
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	2b0f      	cmp	r3, #15
 8005cda:	d9e9      	bls.n	8005cb0 <prvInitialiseNewTask+0x5c>
 8005cdc:	e000      	b.n	8005ce0 <prvInitialiseNewTask+0x8c>
		{
			break;
 8005cde:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cea:	2b37      	cmp	r3, #55	; 0x37
 8005cec:	d901      	bls.n	8005cf2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005cee:	2337      	movs	r3, #55	; 0x37
 8005cf0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cf6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cfc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d00:	2200      	movs	r2, #0
 8005d02:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d06:	3304      	adds	r3, #4
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7ff f9a0 	bl	800504e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d10:	3318      	adds	r3, #24
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7ff f99b 	bl	800504e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d20:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d2c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d30:	2200      	movs	r2, #0
 8005d32:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	68f9      	ldr	r1, [r7, #12]
 8005d40:	69b8      	ldr	r0, [r7, #24]
 8005d42:	f001 f8d7 	bl	8006ef4 <pxPortInitialiseStack>
 8005d46:	4602      	mov	r2, r0
 8005d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d4a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d002      	beq.n	8005d58 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d56:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d58:	bf00      	nop
 8005d5a:	3720      	adds	r7, #32
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d68:	f001 f9ae 	bl	80070c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d6c:	4b2d      	ldr	r3, [pc, #180]	; (8005e24 <prvAddNewTaskToReadyList+0xc4>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	3301      	adds	r3, #1
 8005d72:	4a2c      	ldr	r2, [pc, #176]	; (8005e24 <prvAddNewTaskToReadyList+0xc4>)
 8005d74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d76:	4b2c      	ldr	r3, [pc, #176]	; (8005e28 <prvAddNewTaskToReadyList+0xc8>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d109      	bne.n	8005d92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d7e:	4a2a      	ldr	r2, [pc, #168]	; (8005e28 <prvAddNewTaskToReadyList+0xc8>)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d84:	4b27      	ldr	r3, [pc, #156]	; (8005e24 <prvAddNewTaskToReadyList+0xc4>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d110      	bne.n	8005dae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d8c:	f000 fc0c 	bl	80065a8 <prvInitialiseTaskLists>
 8005d90:	e00d      	b.n	8005dae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d92:	4b26      	ldr	r3, [pc, #152]	; (8005e2c <prvAddNewTaskToReadyList+0xcc>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d109      	bne.n	8005dae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d9a:	4b23      	ldr	r3, [pc, #140]	; (8005e28 <prvAddNewTaskToReadyList+0xc8>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d802      	bhi.n	8005dae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005da8:	4a1f      	ldr	r2, [pc, #124]	; (8005e28 <prvAddNewTaskToReadyList+0xc8>)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005dae:	4b20      	ldr	r3, [pc, #128]	; (8005e30 <prvAddNewTaskToReadyList+0xd0>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	3301      	adds	r3, #1
 8005db4:	4a1e      	ldr	r2, [pc, #120]	; (8005e30 <prvAddNewTaskToReadyList+0xd0>)
 8005db6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005db8:	4b1d      	ldr	r3, [pc, #116]	; (8005e30 <prvAddNewTaskToReadyList+0xd0>)
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc4:	4b1b      	ldr	r3, [pc, #108]	; (8005e34 <prvAddNewTaskToReadyList+0xd4>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d903      	bls.n	8005dd4 <prvAddNewTaskToReadyList+0x74>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd0:	4a18      	ldr	r2, [pc, #96]	; (8005e34 <prvAddNewTaskToReadyList+0xd4>)
 8005dd2:	6013      	str	r3, [r2, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dd8:	4613      	mov	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4413      	add	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	4a15      	ldr	r2, [pc, #84]	; (8005e38 <prvAddNewTaskToReadyList+0xd8>)
 8005de2:	441a      	add	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	3304      	adds	r3, #4
 8005de8:	4619      	mov	r1, r3
 8005dea:	4610      	mov	r0, r2
 8005dec:	f7ff f93b 	bl	8005066 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005df0:	f001 f998 	bl	8007124 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005df4:	4b0d      	ldr	r3, [pc, #52]	; (8005e2c <prvAddNewTaskToReadyList+0xcc>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d00e      	beq.n	8005e1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005dfc:	4b0a      	ldr	r3, [pc, #40]	; (8005e28 <prvAddNewTaskToReadyList+0xc8>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d207      	bcs.n	8005e1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e0a:	4b0c      	ldr	r3, [pc, #48]	; (8005e3c <prvAddNewTaskToReadyList+0xdc>)
 8005e0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e10:	601a      	str	r2, [r3, #0]
 8005e12:	f3bf 8f4f 	dsb	sy
 8005e16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e1a:	bf00      	nop
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20000c2c 	.word	0x20000c2c
 8005e28:	20000758 	.word	0x20000758
 8005e2c:	20000c38 	.word	0x20000c38
 8005e30:	20000c48 	.word	0x20000c48
 8005e34:	20000c34 	.word	0x20000c34
 8005e38:	2000075c 	.word	0x2000075c
 8005e3c:	e000ed04 	.word	0xe000ed04

08005e40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d016      	beq.n	8005e80 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e52:	4b13      	ldr	r3, [pc, #76]	; (8005ea0 <vTaskDelay+0x60>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d009      	beq.n	8005e6e <vTaskDelay+0x2e>
 8005e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5e:	f383 8811 	msr	BASEPRI, r3
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	f3bf 8f4f 	dsb	sy
 8005e6a:	60bb      	str	r3, [r7, #8]
 8005e6c:	e7fe      	b.n	8005e6c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005e6e:	f000 f87f 	bl	8005f70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e72:	2100      	movs	r1, #0
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 fcdf 	bl	8006838 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e7a:	f000 f887 	bl	8005f8c <xTaskResumeAll>
 8005e7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d107      	bne.n	8005e96 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005e86:	4b07      	ldr	r3, [pc, #28]	; (8005ea4 <vTaskDelay+0x64>)
 8005e88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e96:	bf00      	nop
 8005e98:	3710      	adds	r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	20000c54 	.word	0x20000c54
 8005ea4:	e000ed04 	.word	0xe000ed04

08005ea8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b08a      	sub	sp, #40	; 0x28
 8005eac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005eb6:	463a      	mov	r2, r7
 8005eb8:	1d39      	adds	r1, r7, #4
 8005eba:	f107 0308 	add.w	r3, r7, #8
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7ff f874 	bl	8004fac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ec4:	6839      	ldr	r1, [r7, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	9202      	str	r2, [sp, #8]
 8005ecc:	9301      	str	r3, [sp, #4]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	460a      	mov	r2, r1
 8005ed6:	4920      	ldr	r1, [pc, #128]	; (8005f58 <vTaskStartScheduler+0xb0>)
 8005ed8:	4820      	ldr	r0, [pc, #128]	; (8005f5c <vTaskStartScheduler+0xb4>)
 8005eda:	f7ff fe1d 	bl	8005b18 <xTaskCreateStatic>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	4b1f      	ldr	r3, [pc, #124]	; (8005f60 <vTaskStartScheduler+0xb8>)
 8005ee2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ee4:	4b1e      	ldr	r3, [pc, #120]	; (8005f60 <vTaskStartScheduler+0xb8>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d002      	beq.n	8005ef2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005eec:	2301      	movs	r3, #1
 8005eee:	617b      	str	r3, [r7, #20]
 8005ef0:	e001      	b.n	8005ef6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d102      	bne.n	8005f02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005efc:	f000 fcf0 	bl	80068e0 <xTimerCreateTimerTask>
 8005f00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d115      	bne.n	8005f34 <vTaskStartScheduler+0x8c>
 8005f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0c:	f383 8811 	msr	BASEPRI, r3
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	f3bf 8f4f 	dsb	sy
 8005f18:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005f1a:	4b12      	ldr	r3, [pc, #72]	; (8005f64 <vTaskStartScheduler+0xbc>)
 8005f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f20:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f22:	4b11      	ldr	r3, [pc, #68]	; (8005f68 <vTaskStartScheduler+0xc0>)
 8005f24:	2201      	movs	r2, #1
 8005f26:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005f28:	4b10      	ldr	r3, [pc, #64]	; (8005f6c <vTaskStartScheduler+0xc4>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f2e:	f001 f85b 	bl	8006fe8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f32:	e00d      	b.n	8005f50 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3a:	d109      	bne.n	8005f50 <vTaskStartScheduler+0xa8>
 8005f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f40:	f383 8811 	msr	BASEPRI, r3
 8005f44:	f3bf 8f6f 	isb	sy
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	60fb      	str	r3, [r7, #12]
 8005f4e:	e7fe      	b.n	8005f4e <vTaskStartScheduler+0xa6>
}
 8005f50:	bf00      	nop
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	0800852c 	.word	0x0800852c
 8005f5c:	08006579 	.word	0x08006579
 8005f60:	20000c50 	.word	0x20000c50
 8005f64:	20000c4c 	.word	0x20000c4c
 8005f68:	20000c38 	.word	0x20000c38
 8005f6c:	20000c30 	.word	0x20000c30

08005f70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f70:	b480      	push	{r7}
 8005f72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005f74:	4b04      	ldr	r3, [pc, #16]	; (8005f88 <vTaskSuspendAll+0x18>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	4a03      	ldr	r2, [pc, #12]	; (8005f88 <vTaskSuspendAll+0x18>)
 8005f7c:	6013      	str	r3, [r2, #0]
}
 8005f7e:	bf00      	nop
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bc80      	pop	{r7}
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	20000c54 	.word	0x20000c54

08005f8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f92:	2300      	movs	r3, #0
 8005f94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f96:	2300      	movs	r3, #0
 8005f98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f9a:	4b41      	ldr	r3, [pc, #260]	; (80060a0 <xTaskResumeAll+0x114>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d109      	bne.n	8005fb6 <xTaskResumeAll+0x2a>
 8005fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fa6:	f383 8811 	msr	BASEPRI, r3
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	f3bf 8f4f 	dsb	sy
 8005fb2:	603b      	str	r3, [r7, #0]
 8005fb4:	e7fe      	b.n	8005fb4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005fb6:	f001 f887 	bl	80070c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005fba:	4b39      	ldr	r3, [pc, #228]	; (80060a0 <xTaskResumeAll+0x114>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	4a37      	ldr	r2, [pc, #220]	; (80060a0 <xTaskResumeAll+0x114>)
 8005fc2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fc4:	4b36      	ldr	r3, [pc, #216]	; (80060a0 <xTaskResumeAll+0x114>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d162      	bne.n	8006092 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005fcc:	4b35      	ldr	r3, [pc, #212]	; (80060a4 <xTaskResumeAll+0x118>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d05e      	beq.n	8006092 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fd4:	e02f      	b.n	8006036 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005fd6:	4b34      	ldr	r3, [pc, #208]	; (80060a8 <xTaskResumeAll+0x11c>)
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	3318      	adds	r3, #24
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7ff f89a 	bl	800511c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	3304      	adds	r3, #4
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7ff f895 	bl	800511c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff6:	4b2d      	ldr	r3, [pc, #180]	; (80060ac <xTaskResumeAll+0x120>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d903      	bls.n	8006006 <xTaskResumeAll+0x7a>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006002:	4a2a      	ldr	r2, [pc, #168]	; (80060ac <xTaskResumeAll+0x120>)
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800600a:	4613      	mov	r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	4413      	add	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4a27      	ldr	r2, [pc, #156]	; (80060b0 <xTaskResumeAll+0x124>)
 8006014:	441a      	add	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	3304      	adds	r3, #4
 800601a:	4619      	mov	r1, r3
 800601c:	4610      	mov	r0, r2
 800601e:	f7ff f822 	bl	8005066 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006026:	4b23      	ldr	r3, [pc, #140]	; (80060b4 <xTaskResumeAll+0x128>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602c:	429a      	cmp	r2, r3
 800602e:	d302      	bcc.n	8006036 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006030:	4b21      	ldr	r3, [pc, #132]	; (80060b8 <xTaskResumeAll+0x12c>)
 8006032:	2201      	movs	r2, #1
 8006034:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006036:	4b1c      	ldr	r3, [pc, #112]	; (80060a8 <xTaskResumeAll+0x11c>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1cb      	bne.n	8005fd6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d001      	beq.n	8006048 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006044:	f000 fb4a 	bl	80066dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006048:	4b1c      	ldr	r3, [pc, #112]	; (80060bc <xTaskResumeAll+0x130>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d010      	beq.n	8006076 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006054:	f000 f844 	bl	80060e0 <xTaskIncrementTick>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d002      	beq.n	8006064 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800605e:	4b16      	ldr	r3, [pc, #88]	; (80060b8 <xTaskResumeAll+0x12c>)
 8006060:	2201      	movs	r2, #1
 8006062:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	3b01      	subs	r3, #1
 8006068:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1f1      	bne.n	8006054 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006070:	4b12      	ldr	r3, [pc, #72]	; (80060bc <xTaskResumeAll+0x130>)
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006076:	4b10      	ldr	r3, [pc, #64]	; (80060b8 <xTaskResumeAll+0x12c>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d009      	beq.n	8006092 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800607e:	2301      	movs	r3, #1
 8006080:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006082:	4b0f      	ldr	r3, [pc, #60]	; (80060c0 <xTaskResumeAll+0x134>)
 8006084:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006088:	601a      	str	r2, [r3, #0]
 800608a:	f3bf 8f4f 	dsb	sy
 800608e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006092:	f001 f847 	bl	8007124 <vPortExitCritical>

	return xAlreadyYielded;
 8006096:	68bb      	ldr	r3, [r7, #8]
}
 8006098:	4618      	mov	r0, r3
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	20000c54 	.word	0x20000c54
 80060a4:	20000c2c 	.word	0x20000c2c
 80060a8:	20000bec 	.word	0x20000bec
 80060ac:	20000c34 	.word	0x20000c34
 80060b0:	2000075c 	.word	0x2000075c
 80060b4:	20000758 	.word	0x20000758
 80060b8:	20000c40 	.word	0x20000c40
 80060bc:	20000c3c 	.word	0x20000c3c
 80060c0:	e000ed04 	.word	0xe000ed04

080060c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80060ca:	4b04      	ldr	r3, [pc, #16]	; (80060dc <xTaskGetTickCount+0x18>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80060d0:	687b      	ldr	r3, [r7, #4]
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	370c      	adds	r7, #12
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bc80      	pop	{r7}
 80060da:	4770      	bx	lr
 80060dc:	20000c30 	.word	0x20000c30

080060e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80060e6:	2300      	movs	r3, #0
 80060e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060ea:	4b51      	ldr	r3, [pc, #324]	; (8006230 <xTaskIncrementTick+0x150>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f040 808d 	bne.w	800620e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060f4:	4b4f      	ldr	r3, [pc, #316]	; (8006234 <xTaskIncrementTick+0x154>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3301      	adds	r3, #1
 80060fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80060fc:	4a4d      	ldr	r2, [pc, #308]	; (8006234 <xTaskIncrementTick+0x154>)
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d11f      	bne.n	8006148 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006108:	4b4b      	ldr	r3, [pc, #300]	; (8006238 <xTaskIncrementTick+0x158>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d009      	beq.n	8006126 <xTaskIncrementTick+0x46>
 8006112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006116:	f383 8811 	msr	BASEPRI, r3
 800611a:	f3bf 8f6f 	isb	sy
 800611e:	f3bf 8f4f 	dsb	sy
 8006122:	603b      	str	r3, [r7, #0]
 8006124:	e7fe      	b.n	8006124 <xTaskIncrementTick+0x44>
 8006126:	4b44      	ldr	r3, [pc, #272]	; (8006238 <xTaskIncrementTick+0x158>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	4b43      	ldr	r3, [pc, #268]	; (800623c <xTaskIncrementTick+0x15c>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a41      	ldr	r2, [pc, #260]	; (8006238 <xTaskIncrementTick+0x158>)
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	4a41      	ldr	r2, [pc, #260]	; (800623c <xTaskIncrementTick+0x15c>)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6013      	str	r3, [r2, #0]
 800613a:	4b41      	ldr	r3, [pc, #260]	; (8006240 <xTaskIncrementTick+0x160>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	3301      	adds	r3, #1
 8006140:	4a3f      	ldr	r2, [pc, #252]	; (8006240 <xTaskIncrementTick+0x160>)
 8006142:	6013      	str	r3, [r2, #0]
 8006144:	f000 faca 	bl	80066dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006148:	4b3e      	ldr	r3, [pc, #248]	; (8006244 <xTaskIncrementTick+0x164>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	429a      	cmp	r2, r3
 8006150:	d34e      	bcc.n	80061f0 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006152:	4b39      	ldr	r3, [pc, #228]	; (8006238 <xTaskIncrementTick+0x158>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d101      	bne.n	8006160 <xTaskIncrementTick+0x80>
 800615c:	2301      	movs	r3, #1
 800615e:	e000      	b.n	8006162 <xTaskIncrementTick+0x82>
 8006160:	2300      	movs	r3, #0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d004      	beq.n	8006170 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006166:	4b37      	ldr	r3, [pc, #220]	; (8006244 <xTaskIncrementTick+0x164>)
 8006168:	f04f 32ff 	mov.w	r2, #4294967295
 800616c:	601a      	str	r2, [r3, #0]
					break;
 800616e:	e03f      	b.n	80061f0 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006170:	4b31      	ldr	r3, [pc, #196]	; (8006238 <xTaskIncrementTick+0x158>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	429a      	cmp	r2, r3
 8006186:	d203      	bcs.n	8006190 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006188:	4a2e      	ldr	r2, [pc, #184]	; (8006244 <xTaskIncrementTick+0x164>)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6013      	str	r3, [r2, #0]
						break;
 800618e:	e02f      	b.n	80061f0 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	3304      	adds	r3, #4
 8006194:	4618      	mov	r0, r3
 8006196:	f7fe ffc1 	bl	800511c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d004      	beq.n	80061ac <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	3318      	adds	r3, #24
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fe ffb8 	bl	800511c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061b0:	4b25      	ldr	r3, [pc, #148]	; (8006248 <xTaskIncrementTick+0x168>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d903      	bls.n	80061c0 <xTaskIncrementTick+0xe0>
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061bc:	4a22      	ldr	r2, [pc, #136]	; (8006248 <xTaskIncrementTick+0x168>)
 80061be:	6013      	str	r3, [r2, #0]
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c4:	4613      	mov	r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	4413      	add	r3, r2
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	4a1f      	ldr	r2, [pc, #124]	; (800624c <xTaskIncrementTick+0x16c>)
 80061ce:	441a      	add	r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	3304      	adds	r3, #4
 80061d4:	4619      	mov	r1, r3
 80061d6:	4610      	mov	r0, r2
 80061d8:	f7fe ff45 	bl	8005066 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061e0:	4b1b      	ldr	r3, [pc, #108]	; (8006250 <xTaskIncrementTick+0x170>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d3b3      	bcc.n	8006152 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80061ea:	2301      	movs	r3, #1
 80061ec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061ee:	e7b0      	b.n	8006152 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80061f0:	4b17      	ldr	r3, [pc, #92]	; (8006250 <xTaskIncrementTick+0x170>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061f6:	4915      	ldr	r1, [pc, #84]	; (800624c <xTaskIncrementTick+0x16c>)
 80061f8:	4613      	mov	r3, r2
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	4413      	add	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	440b      	add	r3, r1
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d907      	bls.n	8006218 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8006208:	2301      	movs	r3, #1
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	e004      	b.n	8006218 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800620e:	4b11      	ldr	r3, [pc, #68]	; (8006254 <xTaskIncrementTick+0x174>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3301      	adds	r3, #1
 8006214:	4a0f      	ldr	r2, [pc, #60]	; (8006254 <xTaskIncrementTick+0x174>)
 8006216:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006218:	4b0f      	ldr	r3, [pc, #60]	; (8006258 <xTaskIncrementTick+0x178>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d001      	beq.n	8006224 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8006220:	2301      	movs	r3, #1
 8006222:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006224:	697b      	ldr	r3, [r7, #20]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	20000c54 	.word	0x20000c54
 8006234:	20000c30 	.word	0x20000c30
 8006238:	20000be4 	.word	0x20000be4
 800623c:	20000be8 	.word	0x20000be8
 8006240:	20000c44 	.word	0x20000c44
 8006244:	20000c4c 	.word	0x20000c4c
 8006248:	20000c34 	.word	0x20000c34
 800624c:	2000075c 	.word	0x2000075c
 8006250:	20000758 	.word	0x20000758
 8006254:	20000c3c 	.word	0x20000c3c
 8006258:	20000c40 	.word	0x20000c40

0800625c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006262:	4b27      	ldr	r3, [pc, #156]	; (8006300 <vTaskSwitchContext+0xa4>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800626a:	4b26      	ldr	r3, [pc, #152]	; (8006304 <vTaskSwitchContext+0xa8>)
 800626c:	2201      	movs	r2, #1
 800626e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006270:	e040      	b.n	80062f4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006272:	4b24      	ldr	r3, [pc, #144]	; (8006304 <vTaskSwitchContext+0xa8>)
 8006274:	2200      	movs	r2, #0
 8006276:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006278:	4b23      	ldr	r3, [pc, #140]	; (8006308 <vTaskSwitchContext+0xac>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	60fb      	str	r3, [r7, #12]
 800627e:	e00f      	b.n	80062a0 <vTaskSwitchContext+0x44>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d109      	bne.n	800629a <vTaskSwitchContext+0x3e>
 8006286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800628a:	f383 8811 	msr	BASEPRI, r3
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	f3bf 8f4f 	dsb	sy
 8006296:	607b      	str	r3, [r7, #4]
 8006298:	e7fe      	b.n	8006298 <vTaskSwitchContext+0x3c>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	3b01      	subs	r3, #1
 800629e:	60fb      	str	r3, [r7, #12]
 80062a0:	491a      	ldr	r1, [pc, #104]	; (800630c <vTaskSwitchContext+0xb0>)
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4613      	mov	r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4413      	add	r3, r2
 80062aa:	009b      	lsls	r3, r3, #2
 80062ac:	440b      	add	r3, r1
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d0e5      	beq.n	8006280 <vTaskSwitchContext+0x24>
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	4613      	mov	r3, r2
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	4a13      	ldr	r2, [pc, #76]	; (800630c <vTaskSwitchContext+0xb0>)
 80062c0:	4413      	add	r3, r2
 80062c2:	60bb      	str	r3, [r7, #8]
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	605a      	str	r2, [r3, #4]
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	3308      	adds	r3, #8
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d104      	bne.n	80062e4 <vTaskSwitchContext+0x88>
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	605a      	str	r2, [r3, #4]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	4a09      	ldr	r2, [pc, #36]	; (8006310 <vTaskSwitchContext+0xb4>)
 80062ec:	6013      	str	r3, [r2, #0]
 80062ee:	4a06      	ldr	r2, [pc, #24]	; (8006308 <vTaskSwitchContext+0xac>)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6013      	str	r3, [r2, #0]
}
 80062f4:	bf00      	nop
 80062f6:	3714      	adds	r7, #20
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bc80      	pop	{r7}
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	20000c54 	.word	0x20000c54
 8006304:	20000c40 	.word	0x20000c40
 8006308:	20000c34 	.word	0x20000c34
 800630c:	2000075c 	.word	0x2000075c
 8006310:	20000758 	.word	0x20000758

08006314 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d109      	bne.n	8006338 <vTaskPlaceOnEventList+0x24>
 8006324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	60fb      	str	r3, [r7, #12]
 8006336:	e7fe      	b.n	8006336 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006338:	4b07      	ldr	r3, [pc, #28]	; (8006358 <vTaskPlaceOnEventList+0x44>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3318      	adds	r3, #24
 800633e:	4619      	mov	r1, r3
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f7fe feb3 	bl	80050ac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006346:	2101      	movs	r1, #1
 8006348:	6838      	ldr	r0, [r7, #0]
 800634a:	f000 fa75 	bl	8006838 <prvAddCurrentTaskToDelayedList>
}
 800634e:	bf00      	nop
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	20000758 	.word	0x20000758

0800635c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800635c:	b580      	push	{r7, lr}
 800635e:	b086      	sub	sp, #24
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d109      	bne.n	8006382 <vTaskPlaceOnEventListRestricted+0x26>
 800636e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006372:	f383 8811 	msr	BASEPRI, r3
 8006376:	f3bf 8f6f 	isb	sy
 800637a:	f3bf 8f4f 	dsb	sy
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	e7fe      	b.n	8006380 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006382:	4b0a      	ldr	r3, [pc, #40]	; (80063ac <vTaskPlaceOnEventListRestricted+0x50>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	3318      	adds	r3, #24
 8006388:	4619      	mov	r1, r3
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f7fe fe6b 	bl	8005066 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d002      	beq.n	800639c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8006396:	f04f 33ff 	mov.w	r3, #4294967295
 800639a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800639c:	6879      	ldr	r1, [r7, #4]
 800639e:	68b8      	ldr	r0, [r7, #8]
 80063a0:	f000 fa4a 	bl	8006838 <prvAddCurrentTaskToDelayedList>
	}
 80063a4:	bf00      	nop
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	20000758 	.word	0x20000758

080063b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d109      	bne.n	80063da <xTaskRemoveFromEventList+0x2a>
 80063c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	60fb      	str	r3, [r7, #12]
 80063d8:	e7fe      	b.n	80063d8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	3318      	adds	r3, #24
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fe fe9c 	bl	800511c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063e4:	4b1d      	ldr	r3, [pc, #116]	; (800645c <xTaskRemoveFromEventList+0xac>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d11d      	bne.n	8006428 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7fe fe93 	bl	800511c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063fa:	4b19      	ldr	r3, [pc, #100]	; (8006460 <xTaskRemoveFromEventList+0xb0>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d903      	bls.n	800640a <xTaskRemoveFromEventList+0x5a>
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006406:	4a16      	ldr	r2, [pc, #88]	; (8006460 <xTaskRemoveFromEventList+0xb0>)
 8006408:	6013      	str	r3, [r2, #0]
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800640e:	4613      	mov	r3, r2
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	4413      	add	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4a13      	ldr	r2, [pc, #76]	; (8006464 <xTaskRemoveFromEventList+0xb4>)
 8006418:	441a      	add	r2, r3
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	3304      	adds	r3, #4
 800641e:	4619      	mov	r1, r3
 8006420:	4610      	mov	r0, r2
 8006422:	f7fe fe20 	bl	8005066 <vListInsertEnd>
 8006426:	e005      	b.n	8006434 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	3318      	adds	r3, #24
 800642c:	4619      	mov	r1, r3
 800642e:	480e      	ldr	r0, [pc, #56]	; (8006468 <xTaskRemoveFromEventList+0xb8>)
 8006430:	f7fe fe19 	bl	8005066 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006438:	4b0c      	ldr	r3, [pc, #48]	; (800646c <xTaskRemoveFromEventList+0xbc>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800643e:	429a      	cmp	r2, r3
 8006440:	d905      	bls.n	800644e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006442:	2301      	movs	r3, #1
 8006444:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006446:	4b0a      	ldr	r3, [pc, #40]	; (8006470 <xTaskRemoveFromEventList+0xc0>)
 8006448:	2201      	movs	r2, #1
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	e001      	b.n	8006452 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800644e:	2300      	movs	r3, #0
 8006450:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006452:	697b      	ldr	r3, [r7, #20]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3718      	adds	r7, #24
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	20000c54 	.word	0x20000c54
 8006460:	20000c34 	.word	0x20000c34
 8006464:	2000075c 	.word	0x2000075c
 8006468:	20000bec 	.word	0x20000bec
 800646c:	20000758 	.word	0x20000758
 8006470:	20000c40 	.word	0x20000c40

08006474 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800647c:	4b06      	ldr	r3, [pc, #24]	; (8006498 <vTaskInternalSetTimeOutState+0x24>)
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006484:	4b05      	ldr	r3, [pc, #20]	; (800649c <vTaskInternalSetTimeOutState+0x28>)
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	605a      	str	r2, [r3, #4]
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	bc80      	pop	{r7}
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	20000c44 	.word	0x20000c44
 800649c:	20000c30 	.word	0x20000c30

080064a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b088      	sub	sp, #32
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d109      	bne.n	80064c4 <xTaskCheckForTimeOut+0x24>
 80064b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	613b      	str	r3, [r7, #16]
 80064c2:	e7fe      	b.n	80064c2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d109      	bne.n	80064de <xTaskCheckForTimeOut+0x3e>
 80064ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ce:	f383 8811 	msr	BASEPRI, r3
 80064d2:	f3bf 8f6f 	isb	sy
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	e7fe      	b.n	80064dc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80064de:	f000 fdf3 	bl	80070c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80064e2:	4b1d      	ldr	r3, [pc, #116]	; (8006558 <xTaskCheckForTimeOut+0xb8>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	69ba      	ldr	r2, [r7, #24]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fa:	d102      	bne.n	8006502 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80064fc:	2300      	movs	r3, #0
 80064fe:	61fb      	str	r3, [r7, #28]
 8006500:	e023      	b.n	800654a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	4b15      	ldr	r3, [pc, #84]	; (800655c <xTaskCheckForTimeOut+0xbc>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	429a      	cmp	r2, r3
 800650c:	d007      	beq.n	800651e <xTaskCheckForTimeOut+0x7e>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	69ba      	ldr	r2, [r7, #24]
 8006514:	429a      	cmp	r2, r3
 8006516:	d302      	bcc.n	800651e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006518:	2301      	movs	r3, #1
 800651a:	61fb      	str	r3, [r7, #28]
 800651c:	e015      	b.n	800654a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	697a      	ldr	r2, [r7, #20]
 8006524:	429a      	cmp	r2, r3
 8006526:	d20b      	bcs.n	8006540 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	1ad2      	subs	r2, r2, r3
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f7ff ff9d 	bl	8006474 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800653a:	2300      	movs	r3, #0
 800653c:	61fb      	str	r3, [r7, #28]
 800653e:	e004      	b.n	800654a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	2200      	movs	r2, #0
 8006544:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006546:	2301      	movs	r3, #1
 8006548:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800654a:	f000 fdeb 	bl	8007124 <vPortExitCritical>

	return xReturn;
 800654e:	69fb      	ldr	r3, [r7, #28]
}
 8006550:	4618      	mov	r0, r3
 8006552:	3720      	adds	r7, #32
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	20000c30 	.word	0x20000c30
 800655c:	20000c44 	.word	0x20000c44

08006560 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006560:	b480      	push	{r7}
 8006562:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006564:	4b03      	ldr	r3, [pc, #12]	; (8006574 <vTaskMissedYield+0x14>)
 8006566:	2201      	movs	r2, #1
 8006568:	601a      	str	r2, [r3, #0]
}
 800656a:	bf00      	nop
 800656c:	46bd      	mov	sp, r7
 800656e:	bc80      	pop	{r7}
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	20000c40 	.word	0x20000c40

08006578 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006580:	f000 f852 	bl	8006628 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006584:	4b06      	ldr	r3, [pc, #24]	; (80065a0 <prvIdleTask+0x28>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d9f9      	bls.n	8006580 <prvIdleTask+0x8>
			{
				taskYIELD();
 800658c:	4b05      	ldr	r3, [pc, #20]	; (80065a4 <prvIdleTask+0x2c>)
 800658e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006592:	601a      	str	r2, [r3, #0]
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800659c:	e7f0      	b.n	8006580 <prvIdleTask+0x8>
 800659e:	bf00      	nop
 80065a0:	2000075c 	.word	0x2000075c
 80065a4:	e000ed04 	.word	0xe000ed04

080065a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065ae:	2300      	movs	r3, #0
 80065b0:	607b      	str	r3, [r7, #4]
 80065b2:	e00c      	b.n	80065ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	4613      	mov	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	4413      	add	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4a12      	ldr	r2, [pc, #72]	; (8006608 <prvInitialiseTaskLists+0x60>)
 80065c0:	4413      	add	r3, r2
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fe fd24 	bl	8005010 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	3301      	adds	r3, #1
 80065cc:	607b      	str	r3, [r7, #4]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2b37      	cmp	r3, #55	; 0x37
 80065d2:	d9ef      	bls.n	80065b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80065d4:	480d      	ldr	r0, [pc, #52]	; (800660c <prvInitialiseTaskLists+0x64>)
 80065d6:	f7fe fd1b 	bl	8005010 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80065da:	480d      	ldr	r0, [pc, #52]	; (8006610 <prvInitialiseTaskLists+0x68>)
 80065dc:	f7fe fd18 	bl	8005010 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80065e0:	480c      	ldr	r0, [pc, #48]	; (8006614 <prvInitialiseTaskLists+0x6c>)
 80065e2:	f7fe fd15 	bl	8005010 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80065e6:	480c      	ldr	r0, [pc, #48]	; (8006618 <prvInitialiseTaskLists+0x70>)
 80065e8:	f7fe fd12 	bl	8005010 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80065ec:	480b      	ldr	r0, [pc, #44]	; (800661c <prvInitialiseTaskLists+0x74>)
 80065ee:	f7fe fd0f 	bl	8005010 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80065f2:	4b0b      	ldr	r3, [pc, #44]	; (8006620 <prvInitialiseTaskLists+0x78>)
 80065f4:	4a05      	ldr	r2, [pc, #20]	; (800660c <prvInitialiseTaskLists+0x64>)
 80065f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065f8:	4b0a      	ldr	r3, [pc, #40]	; (8006624 <prvInitialiseTaskLists+0x7c>)
 80065fa:	4a05      	ldr	r2, [pc, #20]	; (8006610 <prvInitialiseTaskLists+0x68>)
 80065fc:	601a      	str	r2, [r3, #0]
}
 80065fe:	bf00      	nop
 8006600:	3708      	adds	r7, #8
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	2000075c 	.word	0x2000075c
 800660c:	20000bbc 	.word	0x20000bbc
 8006610:	20000bd0 	.word	0x20000bd0
 8006614:	20000bec 	.word	0x20000bec
 8006618:	20000c00 	.word	0x20000c00
 800661c:	20000c18 	.word	0x20000c18
 8006620:	20000be4 	.word	0x20000be4
 8006624:	20000be8 	.word	0x20000be8

08006628 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800662e:	e019      	b.n	8006664 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006630:	f000 fd4a 	bl	80070c8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006634:	4b0f      	ldr	r3, [pc, #60]	; (8006674 <prvCheckTasksWaitingTermination+0x4c>)
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	3304      	adds	r3, #4
 8006640:	4618      	mov	r0, r3
 8006642:	f7fe fd6b 	bl	800511c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006646:	4b0c      	ldr	r3, [pc, #48]	; (8006678 <prvCheckTasksWaitingTermination+0x50>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	3b01      	subs	r3, #1
 800664c:	4a0a      	ldr	r2, [pc, #40]	; (8006678 <prvCheckTasksWaitingTermination+0x50>)
 800664e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006650:	4b0a      	ldr	r3, [pc, #40]	; (800667c <prvCheckTasksWaitingTermination+0x54>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	3b01      	subs	r3, #1
 8006656:	4a09      	ldr	r2, [pc, #36]	; (800667c <prvCheckTasksWaitingTermination+0x54>)
 8006658:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800665a:	f000 fd63 	bl	8007124 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 f80e 	bl	8006680 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006664:	4b05      	ldr	r3, [pc, #20]	; (800667c <prvCheckTasksWaitingTermination+0x54>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1e1      	bne.n	8006630 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800666c:	bf00      	nop
 800666e:	3708      	adds	r7, #8
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20000c00 	.word	0x20000c00
 8006678:	20000c2c 	.word	0x20000c2c
 800667c:	20000c14 	.word	0x20000c14

08006680 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800668e:	2b00      	cmp	r3, #0
 8006690:	d108      	bne.n	80066a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006696:	4618      	mov	r0, r3
 8006698:	f000 fece 	bl	8007438 <vPortFree>
				vPortFree( pxTCB );
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f000 fecb 	bl	8007438 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80066a2:	e017      	b.n	80066d4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d103      	bne.n	80066b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 fec2 	bl	8007438 <vPortFree>
	}
 80066b4:	e00e      	b.n	80066d4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d009      	beq.n	80066d4 <prvDeleteTCB+0x54>
 80066c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c4:	f383 8811 	msr	BASEPRI, r3
 80066c8:	f3bf 8f6f 	isb	sy
 80066cc:	f3bf 8f4f 	dsb	sy
 80066d0:	60fb      	str	r3, [r7, #12]
 80066d2:	e7fe      	b.n	80066d2 <prvDeleteTCB+0x52>
	}
 80066d4:	bf00      	nop
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066e2:	4b0e      	ldr	r3, [pc, #56]	; (800671c <prvResetNextTaskUnblockTime+0x40>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <prvResetNextTaskUnblockTime+0x14>
 80066ec:	2301      	movs	r3, #1
 80066ee:	e000      	b.n	80066f2 <prvResetNextTaskUnblockTime+0x16>
 80066f0:	2300      	movs	r3, #0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d004      	beq.n	8006700 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80066f6:	4b0a      	ldr	r3, [pc, #40]	; (8006720 <prvResetNextTaskUnblockTime+0x44>)
 80066f8:	f04f 32ff 	mov.w	r2, #4294967295
 80066fc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80066fe:	e008      	b.n	8006712 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006700:	4b06      	ldr	r3, [pc, #24]	; (800671c <prvResetNextTaskUnblockTime+0x40>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	4a04      	ldr	r2, [pc, #16]	; (8006720 <prvResetNextTaskUnblockTime+0x44>)
 8006710:	6013      	str	r3, [r2, #0]
}
 8006712:	bf00      	nop
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	bc80      	pop	{r7}
 800671a:	4770      	bx	lr
 800671c:	20000be4 	.word	0x20000be4
 8006720:	20000c4c 	.word	0x20000c4c

08006724 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800672a:	4b0b      	ldr	r3, [pc, #44]	; (8006758 <xTaskGetSchedulerState+0x34>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d102      	bne.n	8006738 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006732:	2301      	movs	r3, #1
 8006734:	607b      	str	r3, [r7, #4]
 8006736:	e008      	b.n	800674a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006738:	4b08      	ldr	r3, [pc, #32]	; (800675c <xTaskGetSchedulerState+0x38>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d102      	bne.n	8006746 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006740:	2302      	movs	r3, #2
 8006742:	607b      	str	r3, [r7, #4]
 8006744:	e001      	b.n	800674a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006746:	2300      	movs	r3, #0
 8006748:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800674a:	687b      	ldr	r3, [r7, #4]
	}
 800674c:	4618      	mov	r0, r3
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	bc80      	pop	{r7}
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	20000c38 	.word	0x20000c38
 800675c:	20000c54 	.word	0x20000c54

08006760 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800676c:	2300      	movs	r3, #0
 800676e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d054      	beq.n	8006820 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006776:	4b2d      	ldr	r3, [pc, #180]	; (800682c <xTaskPriorityDisinherit+0xcc>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	429a      	cmp	r2, r3
 800677e:	d009      	beq.n	8006794 <xTaskPriorityDisinherit+0x34>
 8006780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	60fb      	str	r3, [r7, #12]
 8006792:	e7fe      	b.n	8006792 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006798:	2b00      	cmp	r3, #0
 800679a:	d109      	bne.n	80067b0 <xTaskPriorityDisinherit+0x50>
 800679c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	60bb      	str	r3, [r7, #8]
 80067ae:	e7fe      	b.n	80067ae <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067b4:	1e5a      	subs	r2, r3, #1
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d02c      	beq.n	8006820 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d128      	bne.n	8006820 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	3304      	adds	r3, #4
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fe fca2 	bl	800511c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067e4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067f0:	4b0f      	ldr	r3, [pc, #60]	; (8006830 <xTaskPriorityDisinherit+0xd0>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d903      	bls.n	8006800 <xTaskPriorityDisinherit+0xa0>
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067fc:	4a0c      	ldr	r2, [pc, #48]	; (8006830 <xTaskPriorityDisinherit+0xd0>)
 80067fe:	6013      	str	r3, [r2, #0]
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006804:	4613      	mov	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4a09      	ldr	r2, [pc, #36]	; (8006834 <xTaskPriorityDisinherit+0xd4>)
 800680e:	441a      	add	r2, r3
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	3304      	adds	r3, #4
 8006814:	4619      	mov	r1, r3
 8006816:	4610      	mov	r0, r2
 8006818:	f7fe fc25 	bl	8005066 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800681c:	2301      	movs	r3, #1
 800681e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006820:	697b      	ldr	r3, [r7, #20]
	}
 8006822:	4618      	mov	r0, r3
 8006824:	3718      	adds	r7, #24
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	20000758 	.word	0x20000758
 8006830:	20000c34 	.word	0x20000c34
 8006834:	2000075c 	.word	0x2000075c

08006838 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006842:	4b21      	ldr	r3, [pc, #132]	; (80068c8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006848:	4b20      	ldr	r3, [pc, #128]	; (80068cc <prvAddCurrentTaskToDelayedList+0x94>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3304      	adds	r3, #4
 800684e:	4618      	mov	r0, r3
 8006850:	f7fe fc64 	bl	800511c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685a:	d10a      	bne.n	8006872 <prvAddCurrentTaskToDelayedList+0x3a>
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006862:	4b1a      	ldr	r3, [pc, #104]	; (80068cc <prvAddCurrentTaskToDelayedList+0x94>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	3304      	adds	r3, #4
 8006868:	4619      	mov	r1, r3
 800686a:	4819      	ldr	r0, [pc, #100]	; (80068d0 <prvAddCurrentTaskToDelayedList+0x98>)
 800686c:	f7fe fbfb 	bl	8005066 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006870:	e026      	b.n	80068c0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4413      	add	r3, r2
 8006878:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800687a:	4b14      	ldr	r3, [pc, #80]	; (80068cc <prvAddCurrentTaskToDelayedList+0x94>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006882:	68ba      	ldr	r2, [r7, #8]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	429a      	cmp	r2, r3
 8006888:	d209      	bcs.n	800689e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800688a:	4b12      	ldr	r3, [pc, #72]	; (80068d4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	4b0f      	ldr	r3, [pc, #60]	; (80068cc <prvAddCurrentTaskToDelayedList+0x94>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	3304      	adds	r3, #4
 8006894:	4619      	mov	r1, r3
 8006896:	4610      	mov	r0, r2
 8006898:	f7fe fc08 	bl	80050ac <vListInsert>
}
 800689c:	e010      	b.n	80068c0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800689e:	4b0e      	ldr	r3, [pc, #56]	; (80068d8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	4b0a      	ldr	r3, [pc, #40]	; (80068cc <prvAddCurrentTaskToDelayedList+0x94>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	3304      	adds	r3, #4
 80068a8:	4619      	mov	r1, r3
 80068aa:	4610      	mov	r0, r2
 80068ac:	f7fe fbfe 	bl	80050ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068b0:	4b0a      	ldr	r3, [pc, #40]	; (80068dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68ba      	ldr	r2, [r7, #8]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d202      	bcs.n	80068c0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80068ba:	4a08      	ldr	r2, [pc, #32]	; (80068dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	6013      	str	r3, [r2, #0]
}
 80068c0:	bf00      	nop
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	20000c30 	.word	0x20000c30
 80068cc:	20000758 	.word	0x20000758
 80068d0:	20000c18 	.word	0x20000c18
 80068d4:	20000be8 	.word	0x20000be8
 80068d8:	20000be4 	.word	0x20000be4
 80068dc:	20000c4c 	.word	0x20000c4c

080068e0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08a      	sub	sp, #40	; 0x28
 80068e4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80068e6:	2300      	movs	r3, #0
 80068e8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068ea:	f000 fac3 	bl	8006e74 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068ee:	4b1c      	ldr	r3, [pc, #112]	; (8006960 <xTimerCreateTimerTask+0x80>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d021      	beq.n	800693a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80068fa:	2300      	movs	r3, #0
 80068fc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80068fe:	1d3a      	adds	r2, r7, #4
 8006900:	f107 0108 	add.w	r1, r7, #8
 8006904:	f107 030c 	add.w	r3, r7, #12
 8006908:	4618      	mov	r0, r3
 800690a:	f7fe fb67 	bl	8004fdc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800690e:	6879      	ldr	r1, [r7, #4]
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	68fa      	ldr	r2, [r7, #12]
 8006914:	9202      	str	r2, [sp, #8]
 8006916:	9301      	str	r3, [sp, #4]
 8006918:	2302      	movs	r3, #2
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	2300      	movs	r3, #0
 800691e:	460a      	mov	r2, r1
 8006920:	4910      	ldr	r1, [pc, #64]	; (8006964 <xTimerCreateTimerTask+0x84>)
 8006922:	4811      	ldr	r0, [pc, #68]	; (8006968 <xTimerCreateTimerTask+0x88>)
 8006924:	f7ff f8f8 	bl	8005b18 <xTaskCreateStatic>
 8006928:	4602      	mov	r2, r0
 800692a:	4b10      	ldr	r3, [pc, #64]	; (800696c <xTimerCreateTimerTask+0x8c>)
 800692c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800692e:	4b0f      	ldr	r3, [pc, #60]	; (800696c <xTimerCreateTimerTask+0x8c>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006936:	2301      	movs	r3, #1
 8006938:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d109      	bne.n	8006954 <xTimerCreateTimerTask+0x74>
 8006940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	e7fe      	b.n	8006952 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8006954:	697b      	ldr	r3, [r7, #20]
}
 8006956:	4618      	mov	r0, r3
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	20000c88 	.word	0x20000c88
 8006964:	08008534 	.word	0x08008534
 8006968:	08006a89 	.word	0x08006a89
 800696c:	20000c8c 	.word	0x20000c8c

08006970 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b08a      	sub	sp, #40	; 0x28
 8006974:	af00      	add	r7, sp, #0
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	60b9      	str	r1, [r7, #8]
 800697a:	607a      	str	r2, [r7, #4]
 800697c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800697e:	2300      	movs	r3, #0
 8006980:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d109      	bne.n	800699c <xTimerGenericCommand+0x2c>
 8006988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800698c:	f383 8811 	msr	BASEPRI, r3
 8006990:	f3bf 8f6f 	isb	sy
 8006994:	f3bf 8f4f 	dsb	sy
 8006998:	623b      	str	r3, [r7, #32]
 800699a:	e7fe      	b.n	800699a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800699c:	4b19      	ldr	r3, [pc, #100]	; (8006a04 <xTimerGenericCommand+0x94>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d02a      	beq.n	80069fa <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	2b05      	cmp	r3, #5
 80069b4:	dc18      	bgt.n	80069e8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80069b6:	f7ff feb5 	bl	8006724 <xTaskGetSchedulerState>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d109      	bne.n	80069d4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80069c0:	4b10      	ldr	r3, [pc, #64]	; (8006a04 <xTimerGenericCommand+0x94>)
 80069c2:	6818      	ldr	r0, [r3, #0]
 80069c4:	f107 0110 	add.w	r1, r7, #16
 80069c8:	2300      	movs	r3, #0
 80069ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069cc:	f7fe fcce 	bl	800536c <xQueueGenericSend>
 80069d0:	6278      	str	r0, [r7, #36]	; 0x24
 80069d2:	e012      	b.n	80069fa <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80069d4:	4b0b      	ldr	r3, [pc, #44]	; (8006a04 <xTimerGenericCommand+0x94>)
 80069d6:	6818      	ldr	r0, [r3, #0]
 80069d8:	f107 0110 	add.w	r1, r7, #16
 80069dc:	2300      	movs	r3, #0
 80069de:	2200      	movs	r2, #0
 80069e0:	f7fe fcc4 	bl	800536c <xQueueGenericSend>
 80069e4:	6278      	str	r0, [r7, #36]	; 0x24
 80069e6:	e008      	b.n	80069fa <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069e8:	4b06      	ldr	r3, [pc, #24]	; (8006a04 <xTimerGenericCommand+0x94>)
 80069ea:	6818      	ldr	r0, [r3, #0]
 80069ec:	f107 0110 	add.w	r1, r7, #16
 80069f0:	2300      	movs	r3, #0
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	f7fe fdb4 	bl	8005560 <xQueueGenericSendFromISR>
 80069f8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3728      	adds	r7, #40	; 0x28
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	20000c88 	.word	0x20000c88

08006a08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b088      	sub	sp, #32
 8006a0c:	af02      	add	r7, sp, #8
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a12:	4b1c      	ldr	r3, [pc, #112]	; (8006a84 <prvProcessExpiredTimer+0x7c>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	3304      	adds	r3, #4
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7fe fb7b 	bl	800511c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d121      	bne.n	8006a72 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	699a      	ldr	r2, [r3, #24]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	18d1      	adds	r1, r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	683a      	ldr	r2, [r7, #0]
 8006a3a:	6978      	ldr	r0, [r7, #20]
 8006a3c:	f000 f8c8 	bl	8006bd0 <prvInsertTimerInActiveList>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d015      	beq.n	8006a72 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a46:	2300      	movs	r3, #0
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	2100      	movs	r1, #0
 8006a50:	6978      	ldr	r0, [r7, #20]
 8006a52:	f7ff ff8d 	bl	8006970 <xTimerGenericCommand>
 8006a56:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d109      	bne.n	8006a72 <prvProcessExpiredTimer+0x6a>
 8006a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	60fb      	str	r3, [r7, #12]
 8006a70:	e7fe      	b.n	8006a70 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	6978      	ldr	r0, [r7, #20]
 8006a78:	4798      	blx	r3
}
 8006a7a:	bf00      	nop
 8006a7c:	3718      	adds	r7, #24
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	20000c80 	.word	0x20000c80

08006a88 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a90:	f107 0308 	add.w	r3, r7, #8
 8006a94:	4618      	mov	r0, r3
 8006a96:	f000 f857 	bl	8006b48 <prvGetNextExpireTime>
 8006a9a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f000 f803 	bl	8006aac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006aa6:	f000 f8d5 	bl	8006c54 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006aaa:	e7f1      	b.n	8006a90 <prvTimerTask+0x8>

08006aac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006ab6:	f7ff fa5b 	bl	8005f70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006aba:	f107 0308 	add.w	r3, r7, #8
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 f866 	bl	8006b90 <prvSampleTimeNow>
 8006ac4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d130      	bne.n	8006b2e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10a      	bne.n	8006ae8 <prvProcessTimerOrBlockTask+0x3c>
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d806      	bhi.n	8006ae8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006ada:	f7ff fa57 	bl	8005f8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ade:	68f9      	ldr	r1, [r7, #12]
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f7ff ff91 	bl	8006a08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ae6:	e024      	b.n	8006b32 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d008      	beq.n	8006b00 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006aee:	4b13      	ldr	r3, [pc, #76]	; (8006b3c <prvProcessTimerOrBlockTask+0x90>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	bf0c      	ite	eq
 8006af8:	2301      	moveq	r3, #1
 8006afa:	2300      	movne	r3, #0
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b00:	4b0f      	ldr	r3, [pc, #60]	; (8006b40 <prvProcessTimerOrBlockTask+0x94>)
 8006b02:	6818      	ldr	r0, [r3, #0]
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	683a      	ldr	r2, [r7, #0]
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	f7fe ffcf 	bl	8005ab0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006b12:	f7ff fa3b 	bl	8005f8c <xTaskResumeAll>
 8006b16:	4603      	mov	r3, r0
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d10a      	bne.n	8006b32 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b1c:	4b09      	ldr	r3, [pc, #36]	; (8006b44 <prvProcessTimerOrBlockTask+0x98>)
 8006b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	f3bf 8f4f 	dsb	sy
 8006b28:	f3bf 8f6f 	isb	sy
}
 8006b2c:	e001      	b.n	8006b32 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b2e:	f7ff fa2d 	bl	8005f8c <xTaskResumeAll>
}
 8006b32:	bf00      	nop
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	20000c84 	.word	0x20000c84
 8006b40:	20000c88 	.word	0x20000c88
 8006b44:	e000ed04 	.word	0xe000ed04

08006b48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b50:	4b0e      	ldr	r3, [pc, #56]	; (8006b8c <prvGetNextExpireTime+0x44>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	bf0c      	ite	eq
 8006b5a:	2301      	moveq	r3, #1
 8006b5c:	2300      	movne	r3, #0
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d105      	bne.n	8006b7a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b6e:	4b07      	ldr	r3, [pc, #28]	; (8006b8c <prvGetNextExpireTime+0x44>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	e001      	b.n	8006b7e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bc80      	pop	{r7}
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	20000c80 	.word	0x20000c80

08006b90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b98:	f7ff fa94 	bl	80060c4 <xTaskGetTickCount>
 8006b9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b9e:	4b0b      	ldr	r3, [pc, #44]	; (8006bcc <prvSampleTimeNow+0x3c>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d205      	bcs.n	8006bb4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006ba8:	f000 f904 	bl	8006db4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2201      	movs	r2, #1
 8006bb0:	601a      	str	r2, [r3, #0]
 8006bb2:	e002      	b.n	8006bba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006bba:	4a04      	ldr	r2, [pc, #16]	; (8006bcc <prvSampleTimeNow+0x3c>)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	20000c90 	.word	0x20000c90

08006bd0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	607a      	str	r2, [r7, #4]
 8006bdc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006bde:	2300      	movs	r3, #0
 8006be0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	68ba      	ldr	r2, [r7, #8]
 8006be6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d812      	bhi.n	8006c1c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	1ad2      	subs	r2, r2, r3
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d302      	bcc.n	8006c0a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006c04:	2301      	movs	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	e01b      	b.n	8006c42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c0a:	4b10      	ldr	r3, [pc, #64]	; (8006c4c <prvInsertTimerInActiveList+0x7c>)
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	3304      	adds	r3, #4
 8006c12:	4619      	mov	r1, r3
 8006c14:	4610      	mov	r0, r2
 8006c16:	f7fe fa49 	bl	80050ac <vListInsert>
 8006c1a:	e012      	b.n	8006c42 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d206      	bcs.n	8006c32 <prvInsertTimerInActiveList+0x62>
 8006c24:	68ba      	ldr	r2, [r7, #8]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d302      	bcc.n	8006c32 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	617b      	str	r3, [r7, #20]
 8006c30:	e007      	b.n	8006c42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c32:	4b07      	ldr	r3, [pc, #28]	; (8006c50 <prvInsertTimerInActiveList+0x80>)
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	3304      	adds	r3, #4
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	4610      	mov	r0, r2
 8006c3e:	f7fe fa35 	bl	80050ac <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c42:	697b      	ldr	r3, [r7, #20]
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3718      	adds	r7, #24
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}
 8006c4c:	20000c84 	.word	0x20000c84
 8006c50:	20000c80 	.word	0x20000c80

08006c54 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b08e      	sub	sp, #56	; 0x38
 8006c58:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c5a:	e099      	b.n	8006d90 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	da17      	bge.n	8006c92 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c62:	1d3b      	adds	r3, r7, #4
 8006c64:	3304      	adds	r3, #4
 8006c66:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d109      	bne.n	8006c82 <prvProcessReceivedCommands+0x2e>
 8006c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	61fb      	str	r3, [r7, #28]
 8006c80:	e7fe      	b.n	8006c80 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c88:	6850      	ldr	r0, [r2, #4]
 8006c8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c8c:	6892      	ldr	r2, [r2, #8]
 8006c8e:	4611      	mov	r1, r2
 8006c90:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	db7a      	blt.n	8006d8e <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d004      	beq.n	8006cae <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca6:	3304      	adds	r3, #4
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f7fe fa37 	bl	800511c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cae:	463b      	mov	r3, r7
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7ff ff6d 	bl	8006b90 <prvSampleTimeNow>
 8006cb6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b09      	cmp	r3, #9
 8006cbc:	d868      	bhi.n	8006d90 <prvProcessReceivedCommands+0x13c>
 8006cbe:	a201      	add	r2, pc, #4	; (adr r2, 8006cc4 <prvProcessReceivedCommands+0x70>)
 8006cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc4:	08006ced 	.word	0x08006ced
 8006cc8:	08006ced 	.word	0x08006ced
 8006ccc:	08006ced 	.word	0x08006ced
 8006cd0:	08006d91 	.word	0x08006d91
 8006cd4:	08006d47 	.word	0x08006d47
 8006cd8:	08006d7d 	.word	0x08006d7d
 8006cdc:	08006ced 	.word	0x08006ced
 8006ce0:	08006ced 	.word	0x08006ced
 8006ce4:	08006d91 	.word	0x08006d91
 8006ce8:	08006d47 	.word	0x08006d47
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	18d1      	adds	r1, r2, r3
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cfa:	f7ff ff69 	bl	8006bd0 <prvInsertTimerInActiveList>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d045      	beq.n	8006d90 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d0a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d13d      	bne.n	8006d90 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	441a      	add	r2, r3
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	2300      	movs	r3, #0
 8006d22:	2100      	movs	r1, #0
 8006d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d26:	f7ff fe23 	bl	8006970 <xTimerGenericCommand>
 8006d2a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d12e      	bne.n	8006d90 <prvProcessReceivedCommands+0x13c>
 8006d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d36:	f383 8811 	msr	BASEPRI, r3
 8006d3a:	f3bf 8f6f 	isb	sy
 8006d3e:	f3bf 8f4f 	dsb	sy
 8006d42:	61bb      	str	r3, [r7, #24]
 8006d44:	e7fe      	b.n	8006d44 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d109      	bne.n	8006d68 <prvProcessReceivedCommands+0x114>
 8006d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d58:	f383 8811 	msr	BASEPRI, r3
 8006d5c:	f3bf 8f6f 	isb	sy
 8006d60:	f3bf 8f4f 	dsb	sy
 8006d64:	617b      	str	r3, [r7, #20]
 8006d66:	e7fe      	b.n	8006d66 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	699a      	ldr	r2, [r3, #24]
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6e:	18d1      	adds	r1, r2, r3
 8006d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d76:	f7ff ff2b 	bl	8006bd0 <prvInsertTimerInActiveList>
					break;
 8006d7a:	e009      	b.n	8006d90 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d104      	bne.n	8006d90 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8006d86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d88:	f000 fb56 	bl	8007438 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006d8c:	e000      	b.n	8006d90 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006d8e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d90:	4b07      	ldr	r3, [pc, #28]	; (8006db0 <prvProcessReceivedCommands+0x15c>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	1d39      	adds	r1, r7, #4
 8006d96:	2200      	movs	r2, #0
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fe fc75 	bl	8005688 <xQueueReceive>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	f47f af5b 	bne.w	8006c5c <prvProcessReceivedCommands+0x8>
	}
}
 8006da6:	bf00      	nop
 8006da8:	3730      	adds	r7, #48	; 0x30
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000c88 	.word	0x20000c88

08006db4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b088      	sub	sp, #32
 8006db8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006dba:	e044      	b.n	8006e46 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006dbc:	4b2b      	ldr	r3, [pc, #172]	; (8006e6c <prvSwitchTimerLists+0xb8>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006dc6:	4b29      	ldr	r3, [pc, #164]	; (8006e6c <prvSwitchTimerLists+0xb8>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	3304      	adds	r3, #4
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7fe f9a1 	bl	800511c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d12d      	bne.n	8006e46 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	4413      	add	r3, r2
 8006df2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d90e      	bls.n	8006e1a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	68ba      	ldr	r2, [r7, #8]
 8006e00:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e08:	4b18      	ldr	r3, [pc, #96]	; (8006e6c <prvSwitchTimerLists+0xb8>)
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	3304      	adds	r3, #4
 8006e10:	4619      	mov	r1, r3
 8006e12:	4610      	mov	r0, r2
 8006e14:	f7fe f94a 	bl	80050ac <vListInsert>
 8006e18:	e015      	b.n	8006e46 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	9300      	str	r3, [sp, #0]
 8006e1e:	2300      	movs	r3, #0
 8006e20:	693a      	ldr	r2, [r7, #16]
 8006e22:	2100      	movs	r1, #0
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f7ff fda3 	bl	8006970 <xTimerGenericCommand>
 8006e2a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d109      	bne.n	8006e46 <prvSwitchTimerLists+0x92>
 8006e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	603b      	str	r3, [r7, #0]
 8006e44:	e7fe      	b.n	8006e44 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e46:	4b09      	ldr	r3, [pc, #36]	; (8006e6c <prvSwitchTimerLists+0xb8>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1b5      	bne.n	8006dbc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006e50:	4b06      	ldr	r3, [pc, #24]	; (8006e6c <prvSwitchTimerLists+0xb8>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006e56:	4b06      	ldr	r3, [pc, #24]	; (8006e70 <prvSwitchTimerLists+0xbc>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a04      	ldr	r2, [pc, #16]	; (8006e6c <prvSwitchTimerLists+0xb8>)
 8006e5c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006e5e:	4a04      	ldr	r2, [pc, #16]	; (8006e70 <prvSwitchTimerLists+0xbc>)
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	6013      	str	r3, [r2, #0]
}
 8006e64:	bf00      	nop
 8006e66:	3718      	adds	r7, #24
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	20000c80 	.word	0x20000c80
 8006e70:	20000c84 	.word	0x20000c84

08006e74 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b082      	sub	sp, #8
 8006e78:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006e7a:	f000 f925 	bl	80070c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006e7e:	4b15      	ldr	r3, [pc, #84]	; (8006ed4 <prvCheckForValidListAndQueue+0x60>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d120      	bne.n	8006ec8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006e86:	4814      	ldr	r0, [pc, #80]	; (8006ed8 <prvCheckForValidListAndQueue+0x64>)
 8006e88:	f7fe f8c2 	bl	8005010 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006e8c:	4813      	ldr	r0, [pc, #76]	; (8006edc <prvCheckForValidListAndQueue+0x68>)
 8006e8e:	f7fe f8bf 	bl	8005010 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006e92:	4b13      	ldr	r3, [pc, #76]	; (8006ee0 <prvCheckForValidListAndQueue+0x6c>)
 8006e94:	4a10      	ldr	r2, [pc, #64]	; (8006ed8 <prvCheckForValidListAndQueue+0x64>)
 8006e96:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006e98:	4b12      	ldr	r3, [pc, #72]	; (8006ee4 <prvCheckForValidListAndQueue+0x70>)
 8006e9a:	4a10      	ldr	r2, [pc, #64]	; (8006edc <prvCheckForValidListAndQueue+0x68>)
 8006e9c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	9300      	str	r3, [sp, #0]
 8006ea2:	4b11      	ldr	r3, [pc, #68]	; (8006ee8 <prvCheckForValidListAndQueue+0x74>)
 8006ea4:	4a11      	ldr	r2, [pc, #68]	; (8006eec <prvCheckForValidListAndQueue+0x78>)
 8006ea6:	2110      	movs	r1, #16
 8006ea8:	200a      	movs	r0, #10
 8006eaa:	f7fe f9c9 	bl	8005240 <xQueueGenericCreateStatic>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	4b08      	ldr	r3, [pc, #32]	; (8006ed4 <prvCheckForValidListAndQueue+0x60>)
 8006eb2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006eb4:	4b07      	ldr	r3, [pc, #28]	; (8006ed4 <prvCheckForValidListAndQueue+0x60>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d005      	beq.n	8006ec8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006ebc:	4b05      	ldr	r3, [pc, #20]	; (8006ed4 <prvCheckForValidListAndQueue+0x60>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	490b      	ldr	r1, [pc, #44]	; (8006ef0 <prvCheckForValidListAndQueue+0x7c>)
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f7fe fdcc 	bl	8005a60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ec8:	f000 f92c 	bl	8007124 <vPortExitCritical>
}
 8006ecc:	bf00      	nop
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	20000c88 	.word	0x20000c88
 8006ed8:	20000c58 	.word	0x20000c58
 8006edc:	20000c6c 	.word	0x20000c6c
 8006ee0:	20000c80 	.word	0x20000c80
 8006ee4:	20000c84 	.word	0x20000c84
 8006ee8:	20000d34 	.word	0x20000d34
 8006eec:	20000c94 	.word	0x20000c94
 8006ef0:	0800853c 	.word	0x0800853c

08006ef4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	3b04      	subs	r3, #4
 8006f04:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	3b04      	subs	r3, #4
 8006f12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f023 0201 	bic.w	r2, r3, #1
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	3b04      	subs	r3, #4
 8006f22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f24:	4a08      	ldr	r2, [pc, #32]	; (8006f48 <pxPortInitialiseStack+0x54>)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3b14      	subs	r3, #20
 8006f2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3b20      	subs	r3, #32
 8006f3a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3714      	adds	r7, #20
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bc80      	pop	{r7}
 8006f46:	4770      	bx	lr
 8006f48:	08006f4d 	.word	0x08006f4d

08006f4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006f52:	2300      	movs	r3, #0
 8006f54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f56:	4b10      	ldr	r3, [pc, #64]	; (8006f98 <prvTaskExitError+0x4c>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5e:	d009      	beq.n	8006f74 <prvTaskExitError+0x28>
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	60fb      	str	r3, [r7, #12]
 8006f72:	e7fe      	b.n	8006f72 <prvTaskExitError+0x26>
 8006f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006f86:	bf00      	nop
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d0fc      	beq.n	8006f88 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006f8e:	bf00      	nop
 8006f90:	3714      	adds	r7, #20
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bc80      	pop	{r7}
 8006f96:	4770      	bx	lr
 8006f98:	20000048 	.word	0x20000048
 8006f9c:	00000000 	.word	0x00000000

08006fa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006fa0:	4b07      	ldr	r3, [pc, #28]	; (8006fc0 <pxCurrentTCBConst2>)
 8006fa2:	6819      	ldr	r1, [r3, #0]
 8006fa4:	6808      	ldr	r0, [r1, #0]
 8006fa6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006faa:	f380 8809 	msr	PSP, r0
 8006fae:	f3bf 8f6f 	isb	sy
 8006fb2:	f04f 0000 	mov.w	r0, #0
 8006fb6:	f380 8811 	msr	BASEPRI, r0
 8006fba:	f04e 0e0d 	orr.w	lr, lr, #13
 8006fbe:	4770      	bx	lr

08006fc0 <pxCurrentTCBConst2>:
 8006fc0:	20000758 	.word	0x20000758
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006fc4:	bf00      	nop
 8006fc6:	bf00      	nop

08006fc8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006fc8:	4806      	ldr	r0, [pc, #24]	; (8006fe4 <prvPortStartFirstTask+0x1c>)
 8006fca:	6800      	ldr	r0, [r0, #0]
 8006fcc:	6800      	ldr	r0, [r0, #0]
 8006fce:	f380 8808 	msr	MSP, r0
 8006fd2:	b662      	cpsie	i
 8006fd4:	b661      	cpsie	f
 8006fd6:	f3bf 8f4f 	dsb	sy
 8006fda:	f3bf 8f6f 	isb	sy
 8006fde:	df00      	svc	0
 8006fe0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006fe2:	bf00      	nop
 8006fe4:	e000ed08 	.word	0xe000ed08

08006fe8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006fee:	4b31      	ldr	r3, [pc, #196]	; (80070b4 <xPortStartScheduler+0xcc>)
 8006ff0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	22ff      	movs	r2, #255	; 0xff
 8006ffe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	b2db      	uxtb	r3, r3
 8007006:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007008:	78fb      	ldrb	r3, [r7, #3]
 800700a:	b2db      	uxtb	r3, r3
 800700c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007010:	b2da      	uxtb	r2, r3
 8007012:	4b29      	ldr	r3, [pc, #164]	; (80070b8 <xPortStartScheduler+0xd0>)
 8007014:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007016:	4b29      	ldr	r3, [pc, #164]	; (80070bc <xPortStartScheduler+0xd4>)
 8007018:	2207      	movs	r2, #7
 800701a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800701c:	e009      	b.n	8007032 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800701e:	4b27      	ldr	r3, [pc, #156]	; (80070bc <xPortStartScheduler+0xd4>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	3b01      	subs	r3, #1
 8007024:	4a25      	ldr	r2, [pc, #148]	; (80070bc <xPortStartScheduler+0xd4>)
 8007026:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007028:	78fb      	ldrb	r3, [r7, #3]
 800702a:	b2db      	uxtb	r3, r3
 800702c:	005b      	lsls	r3, r3, #1
 800702e:	b2db      	uxtb	r3, r3
 8007030:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007032:	78fb      	ldrb	r3, [r7, #3]
 8007034:	b2db      	uxtb	r3, r3
 8007036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800703a:	2b80      	cmp	r3, #128	; 0x80
 800703c:	d0ef      	beq.n	800701e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800703e:	4b1f      	ldr	r3, [pc, #124]	; (80070bc <xPortStartScheduler+0xd4>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f1c3 0307 	rsb	r3, r3, #7
 8007046:	2b04      	cmp	r3, #4
 8007048:	d009      	beq.n	800705e <xPortStartScheduler+0x76>
 800704a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800704e:	f383 8811 	msr	BASEPRI, r3
 8007052:	f3bf 8f6f 	isb	sy
 8007056:	f3bf 8f4f 	dsb	sy
 800705a:	60bb      	str	r3, [r7, #8]
 800705c:	e7fe      	b.n	800705c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800705e:	4b17      	ldr	r3, [pc, #92]	; (80070bc <xPortStartScheduler+0xd4>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	021b      	lsls	r3, r3, #8
 8007064:	4a15      	ldr	r2, [pc, #84]	; (80070bc <xPortStartScheduler+0xd4>)
 8007066:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007068:	4b14      	ldr	r3, [pc, #80]	; (80070bc <xPortStartScheduler+0xd4>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007070:	4a12      	ldr	r2, [pc, #72]	; (80070bc <xPortStartScheduler+0xd4>)
 8007072:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	b2da      	uxtb	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800707c:	4b10      	ldr	r3, [pc, #64]	; (80070c0 <xPortStartScheduler+0xd8>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a0f      	ldr	r2, [pc, #60]	; (80070c0 <xPortStartScheduler+0xd8>)
 8007082:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007086:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007088:	4b0d      	ldr	r3, [pc, #52]	; (80070c0 <xPortStartScheduler+0xd8>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a0c      	ldr	r2, [pc, #48]	; (80070c0 <xPortStartScheduler+0xd8>)
 800708e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007092:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007094:	f000 f8b0 	bl	80071f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007098:	4b0a      	ldr	r3, [pc, #40]	; (80070c4 <xPortStartScheduler+0xdc>)
 800709a:	2200      	movs	r2, #0
 800709c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800709e:	f7ff ff93 	bl	8006fc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80070a2:	f7ff f8db 	bl	800625c <vTaskSwitchContext>
	prvTaskExitError();
 80070a6:	f7ff ff51 	bl	8006f4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	e000e400 	.word	0xe000e400
 80070b8:	20000d84 	.word	0x20000d84
 80070bc:	20000d88 	.word	0x20000d88
 80070c0:	e000ed20 	.word	0xe000ed20
 80070c4:	20000048 	.word	0x20000048

080070c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80070e0:	4b0e      	ldr	r3, [pc, #56]	; (800711c <vPortEnterCritical+0x54>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3301      	adds	r3, #1
 80070e6:	4a0d      	ldr	r2, [pc, #52]	; (800711c <vPortEnterCritical+0x54>)
 80070e8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80070ea:	4b0c      	ldr	r3, [pc, #48]	; (800711c <vPortEnterCritical+0x54>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d10e      	bne.n	8007110 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80070f2:	4b0b      	ldr	r3, [pc, #44]	; (8007120 <vPortEnterCritical+0x58>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d009      	beq.n	8007110 <vPortEnterCritical+0x48>
 80070fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	603b      	str	r3, [r7, #0]
 800710e:	e7fe      	b.n	800710e <vPortEnterCritical+0x46>
	}
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	bc80      	pop	{r7}
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	20000048 	.word	0x20000048
 8007120:	e000ed04 	.word	0xe000ed04

08007124 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800712a:	4b10      	ldr	r3, [pc, #64]	; (800716c <vPortExitCritical+0x48>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d109      	bne.n	8007146 <vPortExitCritical+0x22>
 8007132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007136:	f383 8811 	msr	BASEPRI, r3
 800713a:	f3bf 8f6f 	isb	sy
 800713e:	f3bf 8f4f 	dsb	sy
 8007142:	607b      	str	r3, [r7, #4]
 8007144:	e7fe      	b.n	8007144 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8007146:	4b09      	ldr	r3, [pc, #36]	; (800716c <vPortExitCritical+0x48>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3b01      	subs	r3, #1
 800714c:	4a07      	ldr	r2, [pc, #28]	; (800716c <vPortExitCritical+0x48>)
 800714e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007150:	4b06      	ldr	r3, [pc, #24]	; (800716c <vPortExitCritical+0x48>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d104      	bne.n	8007162 <vPortExitCritical+0x3e>
 8007158:	2300      	movs	r3, #0
 800715a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007162:	bf00      	nop
 8007164:	370c      	adds	r7, #12
 8007166:	46bd      	mov	sp, r7
 8007168:	bc80      	pop	{r7}
 800716a:	4770      	bx	lr
 800716c:	20000048 	.word	0x20000048

08007170 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007170:	f3ef 8009 	mrs	r0, PSP
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	4b0d      	ldr	r3, [pc, #52]	; (80071b0 <pxCurrentTCBConst>)
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007180:	6010      	str	r0, [r2, #0]
 8007182:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007186:	f04f 0050 	mov.w	r0, #80	; 0x50
 800718a:	f380 8811 	msr	BASEPRI, r0
 800718e:	f7ff f865 	bl	800625c <vTaskSwitchContext>
 8007192:	f04f 0000 	mov.w	r0, #0
 8007196:	f380 8811 	msr	BASEPRI, r0
 800719a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800719e:	6819      	ldr	r1, [r3, #0]
 80071a0:	6808      	ldr	r0, [r1, #0]
 80071a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80071a6:	f380 8809 	msr	PSP, r0
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	4770      	bx	lr

080071b0 <pxCurrentTCBConst>:
 80071b0:	20000758 	.word	0x20000758
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80071b4:	bf00      	nop
 80071b6:	bf00      	nop

080071b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
	__asm volatile
 80071be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c2:	f383 8811 	msr	BASEPRI, r3
 80071c6:	f3bf 8f6f 	isb	sy
 80071ca:	f3bf 8f4f 	dsb	sy
 80071ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80071d0:	f7fe ff86 	bl	80060e0 <xTaskIncrementTick>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80071da:	4b06      	ldr	r3, [pc, #24]	; (80071f4 <SysTick_Handler+0x3c>)
 80071dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071e0:	601a      	str	r2, [r3, #0]
 80071e2:	2300      	movs	r3, #0
 80071e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80071ec:	bf00      	nop
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	e000ed04 	.word	0xe000ed04

080071f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80071f8:	b480      	push	{r7}
 80071fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80071fc:	4b0a      	ldr	r3, [pc, #40]	; (8007228 <vPortSetupTimerInterrupt+0x30>)
 80071fe:	2200      	movs	r2, #0
 8007200:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007202:	4b0a      	ldr	r3, [pc, #40]	; (800722c <vPortSetupTimerInterrupt+0x34>)
 8007204:	2200      	movs	r2, #0
 8007206:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007208:	4b09      	ldr	r3, [pc, #36]	; (8007230 <vPortSetupTimerInterrupt+0x38>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a09      	ldr	r2, [pc, #36]	; (8007234 <vPortSetupTimerInterrupt+0x3c>)
 800720e:	fba2 2303 	umull	r2, r3, r2, r3
 8007212:	099b      	lsrs	r3, r3, #6
 8007214:	4a08      	ldr	r2, [pc, #32]	; (8007238 <vPortSetupTimerInterrupt+0x40>)
 8007216:	3b01      	subs	r3, #1
 8007218:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800721a:	4b03      	ldr	r3, [pc, #12]	; (8007228 <vPortSetupTimerInterrupt+0x30>)
 800721c:	2207      	movs	r2, #7
 800721e:	601a      	str	r2, [r3, #0]
}
 8007220:	bf00      	nop
 8007222:	46bd      	mov	sp, r7
 8007224:	bc80      	pop	{r7}
 8007226:	4770      	bx	lr
 8007228:	e000e010 	.word	0xe000e010
 800722c:	e000e018 	.word	0xe000e018
 8007230:	20000018 	.word	0x20000018
 8007234:	10624dd3 	.word	0x10624dd3
 8007238:	e000e014 	.word	0xe000e014

0800723c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007242:	f3ef 8305 	mrs	r3, IPSR
 8007246:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2b0f      	cmp	r3, #15
 800724c:	d913      	bls.n	8007276 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800724e:	4a15      	ldr	r2, [pc, #84]	; (80072a4 <vPortValidateInterruptPriority+0x68>)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	4413      	add	r3, r2
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007258:	4b13      	ldr	r3, [pc, #76]	; (80072a8 <vPortValidateInterruptPriority+0x6c>)
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	7afa      	ldrb	r2, [r7, #11]
 800725e:	429a      	cmp	r2, r3
 8007260:	d209      	bcs.n	8007276 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8007262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007266:	f383 8811 	msr	BASEPRI, r3
 800726a:	f3bf 8f6f 	isb	sy
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	607b      	str	r3, [r7, #4]
 8007274:	e7fe      	b.n	8007274 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007276:	4b0d      	ldr	r3, [pc, #52]	; (80072ac <vPortValidateInterruptPriority+0x70>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800727e:	4b0c      	ldr	r3, [pc, #48]	; (80072b0 <vPortValidateInterruptPriority+0x74>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	429a      	cmp	r2, r3
 8007284:	d909      	bls.n	800729a <vPortValidateInterruptPriority+0x5e>
 8007286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800728a:	f383 8811 	msr	BASEPRI, r3
 800728e:	f3bf 8f6f 	isb	sy
 8007292:	f3bf 8f4f 	dsb	sy
 8007296:	603b      	str	r3, [r7, #0]
 8007298:	e7fe      	b.n	8007298 <vPortValidateInterruptPriority+0x5c>
	}
 800729a:	bf00      	nop
 800729c:	3714      	adds	r7, #20
 800729e:	46bd      	mov	sp, r7
 80072a0:	bc80      	pop	{r7}
 80072a2:	4770      	bx	lr
 80072a4:	e000e3f0 	.word	0xe000e3f0
 80072a8:	20000d84 	.word	0x20000d84
 80072ac:	e000ed0c 	.word	0xe000ed0c
 80072b0:	20000d88 	.word	0x20000d88

080072b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b08a      	sub	sp, #40	; 0x28
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80072bc:	2300      	movs	r3, #0
 80072be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80072c0:	f7fe fe56 	bl	8005f70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80072c4:	4b57      	ldr	r3, [pc, #348]	; (8007424 <pvPortMalloc+0x170>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d101      	bne.n	80072d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80072cc:	f000 f90c 	bl	80074e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80072d0:	4b55      	ldr	r3, [pc, #340]	; (8007428 <pvPortMalloc+0x174>)
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4013      	ands	r3, r2
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f040 808c 	bne.w	80073f6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d01c      	beq.n	800731e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80072e4:	2208      	movs	r2, #8
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4413      	add	r3, r2
 80072ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f003 0307 	and.w	r3, r3, #7
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d013      	beq.n	800731e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f023 0307 	bic.w	r3, r3, #7
 80072fc:	3308      	adds	r3, #8
 80072fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f003 0307 	and.w	r3, r3, #7
 8007306:	2b00      	cmp	r3, #0
 8007308:	d009      	beq.n	800731e <pvPortMalloc+0x6a>
 800730a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730e:	f383 8811 	msr	BASEPRI, r3
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	f3bf 8f4f 	dsb	sy
 800731a:	617b      	str	r3, [r7, #20]
 800731c:	e7fe      	b.n	800731c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d068      	beq.n	80073f6 <pvPortMalloc+0x142>
 8007324:	4b41      	ldr	r3, [pc, #260]	; (800742c <pvPortMalloc+0x178>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	429a      	cmp	r2, r3
 800732c:	d863      	bhi.n	80073f6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800732e:	4b40      	ldr	r3, [pc, #256]	; (8007430 <pvPortMalloc+0x17c>)
 8007330:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007332:	4b3f      	ldr	r3, [pc, #252]	; (8007430 <pvPortMalloc+0x17c>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007338:	e004      	b.n	8007344 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800733a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800733e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	429a      	cmp	r2, r3
 800734c:	d903      	bls.n	8007356 <pvPortMalloc+0xa2>
 800734e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1f1      	bne.n	800733a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007356:	4b33      	ldr	r3, [pc, #204]	; (8007424 <pvPortMalloc+0x170>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800735c:	429a      	cmp	r2, r3
 800735e:	d04a      	beq.n	80073f6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007360:	6a3b      	ldr	r3, [r7, #32]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2208      	movs	r2, #8
 8007366:	4413      	add	r3, r2
 8007368:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800736a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	6a3b      	ldr	r3, [r7, #32]
 8007370:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007374:	685a      	ldr	r2, [r3, #4]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	1ad2      	subs	r2, r2, r3
 800737a:	2308      	movs	r3, #8
 800737c:	005b      	lsls	r3, r3, #1
 800737e:	429a      	cmp	r2, r3
 8007380:	d91e      	bls.n	80073c0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4413      	add	r3, r2
 8007388:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	f003 0307 	and.w	r3, r3, #7
 8007390:	2b00      	cmp	r3, #0
 8007392:	d009      	beq.n	80073a8 <pvPortMalloc+0xf4>
 8007394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007398:	f383 8811 	msr	BASEPRI, r3
 800739c:	f3bf 8f6f 	isb	sy
 80073a0:	f3bf 8f4f 	dsb	sy
 80073a4:	613b      	str	r3, [r7, #16]
 80073a6:	e7fe      	b.n	80073a6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80073a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	1ad2      	subs	r2, r2, r3
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80073b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80073ba:	69b8      	ldr	r0, [r7, #24]
 80073bc:	f000 f8f6 	bl	80075ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80073c0:	4b1a      	ldr	r3, [pc, #104]	; (800742c <pvPortMalloc+0x178>)
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	4a18      	ldr	r2, [pc, #96]	; (800742c <pvPortMalloc+0x178>)
 80073cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80073ce:	4b17      	ldr	r3, [pc, #92]	; (800742c <pvPortMalloc+0x178>)
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	4b18      	ldr	r3, [pc, #96]	; (8007434 <pvPortMalloc+0x180>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d203      	bcs.n	80073e2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80073da:	4b14      	ldr	r3, [pc, #80]	; (800742c <pvPortMalloc+0x178>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a15      	ldr	r2, [pc, #84]	; (8007434 <pvPortMalloc+0x180>)
 80073e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80073e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	4b10      	ldr	r3, [pc, #64]	; (8007428 <pvPortMalloc+0x174>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	431a      	orrs	r2, r3
 80073ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	2200      	movs	r2, #0
 80073f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80073f6:	f7fe fdc9 	bl	8005f8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	f003 0307 	and.w	r3, r3, #7
 8007400:	2b00      	cmp	r3, #0
 8007402:	d009      	beq.n	8007418 <pvPortMalloc+0x164>
 8007404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007408:	f383 8811 	msr	BASEPRI, r3
 800740c:	f3bf 8f6f 	isb	sy
 8007410:	f3bf 8f4f 	dsb	sy
 8007414:	60fb      	str	r3, [r7, #12]
 8007416:	e7fe      	b.n	8007416 <pvPortMalloc+0x162>
	return pvReturn;
 8007418:	69fb      	ldr	r3, [r7, #28]
}
 800741a:	4618      	mov	r0, r3
 800741c:	3728      	adds	r7, #40	; 0x28
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	20001b40 	.word	0x20001b40
 8007428:	20001b4c 	.word	0x20001b4c
 800742c:	20001b44 	.word	0x20001b44
 8007430:	20001b38 	.word	0x20001b38
 8007434:	20001b48 	.word	0x20001b48

08007438 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b086      	sub	sp, #24
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d046      	beq.n	80074d8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800744a:	2308      	movs	r3, #8
 800744c:	425b      	negs	r3, r3
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	4413      	add	r3, r2
 8007452:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	4b20      	ldr	r3, [pc, #128]	; (80074e0 <vPortFree+0xa8>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4013      	ands	r3, r2
 8007462:	2b00      	cmp	r3, #0
 8007464:	d109      	bne.n	800747a <vPortFree+0x42>
 8007466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746a:	f383 8811 	msr	BASEPRI, r3
 800746e:	f3bf 8f6f 	isb	sy
 8007472:	f3bf 8f4f 	dsb	sy
 8007476:	60fb      	str	r3, [r7, #12]
 8007478:	e7fe      	b.n	8007478 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d009      	beq.n	8007496 <vPortFree+0x5e>
 8007482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	60bb      	str	r3, [r7, #8]
 8007494:	e7fe      	b.n	8007494 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	685a      	ldr	r2, [r3, #4]
 800749a:	4b11      	ldr	r3, [pc, #68]	; (80074e0 <vPortFree+0xa8>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4013      	ands	r3, r2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d019      	beq.n	80074d8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d115      	bne.n	80074d8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	685a      	ldr	r2, [r3, #4]
 80074b0:	4b0b      	ldr	r3, [pc, #44]	; (80074e0 <vPortFree+0xa8>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	43db      	mvns	r3, r3
 80074b6:	401a      	ands	r2, r3
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80074bc:	f7fe fd58 	bl	8005f70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	685a      	ldr	r2, [r3, #4]
 80074c4:	4b07      	ldr	r3, [pc, #28]	; (80074e4 <vPortFree+0xac>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4413      	add	r3, r2
 80074ca:	4a06      	ldr	r2, [pc, #24]	; (80074e4 <vPortFree+0xac>)
 80074cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80074ce:	6938      	ldr	r0, [r7, #16]
 80074d0:	f000 f86c 	bl	80075ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80074d4:	f7fe fd5a 	bl	8005f8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80074d8:	bf00      	nop
 80074da:	3718      	adds	r7, #24
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	20001b4c 	.word	0x20001b4c
 80074e4:	20001b44 	.word	0x20001b44

080074e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80074ee:	f640 53ac 	movw	r3, #3500	; 0xdac
 80074f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80074f4:	4b27      	ldr	r3, [pc, #156]	; (8007594 <prvHeapInit+0xac>)
 80074f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f003 0307 	and.w	r3, r3, #7
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00c      	beq.n	800751c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	3307      	adds	r3, #7
 8007506:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f023 0307 	bic.w	r3, r3, #7
 800750e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007510:	68ba      	ldr	r2, [r7, #8]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	4a1f      	ldr	r2, [pc, #124]	; (8007594 <prvHeapInit+0xac>)
 8007518:	4413      	add	r3, r2
 800751a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007520:	4a1d      	ldr	r2, [pc, #116]	; (8007598 <prvHeapInit+0xb0>)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007526:	4b1c      	ldr	r3, [pc, #112]	; (8007598 <prvHeapInit+0xb0>)
 8007528:	2200      	movs	r2, #0
 800752a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	4413      	add	r3, r2
 8007532:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007534:	2208      	movs	r2, #8
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	1a9b      	subs	r3, r3, r2
 800753a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f023 0307 	bic.w	r3, r3, #7
 8007542:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	4a15      	ldr	r2, [pc, #84]	; (800759c <prvHeapInit+0xb4>)
 8007548:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800754a:	4b14      	ldr	r3, [pc, #80]	; (800759c <prvHeapInit+0xb4>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2200      	movs	r2, #0
 8007550:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007552:	4b12      	ldr	r3, [pc, #72]	; (800759c <prvHeapInit+0xb4>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2200      	movs	r2, #0
 8007558:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	68fa      	ldr	r2, [r7, #12]
 8007562:	1ad2      	subs	r2, r2, r3
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007568:	4b0c      	ldr	r3, [pc, #48]	; (800759c <prvHeapInit+0xb4>)
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	4a0a      	ldr	r2, [pc, #40]	; (80075a0 <prvHeapInit+0xb8>)
 8007576:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	4a09      	ldr	r2, [pc, #36]	; (80075a4 <prvHeapInit+0xbc>)
 800757e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007580:	4b09      	ldr	r3, [pc, #36]	; (80075a8 <prvHeapInit+0xc0>)
 8007582:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007586:	601a      	str	r2, [r3, #0]
}
 8007588:	bf00      	nop
 800758a:	3714      	adds	r7, #20
 800758c:	46bd      	mov	sp, r7
 800758e:	bc80      	pop	{r7}
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	20000d8c 	.word	0x20000d8c
 8007598:	20001b38 	.word	0x20001b38
 800759c:	20001b40 	.word	0x20001b40
 80075a0:	20001b48 	.word	0x20001b48
 80075a4:	20001b44 	.word	0x20001b44
 80075a8:	20001b4c 	.word	0x20001b4c

080075ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80075b4:	4b27      	ldr	r3, [pc, #156]	; (8007654 <prvInsertBlockIntoFreeList+0xa8>)
 80075b6:	60fb      	str	r3, [r7, #12]
 80075b8:	e002      	b.n	80075c0 <prvInsertBlockIntoFreeList+0x14>
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	60fb      	str	r3, [r7, #12]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d8f7      	bhi.n	80075ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	4413      	add	r3, r2
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d108      	bne.n	80075ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	685a      	ldr	r2, [r3, #4]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	441a      	add	r2, r3
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	68ba      	ldr	r2, [r7, #8]
 80075f8:	441a      	add	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	429a      	cmp	r2, r3
 8007600:	d118      	bne.n	8007634 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	4b14      	ldr	r3, [pc, #80]	; (8007658 <prvInsertBlockIntoFreeList+0xac>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	429a      	cmp	r2, r3
 800760c:	d00d      	beq.n	800762a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	441a      	add	r2, r3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	601a      	str	r2, [r3, #0]
 8007628:	e008      	b.n	800763c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800762a:	4b0b      	ldr	r3, [pc, #44]	; (8007658 <prvInsertBlockIntoFreeList+0xac>)
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	601a      	str	r2, [r3, #0]
 8007632:	e003      	b.n	800763c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	429a      	cmp	r2, r3
 8007642:	d002      	beq.n	800764a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800764a:	bf00      	nop
 800764c:	3714      	adds	r7, #20
 800764e:	46bd      	mov	sp, r7
 8007650:	bc80      	pop	{r7}
 8007652:	4770      	bx	lr
 8007654:	20001b38 	.word	0x20001b38
 8007658:	20001b40 	.word	0x20001b40

0800765c <__libc_init_array>:
 800765c:	b570      	push	{r4, r5, r6, lr}
 800765e:	2500      	movs	r5, #0
 8007660:	4e0c      	ldr	r6, [pc, #48]	; (8007694 <__libc_init_array+0x38>)
 8007662:	4c0d      	ldr	r4, [pc, #52]	; (8007698 <__libc_init_array+0x3c>)
 8007664:	1ba4      	subs	r4, r4, r6
 8007666:	10a4      	asrs	r4, r4, #2
 8007668:	42a5      	cmp	r5, r4
 800766a:	d109      	bne.n	8007680 <__libc_init_array+0x24>
 800766c:	f000 f85c 	bl	8007728 <_init>
 8007670:	2500      	movs	r5, #0
 8007672:	4e0a      	ldr	r6, [pc, #40]	; (800769c <__libc_init_array+0x40>)
 8007674:	4c0a      	ldr	r4, [pc, #40]	; (80076a0 <__libc_init_array+0x44>)
 8007676:	1ba4      	subs	r4, r4, r6
 8007678:	10a4      	asrs	r4, r4, #2
 800767a:	42a5      	cmp	r5, r4
 800767c:	d105      	bne.n	800768a <__libc_init_array+0x2e>
 800767e:	bd70      	pop	{r4, r5, r6, pc}
 8007680:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007684:	4798      	blx	r3
 8007686:	3501      	adds	r5, #1
 8007688:	e7ee      	b.n	8007668 <__libc_init_array+0xc>
 800768a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800768e:	4798      	blx	r3
 8007690:	3501      	adds	r5, #1
 8007692:	e7f2      	b.n	800767a <__libc_init_array+0x1e>
 8007694:	08008610 	.word	0x08008610
 8007698:	08008610 	.word	0x08008610
 800769c:	08008610 	.word	0x08008610
 80076a0:	08008614 	.word	0x08008614

080076a4 <memcmp>:
 80076a4:	b530      	push	{r4, r5, lr}
 80076a6:	2400      	movs	r4, #0
 80076a8:	42a2      	cmp	r2, r4
 80076aa:	d101      	bne.n	80076b0 <memcmp+0xc>
 80076ac:	2000      	movs	r0, #0
 80076ae:	e007      	b.n	80076c0 <memcmp+0x1c>
 80076b0:	5d03      	ldrb	r3, [r0, r4]
 80076b2:	3401      	adds	r4, #1
 80076b4:	190d      	adds	r5, r1, r4
 80076b6:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80076ba:	42ab      	cmp	r3, r5
 80076bc:	d0f4      	beq.n	80076a8 <memcmp+0x4>
 80076be:	1b58      	subs	r0, r3, r5
 80076c0:	bd30      	pop	{r4, r5, pc}

080076c2 <memcpy>:
 80076c2:	b510      	push	{r4, lr}
 80076c4:	1e43      	subs	r3, r0, #1
 80076c6:	440a      	add	r2, r1
 80076c8:	4291      	cmp	r1, r2
 80076ca:	d100      	bne.n	80076ce <memcpy+0xc>
 80076cc:	bd10      	pop	{r4, pc}
 80076ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076d6:	e7f7      	b.n	80076c8 <memcpy+0x6>

080076d8 <memset>:
 80076d8:	4603      	mov	r3, r0
 80076da:	4402      	add	r2, r0
 80076dc:	4293      	cmp	r3, r2
 80076de:	d100      	bne.n	80076e2 <memset+0xa>
 80076e0:	4770      	bx	lr
 80076e2:	f803 1b01 	strb.w	r1, [r3], #1
 80076e6:	e7f9      	b.n	80076dc <memset+0x4>

080076e8 <strchr>:
 80076e8:	b2c9      	uxtb	r1, r1
 80076ea:	4603      	mov	r3, r0
 80076ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076f0:	b11a      	cbz	r2, 80076fa <strchr+0x12>
 80076f2:	428a      	cmp	r2, r1
 80076f4:	d1f9      	bne.n	80076ea <strchr+0x2>
 80076f6:	4618      	mov	r0, r3
 80076f8:	4770      	bx	lr
 80076fa:	2900      	cmp	r1, #0
 80076fc:	bf18      	it	ne
 80076fe:	2300      	movne	r3, #0
 8007700:	e7f9      	b.n	80076f6 <strchr+0xe>

08007702 <strncmp>:
 8007702:	b510      	push	{r4, lr}
 8007704:	b16a      	cbz	r2, 8007722 <strncmp+0x20>
 8007706:	3901      	subs	r1, #1
 8007708:	1884      	adds	r4, r0, r2
 800770a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800770e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007712:	4293      	cmp	r3, r2
 8007714:	d103      	bne.n	800771e <strncmp+0x1c>
 8007716:	42a0      	cmp	r0, r4
 8007718:	d001      	beq.n	800771e <strncmp+0x1c>
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1f5      	bne.n	800770a <strncmp+0x8>
 800771e:	1a98      	subs	r0, r3, r2
 8007720:	bd10      	pop	{r4, pc}
 8007722:	4610      	mov	r0, r2
 8007724:	e7fc      	b.n	8007720 <strncmp+0x1e>
	...

08007728 <_init>:
 8007728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800772a:	bf00      	nop
 800772c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800772e:	bc08      	pop	{r3}
 8007730:	469e      	mov	lr, r3
 8007732:	4770      	bx	lr

08007734 <_fini>:
 8007734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007736:	bf00      	nop
 8007738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800773a:	bc08      	pop	{r3}
 800773c:	469e      	mov	lr, r3
 800773e:	4770      	bx	lr
