@N: CD630 :"C:\Users\Student\Documents\GitHub\mod-anal-dig-sys\ex5\src\ex5-1-1.vhd":4:7:4:11|Synthesizing ex5.ex511.ex511 
Post processing for ex5.ex511.ex511
@W: CL117 :"C:\Users\Student\Documents\GitHub\mod-anal-dig-sys\ex5\src\ex5-1-1.vhd":17:2:17:3|Latch generated from process for signal output, probably caused by a missing assignment in an if or case stmt
