library ieee;
use ieee.std_logic_1164.all;
entity jcqz is 
port (RA,RB:in std_logic_vector(1 downto 0);
	  NWE,RESET,CLK:in std_logic;
      BUSS:in std_logic_vector(7 downto 0);
	  A,B:out std_logic_vector(7 downto 0));
end jcqz;
architecture fcn of jcqz is
signal AJCQ,BJCQ,CJCQ:STD_LOGIC_VECTOR(7 DOWNTO 0);
begin
	process(RA,RB)
	begin
		if (RB="00") then
			B <= AJCQ;
		elsif (RB="01") then
			B <= BJCQ;
		elsif (RB="10") then
			B <= CJCQ;
		end if;
		if  (RA="00") then
			A <=AJCQ;
		elsif  (RA="01") then
			A <=BJCQ;
		elsif  (RA="10") then
			A <=CJCQ;
		END IF;
	end process;
	process(RESET,NWE,BUSS,RB,CLK)
	begin
		if (RESET='1') then 
			AJCQ<="00000000";
			BJCQ<="00000000";
			CJCQ<="00000000";
		elsif (CLK'event and CLK='1')then 
			if (NWE='0') then
				if (RB="00") then
					AJCQ <=BUSS;
				elsif (RB="01") then
					BJCQ <=BUSS;
				elsif (RB="10") then
					CJCQ <=BUSS;
				end if;
			end if;
		end if;
	end process;
end fcn;