
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/main.v:40]
INFO: [Synth 8-6157] synthesizing module 'BIN_2_DEC_SEG' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:188]
INFO: [Synth 8-6157] synthesizing module 'sseg_dec' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:41]
INFO: [Synth 8-6157] synthesizing module 'bin2bcdconv' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:131]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcdconv' (1#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:131]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:169]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:107]
INFO: [Synth 8-226] default block is never used [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:115]
INFO: [Synth 8-6155] done synthesizing module 'sseg_dec' (3#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:41]
WARNING: [Synth 8-689] width (7) of port connection 'SEGMENTS' does not match port width (8) of module 'sseg_dec' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:200]
INFO: [Synth 8-6155] done synthesizing module 'BIN_2_DEC_SEG' (4#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/BIN_2_DEC_SEG.v:188]
WARNING: [Synth 8-689] width (8) of port connection 'CAT' does not match port width (7) of module 'BIN_2_DEC_SEG' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/main.v:65]
INFO: [Synth 8-6157] synthesizing module 'clk_div2' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clk_div2' (5#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-6157] synthesizing module 'LED_RUNNER' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/LED_RUNNER.v:79]
INFO: [Synth 8-6157] synthesizing module 'encoder16bit' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/LED_RUNNER.v:41]
INFO: [Synth 8-6155] done synthesizing module 'encoder16bit' (6#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/LED_RUNNER.v:41]
INFO: [Synth 8-6157] synthesizing module 'Dflipflop' [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/LED_RUNNER.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Dflipflop' (7#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/LED_RUNNER.v:68]
INFO: [Synth 8-6155] done synthesizing module 'LED_RUNNER' (8#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/LED_RUNNER.v:79]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [C:/Users/tanru/testing123/testing123.srcs/sources_1/new/main.v:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.277 ; gain = 2.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.277 ; gain = 2.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.277 ; gain = 2.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1037.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tanru/testing123/testing123.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Users/tanru/testing123/testing123.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tanru/testing123/testing123.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1152.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.531 ; gain = 118.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.531 ; gain = 118.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.531 ; gain = 118.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1152.531 ; gain = 118.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 15    
	   4 Input    4 Bit        Muxes := 3     
	  17 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1152.531 ; gain = 118.195
---------------------------------------------------------------------------------
