

Implementation tool: Xilinx Vivado v.2017.2
Project:             acceleartor_hls_final_solution
Solution:            final_solution
Device target:       xc7z020clg484-1
Report date:         Sat Dec 22 04:26:39 -0600 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          42734
FF:           39683
DSP:            137
BRAM:           208
SRL:            613
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.524
Timing met
