================================================================================ 
Commit: 3ff684f42f06db23f4c9685263c02ccdd0184556 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:28:05 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.26

Hsd-es-id: N/A
Original commit date: Mon Jun 13 00:21:07 2022 -0700
Original commit hash: bab92793f426eb5d63c516d43c7b2e3625786e49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90de12b82e5b98f80eb9f4f4ee5c76ba5ffaf91e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:28:03 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16016921686][LP5/x] Enable LP5/x BG/16B mode by default
[Feature Description]
Enable LP5/x BG/16B mode by default

[Resolution]
Enable LP5/x BG/16B mode by default.

[Impacted Area]
LP5/x

[Register Impacted]
MC and PHY

Hsd-es-id: 16016921686
Original commit date: Tue Jun 7 14:44:25 2022 +0800
Change-Id: Ic5e318a30342eb015fcfa0451bfdb1ea5463fc41
Original commit hash: 46bf1aa1bd7af4c97a8b15bef6fb4b7c66845b77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b1fa3a2180334319c5ee962faf47d8c15cbe1877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:28:00 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.25

Hsd-es-id: N/A
Original commit date: Sun Jun 12 23:00:02 2022 -0700
Original commit hash: 309c081896f3d8f3548830f0e9fc3031f765c2de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f961d1df248de988d5a0a66a7a0fc3d1fd1d3a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:58 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22015139834][ADL-S ADL-P | DDR5 LPDDR5] Write-0 Disabling for WiFi Interference
[Feature Description]
Write-0 Disabling for WiFi Interference

[Resolution]
Write-0 Disabling for WiFi Interference by changing the Write0 default value to disabled (0) in BIOS setup and UPD.

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 22015139834
Original commit date: Sun Jun 12 19:26:53 2022 +0800
Change-Id: Ibfc68a6abf955ff5b86c51a42edc8d6150177dda
Original commit hash: 1ae1020a991221523b8e3c80ab65184188bf543f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 3c691f07563d9e924486fbd38a9978fe0fe22eae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:56 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - Remove TBT Force POWER option in BIOS settings

Hsd-es-id: 16016954760
Original commit date: Fri Jun 10 16:42:55 2022 +0800
Change-Id: I284809c28949584440454ebbb186452db5eb54b4
Original commit hash: 32afda019df5a3715d46ad96f7bb365372573d1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 34b284a4833b7b9d96cb1562ca751e84e890259d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3247_00

(cherry picked from commit 9ec4ab226b2108d39163da40649020a34bbec276)

Sun Jun 12 08:46:43 2022 -0700
Original commit date: Sun Jun 12 08:46:43 2022 -0700
Original commit hash: dfca85c3d789dd56958ac2717a02841d4b4c02b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cc56b84818c9ffe7d618d39e49b2d3584627c8ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 18

(cherry picked from commit b2fabcbc984cc913afa478bfcfa67b736e974ffe)

Sun Jun 12 01:26:53 2022 -0700
Original commit date: Sun Jun 12 01:26:53 2022 -0700
Original commit hash: d62e6b15eada8b80261badf0a08ea99401ebc87f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6f9047939fb66e2ffe09e8cd28bce01be58e4647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3246_00

(cherry picked from commit b3f7f1f4d09368fafdc89ef7d5ef0050c95055ef)

Sat Jun 11 08:46:52 2022 -0700
Original commit date: Sat Jun 11 08:46:52 2022 -0700
Original commit hash: a1463c45e967f6c3028e3165d5c5eef5b834353d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b9148d9d5a0e20fbbc4be59e789c49f71d7e176f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:46 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.24

Hsd-es-id: N/A
Original commit date: Sat Jun 11 08:43:16 2022 -0700
Original commit hash: c96446c6247c2a878c180a9febb449b108d0e659

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2cbaa3ee03c3a01a255536465ee653c6598efadc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 17

(cherry picked from commit bc2224b01a4ee770ef35133e22dd7253c4d44af3)

Sat Jun 11 01:22:09 2022 -0700
Original commit date: Sat Jun 11 01:22:09 2022 -0700
Original commit hash: 4a92ca5ea22de0f6c6e2ee7e26d73dd329d865c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 50ef3d7d3088452adf5f2b68d04151901f00f104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.23

Hsd-es-id: N/A
Original commit date: Fri Jun 10 17:11:56 2022 -0700
Original commit hash: c769840ad319a770115386da589b81a8ef2b0191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9b2f74cdc8c3ee1f0e3208be1eef13adcf7e3b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011368771][DDR5] Keep the max frequency for DDR5 as 4800 for Q0
[Feature Description]
Keep the max frequency for DDR5 as 4800 for Q0

[Resolution]
Keep the max frequency for DDR5 as 4800 for Q0

[Impacted Platform]
DDR5

Hsd-es-id: 15011368771
Original commit date: Fri Jun 10 20:46:06 2022 +0800
Change-Id: I0d34133b3d56a13654079cdf1eaa29390e2215ce
Original commit hash: b067533ff3cfd728111b1f83ce7542f986849dd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 93ceb3deba21026c8b03f1946036db7462c61169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3245_00

(cherry picked from commit 812289c729757315f607da22b997d1d643e4b47c)

Fri Jun 10 08:46:49 2022 -0700
Original commit date: Fri Jun 10 08:46:49 2022 -0700
Original commit hash: 2749799f2660690db2e3b8959d575563920cee8b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e1e23b89dd0e8420b1ed28e56755a93ca92e28b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.22

Hsd-es-id: N/A
Original commit date: Fri Jun 10 20:37:46 2022 +0800
Original commit hash: 30332f85630acb188e72b7a34d6f509f775c2266

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54f19edc4f3477e2a5c84583ff06302bab58c4dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 16

(cherry picked from commit 2207c0d7392501970f77ec82b5fc0fcc702a1e52)

Fri Jun 10 01:22:45 2022 -0700
Original commit date: Fri Jun 10 01:22:45 2022 -0700
Original commit hash: 36b1a16020175ab3e3bbe437d64ccc502f9c1f96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0bb9829e29e6fee34912a109cfd7cd6749be3f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011364691][ADL-S ADL-P | DDR5] Enable ECC Error Check and Scrub manual mode by default
[Feature Description]
Enable ECC Error Check and Scrub manual mode by default

[Resolution]
Enable ECC Error Check and Scrub manual mode by default

[Impacted Platform]
DDR5

Hsd-es-id: 15011364691
Original commit date: Mon Apr 25 21:07:41 2022 +0800
Change-Id: If4441b150282c7a6ab1e50b945dfa9975e92ccc8
Original commit hash: 4ab8487b08f9b2eb8b1cf90105ebc63beec8e8ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: d157d3b6dea67c79bbb955d15efc0181b94d1d33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:25 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Improve code specifications

[Issue/Feature Description]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
Some codes are not standardized and need to be modified

[Resolution]
Pointer initialization
Pointer initialization judgment
Cast data type

[Impacted Platform]
ALL

Hsd-es-id: 15011357382,15011359246
Original commit date: Thu Jun 9 13:01:04 2022 +0800
Change-Id: I808490e5822ed3a18c6ef23f83ac687bf0d6e23b
Original commit hash: c1d8e473cf268b1b285aaa7bb15f5d6faa76db0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 74a7274435e89961c74df09d7dbd99b6202b2f0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3244_00

(cherry picked from commit 440b8b479ea87c2935b5dbaf0738b54ccacc3df1)

Thu Jun 9 08:46:54 2022 -0700
Original commit date: Thu Jun 9 08:46:54 2022 -0700
Original commit hash: 017e4c8163359e74154bf1fa2d8f98b0ad2b401d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae3b22dab01a28e96a755c7aae403e855df74382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:18 2022 +0800 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Support OWE transition mode

[Issue Description]
1. OWE transition mode is unsupported.
2. The Cipher/AKM Suite is not correctly shown in UI

[Resolution]
1. Invoke WifiMgrGetSecurityType to get type for transition mode
2. Reserve enough buffer for Cipher/AKM string

Hsd-es-id: 15011360969
Original commit date: Thu Jun 9 17:17:39 2022 +0800
Change-Id: Ib22ce0ce8f766d36664ebc509d8e7e2cbd14c209
Original commit hash: 1ffe5c82c0034182a19e1174b1bfaa8e3f2b0cbe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 925ce081f6ca399e24fe20c32e97364d4cf7e96e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:16 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Revert "Features/Storage: Set UFS device Ref clk frequency to 19.2Mhz.""

Hsd-es-id: 22015094034
Original commit date: Wed Jun 8 16:10:11 2022 +0530
Change-Id: I95ae82ddd38b5c68b536987d051dbcb3670523e7
Original commit hash: f93f974a1d0b0507fbc1b57176c74a7c11636782

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 2c18295083b1c9fa786693f05bf71a95aa37179d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 15

(cherry picked from commit 709d7b201cf3d69bf2f218148d2ddea04cdf6ba9)

Thu Jun 9 01:22:56 2022 -0700
Original commit date: Thu Jun 9 01:22:56 2022 -0700
Original commit hash: eb192ab8f1eacb8b559656a6f67b7e2103ac2ebe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0412377e6650a591589ba1319c14bd161f73fdf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:12 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: [Catlow] Disable TmeEnable for simics boot to pass caf test

Code to boot simics during caf test when TmeEnable is Enabled in Bios setup page

Hsd-es-id: 16016944033
Original commit date: Wed Jun 8 20:57:33 2022 +0530
Change-Id: I50a33cdcbd2a097f2d0c838ef0ecd2a5bf8b4b16
Original commit hash: a44c279a0e4cbfaab5be34274f4f1a315c2232ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf

================================================================================ 
Commit: 94d7a2835999d2c8ed779d92332a9662db10d839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:10 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.21

Hsd-es-id: N/A
Original commit date: Wed Jun 8 23:29:47 2022 -0700
Original commit hash: 87b411b870c02b5b9bcf78046966002fd629f3e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cdb851a4ab59f770124e4c61caae79437f57f713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:08 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][1308395138][LP4]Should throw mrcFail at ECT stage when DQ swizzling fails.

[Issue/Feature Description]
While "Bad feedback" indicates swizzling failure during ECT stage, it should block and force MRC flow to exit.
It is required to throw ECT failure when DQ swizzling fails.

[Resolution]
Throw mrcFail at ECT stage when DQ swizzling fails, and blocks MRC flow at the end of ECT step.

[Impacted Platform]
ALL LP4

Hsd-es-id: 1308395138
Original commit date: Tue Jun 7 15:23:51 2022 +0800
Change-Id: I19eab0c2de75c0a76baa7914242d6432e6c9ff52
Original commit hash: 61a87a8e67488f49f2aed6e847b5dc1e446476ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 31d1a80b356d2133c5bd85bcc1a577023075175b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.20

Hsd-es-id: N/A
Original commit date: Wed Jun 8 20:08:03 2022 -0700
Original commit hash: 00d84b31277b5aa06f5e88c72f248703e6d6313b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76dda6de75b932b9159ec4d3b322f8e50249a84b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:04 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011350749][DDR5]Enable 5200 for DDR5 1DPC by default

[Feature Description]
Enable 5200 for DDR5 1DPC by default

[Resolution]
Enable 5200 for DDR5 1DPC by default
S DDR5 : 2000 G2, 3600 G2, 4800 G2, 5200 G2
P DDR5 : 2000 G2, 4800 G4, 5200 G4, 5200 G2

[Impacted Platform]
DDR5 1DPC

Hsd-es-id: 15011350749
Original commit date: Thu May 19 18:22:46 2022 +0800
Change-Id: Idffc79921bf572ae07252dbe8ec4b36e546a826d
Original commit hash: f0c535aef4c8fe5baba15e0b07e7e90c5f212149

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a1eddcde614b61776d971173fa86090072726200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:27:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3243_00

(cherry picked from commit 9e4408fdce8620c435f464e9042da5c69ebb9fb4)

Wed Jun 8 08:47:12 2022 -0700
Original commit date: Wed Jun 8 08:47:12 2022 -0700
Original commit hash: a0d7c0e4a749d220ad086657add2225dda028245

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b34cb201ea459b3f4bdedd456035bcf78272f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:59 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] NVMe recovery get seed should only support RPL CPU/PCH

1. Get seed only support 16.1 csme fw, and need to judge whether to get seed according to the type of cpu/pch
2. Need support for RPLP LP5 board
3. Need change the NVMe recovery image BIOS header total size

[Resolution]
1. Add cpu/pch judgment before get seed
2. Add the support for RPL-P LP5 board
3. Change the NVMe recovery image BIOS total size

[Impacted Platform]
RPL-P RPL-S

Hsd-es-id: 15011349982
Original commit date: Wed Jun 8 15:03:44 2022 +0800
Change-Id: Ibe6aa46a312e17bd95d852490114e78fb8d1c38f
Original commit hash: 090b7b2c99bde95fe4061d318cd27751054eb401

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: fbd7c657c93479685fc6483b9991c1527d817410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:56 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Improve code specifications

[Issue/Feature Description]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/NvmeRecoveryDxe.c
Some codes are not standardized and need to be modified

[Resolution]
Pointer initialization judgment

[Impacted Platform]
ALL

Hsd-es-id: 15011349127
Original commit date: Wed Jun 8 14:51:02 2022 +0800
Change-Id: I4d25fc0016c56507d7f64ca807cd74297d67f443
Original commit hash: 2a63a45fbf4e356b910a38817f730dacc1dd3749

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 37eeafddbd884e83d103a64cdd788c704c7da331 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:54 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix inconsistent default TME enable status

[Issue Description]
- TmeEnable option is inconsistent from version to version
- SkipPatchSet struct has CpuSetup_TmeEnable bit to determine TmeEnable to be patched or not
- CpuSetup_TmeEnable has no default value

[Resolution]
- Set SkipPatchSet = 0 as default

[Impacted Platform]
- RPL-S

Hsd-es-id: 16016938499
Original commit date: Wed Jun 8 16:49:53 2022 +0800
Change-Id: I6bb2666e70b3557d10d8f46292f598bb157f8366
Original commit hash: b8a719bb7eaca8e4b1851e715da918c5d993ca04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c

================================================================================ 
Commit: a8847bcbc0ef9dfb7970310b64ad97f453a36623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 14

(cherry picked from commit 08282748f0f073741d08b08eaa1030c3996369f5)

Wed Jun 8 01:22:37 2022 -0700
Original commit date: Wed Jun 8 01:22:37 2022 -0700
Original commit hash: a675597ceb507d2ca10526f65396916836b4ff86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bfabaea53d98f61bf882f7f1ed2161a2dabcda43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:49 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.19

Hsd-es-id: N/A
Original commit date: Tue Jun 7 20:57:26 2022 -0700
Original commit hash: ae0237310ba0a169ccc74e73b6c6f9b91f3f23db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0773fad823c2fce2383ed8201c17308b2deee816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:47 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011334841][LP5 BG/16B] Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Feature Description]
Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Resolution]
Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Impacted Area]
LP5 BG and 16B mode

[Registers impacted]
MC

Hsd-es-id: 15011334841
Original commit date: Sun Jun 5 20:30:58 2022 +0800
Change-Id: I49040484b0d8ff3c719becdce2ece88abcacaabf
Original commit hash: edbabfc74d6a84c448f907413be2af672121c662

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2e87b17fe70b7e9e1664f3d1e3dd41036b35a223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:45 2022 +0800 
-------------------------------------------------------------------------------- 
Used Aggressive and Standard instead of enable and disable

Hsd-es-id: 16016879880
Original commit date: Thu Jun 2 16:33:01 2022 +0530
Change-Id: If49ecbda17f56337cdec6be63af97acf31d13a5c
Original commit hash: 96f4f676df65b567e7ef4f29c44867fa2343cb63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c

================================================================================ 
Commit: c95daa03349316fa5a8aa684c6fbd305bd906bac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3242_00

(cherry picked from commit bd2066638184f9daead2c98e0d564c4a0014b0c2)

Tue Jun 7 08:46:53 2022 -0700
Original commit date: Tue Jun 7 08:46:53 2022 -0700
Original commit hash: 9093a8e7c949f7a6a7876d5b71e11e70371c199a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40871b1be251da4d6b59de33ceaf5ef519c94b15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000420

Hsd-es-id: 16016926030
Original commit date: Tue Jun 7 15:43:29 2022 +0530
Change-Id: I0f5dfbd1b71ee8aad8e982c2ba801d11d6214434
Original commit hash: 044c8acc9215975ad74c6bc78442fe2f80a90476

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 99b7e20dc8a6ac0b8b7a4ada7025bab11b854a7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:37 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] BIOS supports more RPL SKUs

This patch is to support below new SKUs:
RPL DT 4+0
RPL HX 8+12 (65w)
CTL 2+0
RPL P 1+4 & 2+4 & 1+8 & 4+4 (28w) & 2+8 & 6+4

Hsd-es-id: 15011308690
Original commit date: Tue Jun 7 11:00:36 2022 +0800
Change-Id: I07cb6f87f288eed4e9367f5259b08506ea35d500
Original commit hash: c71e69dc9c32c2da7c6e46ebf84d44cc5c0d9bca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: cc6439077df77747a04384e0dea4b3cb9026e873 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.18

Hsd-es-id: N/A
Original commit date: Tue Jun 7 03:01:15 2022 -0700
Original commit hash: d6d197ece753a0fc435ae177e8d9fc5e53e83e97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc2e6fb5ca3fd4d70f2294b972ad5fcaac8b1067 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011110543][All] Row Hammer Ctl Update

[Feature Description]
Row Hammer Ctl Update

[Resolution]
Fix field max value check
Update the below three fields
RH_HIGH_WM, NORMAL_REF_SUB, REFM_SUB.

[Impacted Area]
Row Hammer

[Register Impacted]
MC

Hsd-es-id: 15011110543
Original commit date: Sun Apr 24 00:39:11 2022 +0800
Change-Id: If1fe2a51f218904e4219455b3da540ab7116363c
Original commit hash: 57267cf287c0f533d1b076e3aa73433ef050aaa2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 29bbd15e37fbb89bc07a85c0efb14f4d84e14ee3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 13

(cherry picked from commit ac75482a03d1b15c4b8780d66fe13e554a3424cf)

Tue Jun 7 01:22:36 2022 -0700
Original commit date: Tue Jun 7 01:22:36 2022 -0700
Original commit hash: dbd9b04a166c95dd21fb5a333f3311689115a644

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7da85a1a988f254f681570b687eafa84ee869197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:26 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - BIOS setup exposes CPU DLVR unsupported mode

Hsd-es-id: 15011302771
Original commit date: Wed Jun 1 17:05:49 2022 +0800
Change-Id: I2285d36e0150d1a4e5eba7965d1b45962d20da53
Original commit hash: 148cdec296aef8d4d619e20db8517fcb8cc7439c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 5f36fb9446c06cf42bcf4a010bcda6bc50675715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:24 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - ZPODD support

Hsd-es-id: 15011302743
Original commit date: Wed Jun 1 15:41:06 2022 +0800
Change-Id: I0e4c5bd4a8ea438dbcf2451f5d2b79b8e1ba1235
Original commit hash: ae8f7a0c5d59b751068d2e020832a2616acb3d60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: bfffb59da6f813e2767b2ff06ea85836c91e4017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.17

Hsd-es-id: N/A
Original commit date: Mon Jun 6 23:30:46 2022 -0700
Original commit hash: b7e1c3c81494646096159881a59fcbc375eafa67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6af94c300b727cb39ce5cfc05a0ad05d1fd41b74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:18 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011343593][ADL-S ADL-P | DDR5 LPDDR5] RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL

[Feature Description]
RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL

[Resolution]
RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL
Force the RX path on, Rx reset, rank override during rx pre and post SDL DCC training.

[Impacted Area]
DDR5 and LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 15011343593
Original commit date: Thu May 19 18:22:46 2022 +0800
Change-Id: I150630556dadfdf974cc8ba50c83d1faf5433d41
Original commit hash: 3b2b650d1493899284e919179e31b61fb37be1bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7e778e3d31f7c9b1b57d846b85f3d6b05768fa19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P/P][TCSS]: GPIO to control Aux override for Non Retimer Port from BIOS is not available for LP5, LP4 HSIO RVP

Adding support for Aux Ori Override GPIO details for IOM Config block for
RPL-P Lp5 Board

Change AUX switch cover for retimerless port 2 to port 0, according to
RPL-P LP4 HSIO board design.

Hsd-es-id: 16016838345
Original commit date: Thu May 26 22:42:09 2022 +0800
Change-Id: I52905e90e7af2713d1f32281e1ef105078b4408b
Original commit hash: ec438bc7491fd6c19766f1fa4183eaec4d7a6ee6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: 9a81cfc03eeccf77643bdd8d53705c84484feed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:14 2022 +0800 
-------------------------------------------------------------------------------- 
Enable C1S Build with project sku

Add cfg feature for ClientOneSiliconBuild.py

Hsd-es-id: 15011220878
Original commit date: Wed Jun 1 19:48:24 2022 +0800
Change-Id: Iab0adba4c02ca00609b1bcd2dbdac41235fecf2d
Original commit hash: 9a681e477c0827722f2a5502e8d5c0ffcc7f4b8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/AlderLake/ClientOneSiliconBuild.ini

================================================================================ 
Commit: c950aee5f47756720362a843b2e4a6ced26c0092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:11 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3241_01

(cherry picked from commit d84772373ae6883a38f6bb3b61ba4ef44f70496b)

Mon Jun 6 08:46:39 2022 -0700
Original commit date: Mon Jun 6 08:46:39 2022 -0700
Original commit hash: 509d8501ba7b31924d200609b851914091d1c30d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 73a01e668aa30af2ec2a8be47e25901cde964f20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:09 2022 +0800 
-------------------------------------------------------------------------------- 
Feature/Storage: Remove UFS PWM-G1 x2 lane Power mode change in BIOS

From the past platforms, BIOS had carried an implementation that does
intermediate power mode change to PWM-G1 x2 lane before going to any HS gears.

This BIOS implementation was required to overcome the issue described below:
A 1x2 UFS3.0 controller present in the past platform has a small window during
clock switching where the 2 lanes in the same controller/port is operating at
2 different clock frequencies which break the FIA Architecture requirement i.e.
all lanes of a controller/port should operate in synchronous i.e. same frequency.
This will result in glitch that causes incomplete handshake between UFS3.0 and PHY.

A 1x2 UFS2.0 or UFS2.1 controller will NOT have 2 lanes operating at 2 different
clock frequencies as dummy burst is always part of clock switching process in UFS 2.*
and this dummy burst was optimized in UFS3.0 controller.

ADL-N/M/P had UFS2.1 controller and hence the BIOS implemenation of going to intermediate
power mode change to PWM-G1 x2 lane before going to any HS gears is not required.

Hsd-es-id: 16016909172
Original commit date: Mon Jun 6 14:55:12 2022 +0530
Change-Id: Icf32bd784d611f93d69d096b49ea157018a904e2
Original commit hash: 7db00fefb1c642af1f8424c0e361d95281714912

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 9aef6ba0a6ef4b94b0071fe0527ac9b15516c6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3241_00

Hsd-es-id: N/A
Original commit date: Mon Jun 6 03:10:05 2022 -0700
Original commit hash: 1f064c06ec9323b8e2b14adb2c471e0a3a0ffad9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f1ce284ada18d014301a4c1ebf026a5d085c0ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:05 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.16

Hsd-es-id: N/A
Original commit date: Mon Jun 6 01:31:24 2022 -0700
Original commit hash: 77d4ed5e807657a9db118f4e0456a68ef8a0e1f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6838a788a200cf9da607af68f2374fda0237bacc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 12

(cherry picked from commit 629e559f607ca4359d2ab3cf41df0b264f5f388f)

Mon Jun 6 01:22:33 2022 -0700
Original commit date: Mon Jun 6 01:22:33 2022 -0700
Original commit hash: c8df5f34ffa5d5d1ca49c28e79218778831aa8a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1879a4685ace7f71941f897aa283d64bcce5abdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:26:01 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011333500][LP5] Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC
[Feature Description]
Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC

[Resolution]
Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC

[Impacted Area]
LP5

[Register Impacted]
CPGC

Hsd-es-id: 15011333500
Original commit date: Mon May 30 23:54:15 2022 +0800
Change-Id: I84d224c7ac781d9d7f1c360ac141364934c1aeaf
Original commit hash: 018c85ca75e67b4920f5ecf302edd5dbd5ef4461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 59939e9be19fd48400f75f9dd54b7b2d4c57fc45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:59 2022 +0800 
-------------------------------------------------------------------------------- 
Features/Storage: Klocwork fixes in Emmc Software Tuning Efi Application

This commit fixes Klocwork issues that are reported in eMMC Software
tuning EFI application module.

Hsd-es-id: 16016891249
Original commit date: Fri Jun 3 17:47:41 2022 +0530
Change-Id: I9cfd4869a0621fa3a929d8c60da274a9e68bead6
Original commit hash: 0d79af7c679b62d501cab32a25685a97852da0ce

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcCardCommunicationEfi.c

================================================================================ 
Commit: b01d9e244e119abdcc6bddb82775aa6899fa547e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:57 2022 +0800 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning--Part2

This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Fri Jun 3 18:28:19 2022 +0530
Change-Id: Ia09942836c244471cc89e558d4630c35f6c5b5c6
Original commit hash: ba8d6bc106193cc0e0356dccee793d1e46c1707c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h

================================================================================ 
Commit: 06b93d2b5bed6637596a038da114373eae7307e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:55 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][CAMERA]: Modify camera BIOS default setting for RPL-P

Modify RPL-P camera default setting by patch table.

Hsd-es-id: 16016347694
Original commit date: Fri May 6 15:41:15 2022 +0800
Change-Id: I7c3551a41b47200e6b7950ad48a73185b0e9862b
Original commit hash: 37aa47b2dbebf6979f401213ac2ade3332c2e9e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 70a304c4ea0f5f0ecd0946c67fb98eed46b1d730 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL] HSTI Memory Info Data HOB Structure assignment properly without skipping the header which results in choosing wrong Silicon used

Including the pointer to Header HOB list first rather than just skipping the header and fetching data.

Hsd-es-id: 16016778147, 16016778167
Original commit date: Tue May 24 11:30:01 2022 +0800
Change-Id: I54934c7530905f31b16feb8c5ba32e64febc36ef
Original commit hash: 434f604e857040c6b5c9255c7790a385527e9df6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiResultDxe/HstiResultDxe.c

================================================================================ 
Commit: 4e27a0f213a3aca1c4f826456a583c31aa0ae2a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Updated uCode support for RPL S B0

Updated the Ucode 0x00000015 of B0

Hsd-es-id: 15011320817
Original commit date: Mon Jun 6 10:34:13 2022 +0800
Change-Id: I1584bc1e907dc4797a35e8dc8589e92cb1abe7b6
Original commit hash: 9f0a3807e7374ef0e4a7114e5fbf0e6f43e45563

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 85edd78b5c26dee6ba42305874aac7eaf931c790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:50 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.15

Hsd-es-id: N/A
Original commit date: Sun Jun 5 19:36:36 2022 -0700
Original commit hash: 02f118623deab8eedcc605280a5e4b37e7d977bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eed8f30fea8d848eef0a91944c1b71a72de1bbb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:48 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011222177][DDR5 DDR4 ] Enable DCC SW FSM for DDR5 and DDR4

[Feature Description]
1. Enable DCC SW FSM for DDR5 and DDR4

[Resolution]
1. Enable the DCC SW FSM for DDR5 and DDR4.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Hsd-es-id: 15011222177
Original commit date: Thu Sep 16 19:22:32 2021 +0800
Change-Id: I79d5ad7ff5b29f2c3b2db88b14c62f400e28a0e2
Original commit hash: d5edd9379638a54009cc576e755cd6c6b9c3df16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c7319fb9d00df08289049da260cb25ecc26cf9e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:46 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.14

Hsd-es-id: N/A
Original commit date: Sun Jun 5 19:10:57 2022 -0700
Original commit hash: 6a9fe54eb90b2fd908b39b5eec30cbcf9b50a443

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ca5597700b96211bf0a5c07cfdcda4cd1b1c461 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:42 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] TCSS: Reserve TBT PCIE MMIO resource only when PCIE Tunneling is enabled

Hsd-es-id: 15011174819
Original commit date: Fri Jun 3 13:38:35 2022 +0800
Change-Id: I35393fecaf72004ca451284ad02056562f55065f
Original commit hash: 146dc225d56b8760fa53cf289e4a152d78b736ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 596aca305cf47e87f1ca5c710aba4de342918721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3237_00

(cherry picked from commit dbf82dde98c019f8e9c8587059d182f26804d530)

Sun Jun 5 08:46:35 2022 -0700
Original commit date: Sun Jun 5 08:46:35 2022 -0700
Original commit hash: 13ad5b1f5ee0c502609d92a4a2da3396e567cf21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7239038ebf220d3f4bb287b7a4b0ad3b6255c29b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:37 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 11

(cherry picked from commit 46ce47a03a44dfd84baf928bcecafc59ddefbd0e)

Sun Jun 5 01:22:25 2022 -0700
Original commit date: Sun Jun 5 01:22:25 2022 -0700
Original commit hash: 7381e5785007ecc41e4aff89ede3ace9307b7f72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bee3ddfd8a9a06bef440ffc90b4e14aceae43166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3236_00

(cherry picked from commit 40ed1998e53df0c9c6ca56137b4b7175ce50be2e)

Sat Jun 4 08:49:43 2022 -0700
Original commit date: Sat Jun 4 08:49:43 2022 -0700
Original commit hash: 3711f06cd899b09b5791f6549799e38f9f059c29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e13c59c2bdfd9a7bcf1d83aee2523f17ab496d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 10

(cherry picked from commit c9392ba98ccb97cf3c0ec45fcb8be8c2049e0239)

Sat Jun 4 01:25:32 2022 -0700
Original commit date: Sat Jun 4 01:25:32 2022 -0700
Original commit hash: 9cebc24ecd9c7e641471299c633b384483ab7add

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dd00ba58fb2470866254f54598c8493948a4e403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3235_01

Hsd-es-id: N/A
Original commit date: Fri Jun 3 16:38:50 2022 -0700
Original commit hash: fa7da03b83f82c9f55ba3d91f1dc39697fd11521

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb125625e31d7e65b712549d12d76d661d6bed6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3235_00

(cherry picked from commit eed113e4f6b42beab26f73b9f3d5de65bc58c6f9)

Fri Jun 3 08:46:47 2022 -0700
Original commit date: Fri Jun 3 08:46:47 2022 -0700
Original commit hash: 634a8d81c5d48215519ee273613352dab6b8edbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ce00ead1584d4941a21553f6da2c19e1db39f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.13

Hsd-es-id: N/A
Original commit date: Fri Jun 3 22:07:10 2022 +0800
Original commit hash: 0b963076dcb2d81c018aa6ce8ecb27d1347c476d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c415707de317d7256d138748b0979877ae849b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:22 2022 +0800 
-------------------------------------------------------------------------------- 
Features/Storage: Emmc Software Tuning Efi Application

This commit introduces eMMC Software tuning EFI application driver for
all the supported speed modes for the eMMC card that is connected.

Hsd-es-id: 15010440874
Original commit date: Fri May 6 15:34:12 2022 +0530
Change-Id: I5ece10c5f9e9e57ed9d48b291a49e44861f255e7
Original commit hash: 491e86d82caaede3e47b1f16f47040882696fb4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dec
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dsc
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcCardCommunicationEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcDmaMem.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.h
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.inf
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/ScsEmmcHcRegs.h
Features/Storage/EmmcFeaturePkg/Include/EmmcFeature.dsc

================================================================================ 
Commit: 4180e1c77c9ff014e0bb4c546bc73f5ca354e1d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:20 2022 +0800 
-------------------------------------------------------------------------------- 
Add Realtek PDType support in RPLP Add Realtek PD Type for Rplp platform.

Hsd-es-id: 15011241029
Original commit date: Tue May 31 01:13:41 2022 -0700
Change-Id: I19e6dae98c36d6d1eb82003a5d1d238259583a6b
Original commit hash: 5f9fdba3d7e650b6038750454cabc37175148176

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: ea17cdd32b2ab49d3b9d156b69258144acb2ff6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 9

(cherry picked from commit ad2bcc7d72a33bb7232b26be0e8baa71a308ca58)

Fri Jun 3 01:22:09 2022 -0700
Original commit date: Fri Jun 3 01:22:09 2022 -0700
Original commit hash: e9ab55eade03e2b3fe34a5b096c93fc22e6d5fcb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 11429bd93d2c71c9e13d29428a1d7cb3aab6909e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3234_01

Hsd-es-id: N/A
Original commit date: Thu Jun 2 17:23:44 2022 -0700
Original commit hash: 103e7d406fa9d5e85917eebe0f55ad0d8a1540bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c5bbd533c23925a1ac5d9dd991aae20eb713302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3234_00

(cherry picked from commit 08a4216d5050950e17251c6bff2916c66dd5e984)

Thu Jun 2 08:46:49 2022 -0700
Original commit date: Thu Jun 2 08:46:49 2022 -0700
Original commit hash: 89bc28bf82406d50f330089fae7271bac656ba3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 120fe59bee95777f3ef3082ad0e623c549bcce42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.12

Hsd-es-id: 15011325996
Original commit date: Thu Jun 2 08:52:38 2022 +0000
Change-Id: I600cb9547b0331ab0f7c87556f931d7aad033156
Original commit hash: cb5cbce141df56ce7bf824c8fe27b0180f026f1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed062b59f5e6ef0060a19756a2727623e3261b28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:04 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Features/Storage: Set UFS device Ref clk frequency to 19.2Mhz."

This commit reverts bRefClkFreq card attribute programming to 19.2Mhz
because of UFS device detection failure regression during SnS cycling.

Hsd-es-id: 22015094034
Original commit date: Thu Jun 2 17:59:10 2022 +0530
Original commit hash: 15a8fb73632c6b1aeb6fddc1707addb54a830588

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 79facf07b843a9d5ccc4cd9c060d4da96d099439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:02 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL]Support Ucode Resiliency Capsule update on RPL
[issue] The bgup uCode capsule is based on the Resiliency BIOS, the capsule generation tool does not support bgup uCode capsule on BKC BIOS
[solution] Move TopSwap control out of BGSL to FMP

Hsd-es-id: 16016656596
Original commit date: Thu Jun 2 19:10:35 2022 +0800
Change-Id: If4b971cc458dc1ed98699325875de766263fb387
Original commit hash: 8cce761c354486458a2aa06d800f1ce3d8f88499

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py

================================================================================ 
Commit: 28a5eecdd9b7ce4a742ec393f889bf1a5624a020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:25:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] TCC activation offset unable to set to 0 via BIOS menu option

Hsd-es-id: 15011193914
Original commit date: Thu Jun 2 11:37:36 2022 +0530
Change-Id: I866bbd31eef152633116cc895107815984682da1
Original commit hash: 2dd2e9c8cc186f3134aef171973876bbb74a834e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: d3731c9d6c795d9476ca948caf7e7102f8047ceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:59 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N]: Updated the UfsProvisioningTool Readme.md

Hsd-es-id: NA
Original commit date: Thu Jun 2 14:16:25 2022 +0530
Change-Id: Ic1c1a01ecbc05bdd02f1e9888bb86f002ea17c2e
Original commit hash: 01bde462e1e20d79f093c79dabea58d34af91372

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: 0dd0f41e0559cee124f24799bd76b4288c577af0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 8

(cherry picked from commit e849b78665b594d5781e04a36a6cdd29a2e7c006)

Thu Jun 2 01:22:10 2022 -0700
Original commit date: Thu Jun 2 01:22:10 2022 -0700
Original commit hash: ed273fba9360a49beacc4034ca368846a6a21fbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1dc61f48b3f8a5bd4c4021c5a81fb8fed21f7a19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:55 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] TCSS: Display PD version in SystemScope

Add PD0 FW and PD1 FW in SystemScope FW information.
Fix format of application name in BIOS settings for Cypress PD.

Hsd-es-id: 15011238803
Original commit date: Wed Jun 1 17:48:00 2022 +0800
Change-Id: I07de7ddec3b2bbc627f37b69db35e5f22749751d
Original commit hash: 74d8763be12fa00c36b28af35018600ac067b617

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: a73194a6c137f903c15630ad3820f83fcd6cd0d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:52 2022 +0800 
-------------------------------------------------------------------------------- 
Chasm Falls: fix second boot for bkc bios when monolithic capsule update

Hsd-es-id: 16016681239
Original commit date: Thu Jun 2 11:11:03 2022 +0800
Change-Id: I7f8fecdb7c72ce9a5864f6caa89ec9b934204003
Original commit hash: e01d7a7fc31a9ce9ced4902efb4cac50a824b3b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 79af5786e314c38a0411a2083bfe127370ff8fc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:50 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P]PowerMeter update two rail name

Rename duplicatd "CPU_VCCINAUX1" to "CPU_VCCINAUX2".
Rename "PLATFORM_V1P8A" on PA01 to "PLATFORM_ROP_V1P8A".

Hsd-es-id: 15011308510
Original commit date: Fri May 13 14:49:18 2022 +0800
Change-Id: I43599d807f402fed5a79aa23277e451209155386
Original commit hash: 391109df2318b18912048f4a4abde35a79a3e3a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: a1eed1b7176497ecba854866d37dac08cb9a4fd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:47 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add PSYS_CRIT and VSYS_CRIT Support in BIOS Menu

BIOS Menu Entries for PSYS_CRIT/VSYS_CRIT.
Select PSYS_CRIT/VSYS_CRIT/DISABLED. (the following menu items only appear only if PSYS_CRIT/VSYS_CRIT are selected)
Full Scale
Critical Threshold
Assertion Deglitch Mantissa
Assertion Deglitch Exponent
De-assertion Deglitch Mantissa
De-assertion Deglitch Exponent

Hsd-es-id: 15011252114
Original commit date: Fri May 20 11:50:02 2022 +0800
Change-Id: I8d428197a3acea3ffea7752376cd6e073a9f69d4
Original commit hash: b2a977e3900f84dcfa0d617fc5cf5fd84ee9c523

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 10f0e71906614b9c8d0ae9e201c1b0a4580256b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:44 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow] Enable "Force LTR Override" functionality for PCIe RootPorts

Hsd-es-id: 16015689356
Original commit date: Tue May 31 08:53:25 2022 +0530
Change-Id: Id4de2f3f06f38d532043728235b6f0d12b4b17c0
Original commit hash: 11437684dc28eb97dd1467958fd8af44b37a60c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 71bbbbb7a335c5e844bb7fd7850aa7e788806f31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:42 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdateResetLib: Monolithic Capsule upgrade and downgrade is failing from EFI and OS in Corp.

WA: Delay 1ms to wait for EC reset, to solve the problem that the release BIOS can't automatically reboot after mono capsule update.

Hsd-es-id: 16016661420
Original commit date: Tue May 31 09:10:15 2022 +0800
Change-Id: I4446a940ca8ca90be6b688dbc062f4eb9ce21144
Original commit hash: f340d07c7668caf1d49e6004d6c7619352ce758f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c

================================================================================ 
Commit: da8fb9a9da0bd6914403a148e722b4e91701f1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:40 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL HX Mini DT AEP] BIOS Porting changes.

GPIO
Display

Hsd-es-id: 16016810443
Original commit date: Wed May 25 12:03:29 2022 +0530
Change-Id: I68926f12e2c0bd289e0a06cca7d981cc1247484b
Original commit hash: fbef87abacbbc52f2ae6e3807ddd061bad728c69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 456a101ff5275c49cf0a0e20f0bacfc45ee4e84b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3233_01

Hsd-es-id: N/A
Original commit date: Wed Jun 1 11:29:00 2022 -0700
Original commit hash: 60ef9e37554925afee37e6808d69426ec21837dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dfeee3bf1683a7b1e1ea9290ebaced006f264561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3233_00

(cherry picked from commit ab54b60ad7f63cfcef1e653ba81cc0d17146b43d)

Wed Jun 1 08:46:54 2022 -0700
Original commit date: Wed Jun 1 08:46:54 2022 -0700
Original commit hash: c7aa421e977cd1d8af1ef1a75cefe0c9e7f46629

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be47d1d6a8e34abb36699f38a5a018ae0e1ef399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:30 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Chipset_Init Format 3.0 OEM_Module.bin BIOS Update Flow

Hsd-es-id: 22014455352
Original commit date: Tue May 31 16:04:21 2022 -0700
Change-Id: I6d554dcfce60705d7c00cda63657dcb9b763d38c
Original commit hash: e8bc808d07607d2c2d3dbe1f260beeefa0090538

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c

================================================================================ 
Commit: 641827ef26cc79419dec59be18481b75145077dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:26 2022 +0800 
-------------------------------------------------------------------------------- 
DxeFirmwareVersionInfoLib: Add FVI specific table

Add FVI specific table for RPL.
Merge the FVI specific table with the origin table for RPL.
For ADL, keep the origin table, make RPL x-comp bios compliant with ADL

Hsd-es-id: 15011209455
Original commit date: Wed Jun 1 09:30:57 2022 +0800
Change-Id: Ia98cea7b328381d49a2583cf26a40a4adecc7530
Original commit hash: 80c843499b21cc05b7e95fe741fb9ca0dff59a49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf

================================================================================ 
Commit: 5bc61344b1485d51cdbbcb76c0b5e1c71b6bdc30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 7

(cherry picked from commit 1b755bf785021aaf6dfcb931ad7e226d0e8bda7a)

Wed Jun 1 01:22:14 2022 -0700
Original commit date: Wed Jun 1 01:22:14 2022 -0700
Original commit hash: 80308ef4f76dec51f2c582a8a9c78a92fb5c00c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 74f665a340f7045d7f1ad524b4a5d9e31046cb77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011305566][ALL] Update Q0 stepping in MRC

[Feature Description]
Update Q0 stepping in MRC

[Resolution]
Update Q0 stepping in MRC

[Impacted Area]
Q0 CPU support

[Registers impacted]
NA

Hsd-es-id: 15011305566
Original commit date: Tue May 31 17:26:51 2022 +0800
Change-Id: Icb6959d0fb864426b4f7b3affc2022eb25843235
Original commit hash: b8b28d7ee896f7d5f6911ac3baab70a3de17e817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 30e5ee0897db331c057fb7142daccb433d34f4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:18 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Enable IA Core FVM by default for all supported SKUs

Hsd-es-id: 15011300004
Original commit date: Tue May 31 11:00:44 2022 +0800
Change-Id: I9c1e0db8c16945ea6549f789e5ad6004db902e28
Original commit hash: d7f92ca3784e63e75786ee89741ab2fda78176fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: a66668e9dc376eca125b8597ad96549625a0092d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N][RPL][MTL][Future Platforms]Allow FSP to produce the FPDT HOB for extracting the perf data in linux build.

build flag added to enable gAlderLakeFspPkgTokenSpaceGuid.PcdFspPerformanceEnable PCD during FSP build.

Hsd-es-id: 16016850683
Original commit date: Fri May 6 11:05:47 2022 +0530
Change-Id: Ib41af02684d64bf66666271f656287181765f795
Original commit hash: ab45b7f30a0f95e49bfb2e3e95a493e7b1d39af8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.sh
ClientOneSiliconPkg/Fsp/BuildFsp.sh

================================================================================ 
Commit: 39baaa5b2dbb659d34c099ee9cddc63d7773342d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Update WiFi driver 2.2.14.22176

Update RPL-P WiFi driver to 2.2.14.22176

Hsd-es-id: 15011295178
Original commit date: Tue May 31 13:14:22 2022 +0800
Change-Id: Ic8844e0a1a3ff9396800c8087d209125844ed0c2
Original commit hash: 505b2e0aed82c1a62ea1854955fa6e423d50bf4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d851cfdb2d1bc20b47c67c0bae0e831ec1fb9ddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3232_00

(cherry picked from commit f0c783fa2d574b3aa4b4d2ec464f79a59a7a9cbe)

Tue May 31 08:46:38 2022 -0700
Original commit date: Tue May 31 08:46:38 2022 -0700
Original commit hash: 0b89c9adaaaccefb489a52138c87c1505ee85beb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c8490ea898e995c18870685ce739422750c5587d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 6

(cherry picked from commit 4895a0382e65b94ddac40068bc93a3ad9c823c8a)

Tue May 31 01:21:58 2022 -0700
Original commit date: Tue May 31 01:21:58 2022 -0700
Original commit hash: 7832ed41565e093ce7dbc485cd3638c78091ba06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4c17411b76781565f191cac2ed7b3049b360f073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:24:03 2022 +0800 
-------------------------------------------------------------------------------- 
BinariesRpl: CryptoLib supports WPA3 for RPL

Add PcdWifiWpa3Enable to enable/disable WPA3
Add CryptoDxe.efi, CryptoPei.efi and CryptoSmm.efi
Add FlashMapIncludeRplWpa3.fdf for WPA3 enabled in RPL.
Enlarge PcdFlashFvSecuritySize for FlashMapIncludeGcc.fdf
and FlashMapIncludeRes.fdf

Hsd-es-id: 15011225704
Original commit date: Mon May 30 17:28:10 2022 +0800
Change-Id: Ie703b2f4b92d582c982865b84527b9fd538002e9
Original commit hash: aa2307fd8ffaa230584b0bcdb16cf82ce45e8cac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRplWpa3.fdf

================================================================================ 
Commit: b0b221ec3bf3c32457d1615e30b321f3ab66120d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:59 2022 +0800 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning review comments
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Sat May 28 01:05:44 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: b7f579cff84382ff337e8424430f0a02fe812751

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h

================================================================================ 
Commit: 8e756044912449e9c478dad119415a79b3602ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:57 2022 +0800 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning. Addressed review comments.
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Tue May 24 23:12:47 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: 2a0cb3837e8a3a78d1378ee9c04b4eff6cfbda4a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: d0dbba4a27cd0f4cd6a264d4877df1e81690b8f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:55 2022 +0800 
-------------------------------------------------------------------------------- 
Updated the review comments and added Readme.md file

Wed May 18 03:42:17 2022 -0700
Original commit date: Wed May 18 03:42:17 2022 -0700
Original commit hash: eea93c782366d18163a767e3f4f4a7c3d554d533

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 141c686705122f62e727e0e24cf2e2c6c6926b6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:53 2022 +0800 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning

This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Thu May 12 23:15:27 2022 +0530
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: a4c1dac8566adb926ff50dff771b0add1a9eeeff

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.inf

================================================================================ 
Commit: cb9709c6cc52e8c8c6ab57ef453756622f39c0a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:51 2022 +0800 
-------------------------------------------------------------------------------- 
DxeFirmwareVersionInfoLib: Expose RST PreOS driver version

Add RST PreOS driver version to SMBIOS,
SystemScope tool can expose that version

Hsd-es-id: 15011209455
Original commit date: Sat May 7 14:51:24 2022 +0800
Change-Id: I684252d2e17f271e07aea1d65384512bddba0a3b
Original commit hash: 71777da1177fbe3cba5ab711a6e55911f7fa8cb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf

================================================================================ 
Commit: 083b19b32f2ad1020cd6a51d1ebd5a32d44ce980 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:48 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] BIOS to enable FVM after checking CPU-FVM support mailbox

Hsd-es-id: 15011225740
Original commit date: Mon May 30 11:40:51 2022 +0800
Change-Id: I23ca4f66af3d12206f97c9a3c579f86cd370725a
Original commit hash: cb4ace7e092fcc06a6def5757010b16bd2ca0944

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 93f7bdecd632c25eaaf3f90ee0e5ea0b9fb514dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:46 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Revert Celeron 7305 base and dynamic speed changes

- Revert 2 changes:
1. 22015103442 - [ADL] Celeron 7305 base frequency in system setting and task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.
2. 22015135473 - [ADL] Celeron 7305 dynamic frequency in task manager is abnormal issue

Hsd-es-id: 22015176392
Original commit date: Thu May 26 19:14:24 2022 -0700
Change-Id: Ie5f8e4a7959b92a2a04caa80859728c97ee294cb
Original commit hash: b5e66f56bde7af0c0b8942336d8dbcc80bdae9f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 7cca017292725b3795659833b7050406ef2b87c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:44 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] Celeron 7305 dynamic frequency in task manager is abnormal issue"

Hsd-es-id: 22015135473
Original commit date: Thu May 26 19:09:48 2022 -0700
Original commit hash: 09925a14c6b3e86796954ce640148bdade694aea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: a7264cbc6a0f716229ced6cbe7237c9de666ca29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:42 2022 +0800 
-------------------------------------------------------------------------------- 
rpl platform:Add CSME address into Main Header for nvme recovery

Hsd-es-id: 15011297357
Original commit date: Mon May 30 15:16:26 2022 +0800
Change-Id: I897694e21feccd1ca4d2742815c217c249a1fd6a
Original commit hash: ac65da4c15ff6b190e40a6bfd0bdf4c7223104fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 782563606b04f59f1e0ce7927a1eaf9a3ea1aa3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:41 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041f"

Reverting to resolve: System is not waking from Pseudo S4 & S5 with PWR_BTN with Type-C hub

Hsd-es-id: 16016820579
Original commit date: Mon May 30 11:57:55 2022 +0530
Original commit hash: 7c58e6ec27979023e88a2ff603444a00bd77146b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 28cbd2efa5923299b5a10898a61148a6c118a643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.11

(cherry picked from commit aa03eb2d9d2449229bace514b8fdea407ad0537e)

Mon May 30 06:50:47 2022 +0000
Original commit date: Mon May 30 06:50:47 2022 +0000
Original commit hash: 9b67afc67e86178e5489e16992fb63052d46fff5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac0516a18a2893afdf837c4892bb8c89cb46e72a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:35 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][16016832447][ADL-N | Lpddr5 ] update Adl-N Sagv points

[Feature Description]
update Adl-N Sagv points

[Resolution]
update Adl-N Sagv points

[Impacted Area]
Adl-N Sagv

Hsd-es-id: 16016832447
Original commit date: Mon May 16 08:44:25 2022 +0800
Change-Id: Ib4ff1d9ad47abdff065c7864bc3e1cbb8a8f657f
Original commit hash: e183188c679d0516656c29cb1af789633a081ffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 63ac7a4d711c8193b740e105c81dc073d9cb6579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:32 2022 +0800 
-------------------------------------------------------------------------------- 
rpl platform: Add compatible B06F0 ID into RPL list

Hsd-es-id: 16016751693
Original commit date: Mon May 30 13:51:34 2022 +0800
Change-Id: I2b87a79a16ef63646c7b66c4bd1231b2704b3463
Original commit hash: 5d257245acab1dff905e89067e3aa3d8e01f251a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: 2f7b9dee93fad9a1c0517308c6e3004eef7f445f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:30 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.10

(cherry picked from commit 6cbb3087dbb2fa0244f3b8499895294f39c9f704)

Mon May 30 03:19:36 2022 +0000
Original commit date: Mon May 30 03:19:36 2022 +0000
Original commit hash: 994b49baed687a7fa9fe4375ec18bbccf21e92d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1013c1e1de5a60eb0b195310b059a592ea8b9b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011288773][ALL] Disable turboonstartup for QCLK > 2000.
[Feature Description]
Disable turboonstartup for QCLK > 2000.

[Resolution]
Disable turboonstartup for QCLK > 2000.

TurboOnStartup = Fqclk > 2000 ? 0 : 1
DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR.dllcomp_cmn_turboonstartup = TurboOnStartup
DDRCCC_CR_MDLLCTL0.mdll_cmn_turboonstartup = TurboOnStartup
DDRDATA_CR_MDLLCTL0.mdll_cmn_turboonstartup = TurboOnStartup

[Impacted Area]
SAGV, Package C

[Register Impacted]
PHY

Hsd-es-id: 15011288773
Original commit date: Thu May 26 13:48:30 2022 +0800
Change-Id: Ibd934d092dc0a37464c4e0f876120e08c9ba6dd7
Original commit hash: 003fa1e661dfa7d3c419851b69b5fad54328ff87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 74f41d9fd3dd74b13a0f145fff8d951ddbf33f3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.9

(cherry picked from commit ac84fc8836812f36dd36d8a5dac076281d5e4988)

Mon May 30 01:45:38 2022 +0000
Original commit date: Mon May 30 01:45:38 2022 +0000
Original commit hash: 17fdb28289d5bdfd829b1add36a81779c07d4bc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d4a081bfe39db541769890369c6f80603dd7b9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011288893][LP5 LP4] Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4
[Feature Description]
Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4

[Resolution]
Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4

[Impacted Area]
LP5 and LP4 ODT timing

[Register Impacted]
MC, PHY

Hsd-es-id: 15011288893
Original commit date: Mon May 2 17:09:26 2022 +0800
Change-Id: Ie590367575ddd5f5be399a6ffeafa0fe3a0363e1
Original commit hash: d695bf1c6fdbe711df9fa4551953c929c37df0a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 1e92c18adb942d4e76cebbcf8b6d9d9b46bae50f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:21 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3231_00

(cherry picked from commit 685cecad1d9706d50f49a72f03e1f06fa45e0992)

Mon May 30 08:46:38 2022 -0700
Original commit date: Mon May 30 08:46:38 2022 -0700
Original commit hash: 65c11f91687eb6e25fe1c77349904b3f11ca8df1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f44b8ee6ffddbeefc815167d7a36d8134dd560b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 5

(cherry picked from commit d7c72db0a381e4ebc649142ecf48ad6c1d155530)

Mon May 30 01:22:20 2022 -0700
Original commit date: Mon May 30 01:22:20 2022 -0700
Original commit hash: be335c09e07b51d049670d73c9671e8aac6d9d7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 10a9331b839d610d07ea8eb9a30b6811a7a49271 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:16 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Original commit date: Mon Jun 13 15:11:29 2022 +0800
Change-Id: I6838c5bc73cd64fb6a8e1f6b048e3a6c41c48dea
Original commit hash: 6b414985a484b69ac893d9d71a6d7606917f1478

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 0bd7f2d65c6b12755f3ca53befc2a0f8eddbeefd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:13 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Improve code specifications

[Issue/Feature Description]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/NvmeRecoveryDxe.c
Some codes are not standardized and need to be modified

[Resolution]
Pointer initialization judgment

[Impacted Platform]
ALL

Hsd-es-id: 15011349127
Original commit date: Wed Jun 8 14:51:02 2022 +0800
Change-Id: I4d25fc0016c56507d7f64ca807cd74297d67f443
Original commit hash: b52adb1f8c66c3e7f17c7bae7c82182e9738e2a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 7c5e7000892ff666eae7401c1cd461d86ef24131 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 28 10:23:10 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix inconsistent default TME enable status

[Issue Description]
- TmeEnable option is inconsistent from version to version
- SkipPatchSet struct has CpuSetup_TmeEnable bit to determine TmeEnable to be patched or not
- CpuSetup_TmeEnable has no default value

[Resolution]
- Set SkipPatchSet = 0 as default

[Impacted Platform]
- RPL-S

Hsd-es-id: 16016938499
Original commit date: Wed Jun 8 16:49:53 2022 +0800
Change-Id: I6bb2666e70b3557d10d8f46292f598bb157f8366
Original commit hash: 36fde5ab3fb5c1d93b7e4ce26988514f0a336a51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
