Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Oct 30 00:22:10 2019
| Host             : acs-vm-ubuntu-xilinx running 64-bit Ubuntu 16.04.6 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.595        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.335        |
| Device Static (W)        | 0.260        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |       11 |       --- |             --- |
| Slice Logic              |     0.002 |     6522 |       --- |             --- |
|   LUT as Logic           |     0.001 |     1840 |    303600 |            0.61 |
|   Register               |    <0.001 |     3433 |    607200 |            0.57 |
|   CARRY4                 |    <0.001 |      125 |     75900 |            0.16 |
|   LUT as Shift Register  |    <0.001 |      182 |    130800 |            0.14 |
|   LUT as Distributed RAM |    <0.001 |       24 |    130800 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |        4 |    303600 |           <0.01 |
|   Others                 |     0.000 |      504 |       --- |             --- |
| Signals                  |     0.002 |     4993 |       --- |             --- |
| Block RAM                |     0.003 |     38.5 |      1030 |            3.74 |
| MMCM                     |     0.081 |        1 |        14 |            7.14 |
| I/O                      |     0.008 |        5 |       700 |            0.71 |
| GTX                      |     0.223 |        1 |        28 |            3.57 |
| Static Power             |     0.260 |          |           |                 |
| Total                    |     0.595 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.171 |       0.034 |      0.137 |
| Vccaux    |       1.800 |     0.085 |       0.048 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.117 |       0.111 |      0.006 |
| MGTAVtt   |       1.200 |     0.094 |       0.087 |      0.008 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                            | Domain                                                                                                     | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_156M                                                                                                         | CLK156M_P                                                                                                  |             6.4 |
| GTREFCLK_125M                                                                                                    | GT_REFCLK1_P                                                                                               |             8.0 |
| SYS_CLK_200M                                                                                                     | SYS_CLK_P                                                                                                  |             5.0 |
| aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/tx_out_clk |            20.0 |
| clk_out1_clk_wiz_mmcm_by2                                                                                        | clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2                                                              |            10.0 |
| clkfbout_clk_wiz_mmcm_by2                                                                                        | clk_wiz_mmcm_0/inst/clkfbout_clk_wiz_mmcm_by2                                                              |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                       |            33.0 |
| sys_clk                                                                                                          | sys_clk                                                                                                    |            10.0 |
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top                         |     0.335 |
|   aurora_0                  |     0.232 |
|     inst                    |     0.232 |
|       aurora_8b10b_0_core_i |     0.231 |
|   clk_wiz_mmcm_0            |     0.081 |
|     inst                    |     0.081 |
|   dbg_hub                   |     0.002 |
|     inst                    |     0.002 |
|       BSCANID.u_xsdbm_id    |     0.002 |
|   ila_0                     |     0.008 |
|     inst                    |     0.008 |
|       ila_core_inst         |     0.008 |
+-----------------------------+-----------+


