# vhdl_project
Implementation of a processor in VHDL
A single-cycle control and datapath for the “partial” MIPS-32 processor.
Pipelined CPU with hazard detection or data forwarding.
A pipelined CPU reducing the branch delay.
Data hazard is overcome by implementing forwarding circuitry
