;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	MOV #-1, <-0
	SPL 0, -502
	SPL 0, -402
	MOV -7, <-20
	JMP -6, @-28
	JMP -6, @-28
	SUB @121, 146
	SPL -6, @-28
	MOV -61, <-20
	MOV -61, <-20
	SUB #12, <200
	SUB @0, @2
	ADD -1, <-20
	SUB #270, <0
	SPL 0, -402
	JMZ -270, 60
	SUB 20, @12
	SUB 20, @12
	SUB 52, @210
	ADD 216, -460
	ADD 216, -460
	ADD #270, <0
	SUB 127, 106
	SLT -702, -0
	SUB 127, 106
	SUB @121, 102
	MOV -7, <-20
	JMN <126, 100
	SUB -6, <-28
	ADD #270, <0
	SUB @121, 146
	MOV @-127, 100
	SUB -207, <-126
	SUB @506, @2
	CMP -207, <-126
	SPL 0, <-22
	ADD 210, 60
	MOV -7, <-40
	SUB 102, -101
	MOV -7, <-40
	SUB #62, @280
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL -6, @-28
	SPL 0, <-22
	SPL -6, @-28
