# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim_systolic_input_setup.do
# ==========================================
# Compiling Design Files...
# ==========================================
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 11:07:27 on Dec 15,2025
# vlog -reportprogress 300 -work work ../RTL/def.v 
# ** Error: (vlog-7) Failed to open design unit file "../RTL/def.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:07:27 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/23.1std/questa_fse/win64/vlog failed.
# Error in macro ./sim_systolic_input_setup.do line 20
# C:/intelFPGA/23.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog -work work ../RTL/def.v"
