{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583526342992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583526342999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 21:25:42 2020 " "Processing started: Fri Mar 06 21:25:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583526342999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526342999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetVhDL -c ProjetVhDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetVhDL -c ProjetVhDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526342999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583526343681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583526343682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bd-behavioural " "Found design unit 1: bd-behavioural" {  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353851 ""} { "Info" "ISGN_ENTITY_NAME" "1 bd " "Found entity 1: bd" {  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526353851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcd-behavioural " "Found design unit 1: dcd-behavioural" {  } { { "dcd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/dcd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353855 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcd " "Found entity 1: dcd" {  } { { "dcd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/dcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526353855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavioural " "Found design unit 1: top-behavioural" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353858 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526353858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc-behavioural " "Found design unit 1: dc-behavioural" {  } { { "dc.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/dc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353862 ""} { "Info" "ISGN_ENTITY_NAME" "1 dc " "Found entity 1: dc" {  } { { "dc.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/dc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526353862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mae.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mae-behavioural " "Found design unit 1: mae-behavioural" {  } { { "mae.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/mae.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mae " "Found entity 1: mae" {  } { { "mae.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/mae.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526353865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "witcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file witcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 witcher-behavioural " "Found design unit 1: witcher-behavioural" {  } { { "witcher.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/witcher.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353869 ""} { "Info" "ISGN_ENTITY_NAME" "1 witcher " "Found entity 1: witcher" {  } { { "witcher.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/witcher.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583526353869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526353869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583526353910 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp top.vhd(69) " "VHDL Process Statement warning at top.vhd(69): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583526353912 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp top.vhd(72) " "VHDL Process Statement warning at top.vhd(72): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583526353912 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc dc:Div " "Elaborating entity \"dc\" for hierarchy \"dc:Div\"" {  } { { "top.vhd" "Div" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583526353913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mae mae:Christophe " "Elaborating entity \"mae\" for hierarchy \"mae:Christophe\"" {  } { { "top.vhd" "Christophe" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583526353916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bd bd:B1 " "Elaborating entity \"bd\" for hierarchy \"bd:B1\"" {  } { { "top.vhd" "B1" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583526353930 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_temp bd.vhd(21) " "VHDL Process Statement warning at bd.vhd(21): signal \"rst_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583526353931 "|top|bd:B1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_temp bd.vhd(17) " "VHDL Process Statement warning at bd.vhd(17): inferring latch(es) for signal or variable \"rst_temp\", which holds its previous value in one or more paths through the process" {  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583526353931 "|top|bd:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_temp bd.vhd(17) " "Inferred latch for \"rst_temp\" at bd.vhd(17)" {  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526353931 "|top|bd:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcd dcd:D1 " "Elaborating entity \"dcd\" for hierarchy \"dcd:D1\"" {  } { { "top.vhd" "D1" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583526353933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "witcher witcher:toss_a_coin_to_your " "Elaborating entity \"witcher\" for hierarchy \"witcher:toss_a_coin_to_your\"" {  } { { "top.vhd" "toss_a_coin_to_your" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583526353936 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw witcher.vhd(15) " "VHDL Process Statement warning at witcher.vhd(15): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "witcher.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/witcher.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583526353937 "|top|witcher:toss_a_coin_to_your"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bd:B1\|rst_temp " "Latch bd:B1\|rst_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw9 " "Ports D and ENA on the latch are fed by the same signal sw9" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583526354409 ""}  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583526354409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bd:B6\|rst_temp " "Latch bd:B6\|rst_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw9 " "Ports D and ENA on the latch are fed by the same signal sw9" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583526354409 ""}  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583526354409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bd:B2\|rst_temp " "Latch bd:B2\|rst_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw9 " "Ports D and ENA on the latch are fed by the same signal sw9" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583526354409 ""}  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583526354409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bd:B5\|rst_temp " "Latch bd:B5\|rst_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw9 " "Ports D and ENA on the latch are fed by the same signal sw9" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583526354409 ""}  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583526354409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bd:B3\|rst_temp " "Latch bd:B3\|rst_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw9 " "Ports D and ENA on the latch are fed by the same signal sw9" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583526354409 ""}  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583526354409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bd:B4\|rst_temp " "Latch bd:B4\|rst_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw9 " "Ports D and ENA on the latch are fed by the same signal sw9" {  } { { "top.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/top.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583526354409 ""}  } { { "bd.vhd" "" { Text "D:/Bibliothèque/ECE/ING2/TP VHDL/projet/VHDL/bd.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583526354409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583526354542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583526355707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583526355707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583526355798 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583526355798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583526355798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583526355798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583526355820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 21:25:55 2020 " "Processing ended: Fri Mar 06 21:25:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583526355820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583526355820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583526355820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583526355820 ""}
