Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 11 13:26:32 2024
| Host         : Ha-Do running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  288         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (288)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (544)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (288)
--------------------------
 There are 288 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (544)
--------------------------------------------------
 There are 544 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  548          inf        0.000                      0                  548           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           548 Endpoints
Min Delay           548 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dime_out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 4.857ns (54.184%)  route 4.107ns (45.816%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE                         0.000     0.000 r  design_1_i/debouncer_3/U0/state_reg[0]/C
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/debouncer_3/U0/state_reg[0]/Q
                         net (fo=7, routed)           0.828     1.284    design_1_i/debouncer_3/U0/state[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.124     1.408 f  design_1_i/debouncer_3/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           0.821     2.229    design_1_i/pulse_generator_3/U0/input_r[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.157     2.386 f  design_1_i/pulse_generator_3/U0/pulse[0]_INST_0/O
                         net (fo=10, routed)          0.780     3.166    design_1_i/pulse_detector_0/U0/reset[0]
    SLICE_X113Y45        LUT4 (Prop_lut4_I3_O)        0.381     3.547 r  design_1_i/pulse_detector_0/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           1.678     5.225    dime_out1_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.739     8.964 r  dime_out1_OBUF_inst/O
                         net (fo=0)                   0.000     8.964    dime_out1
    V22                                                               r  dime_out1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nickel_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.606ns (51.661%)  route 4.309ns (48.339%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE                         0.000     0.000 r  design_1_i/debouncer_3/U0/state_reg[0]/C
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/debouncer_3/U0/state_reg[0]/Q
                         net (fo=7, routed)           0.828     1.284    design_1_i/debouncer_3/U0/state[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.124     1.408 f  design_1_i/debouncer_3/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           0.821     2.229    design_1_i/pulse_generator_3/U0/input_r[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.157     2.386 f  design_1_i/pulse_generator_3/U0/pulse[0]_INST_0/O
                         net (fo=10, routed)          0.854     3.240    design_1_i/pulse_detector_2/U0/reset[0]
    SLICE_X113Y46        LUT4 (Prop_lut4_I3_O)        0.355     3.595 r  design_1_i/pulse_detector_2/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           1.807     5.401    nickel_out_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514     8.915 r  nickel_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.915    nickel_out
    T21                                                               r  nickel_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dime_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 4.623ns (53.911%)  route 3.952ns (46.089%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE                         0.000     0.000 r  design_1_i/debouncer_3/U0/state_reg[0]/C
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/debouncer_3/U0/state_reg[0]/Q
                         net (fo=7, routed)           0.828     1.284    design_1_i/debouncer_3/U0/state[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.124     1.408 f  design_1_i/debouncer_3/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           0.821     2.229    design_1_i/pulse_generator_3/U0/input_r[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.157     2.386 f  design_1_i/pulse_generator_3/U0/pulse[0]_INST_0/O
                         net (fo=10, routed)          0.778     3.164    design_1_i/pulse_detector_1/U0/reset[0]
    SLICE_X113Y45        LUT4 (Prop_lut4_I3_O)        0.355     3.519 r  design_1_i/pulse_detector_1/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           1.525     5.044    dime_out_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.575 r  dime_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.575    dime_out
    U22                                                               r  dime_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            candy_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 4.614ns (54.818%)  route 3.803ns (45.182%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE                         0.000     0.000 r  design_1_i/debouncer_3/U0/state_reg[0]/C
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/debouncer_3/U0/state_reg[0]/Q
                         net (fo=7, routed)           0.828     1.284    design_1_i/debouncer_3/U0/state[0]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.124     1.408 f  design_1_i/debouncer_3/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           0.821     2.229    design_1_i/pulse_generator_3/U0/input_r[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.157     2.386 f  design_1_i/pulse_generator_3/U0/pulse[0]_INST_0/O
                         net (fo=10, routed)          0.629     3.015    design_1_i/pulse_detector_3/U0/reset[0]
    SLICE_X113Y46        LUT4 (Prop_lut4_I3_O)        0.355     3.370 r  design_1_i/pulse_detector_3/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           1.525     4.895    candy_out_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522     8.418 r  candy_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.418    candy_out
    T22                                                               r  candy_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_2/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[61]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 1.182ns (16.163%)  route 6.131ns (83.837%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE                         0.000     0.000 r  design_1_i/debouncer_2/U0/counter_reg[6]/C
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/debouncer_2/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.822     1.278    design_1_i/debouncer_2/U0/counter_reg_n_0_[6]
    SLICE_X107Y47        LUT4 (Prop_lut4_I2_O)        0.124     1.402 f  design_1_i/debouncer_2/U0/counter[63]_i_14/O
                         net (fo=2, routed)           1.579     2.981    design_1_i/debouncer_2/U0/counter[63]_i_14_n_0
    SLICE_X107Y58        LUT5 (Prop_lut5_I4_O)        0.152     3.133 f  design_1_i/debouncer_2/U0/counter[63]_i_8/O
                         net (fo=1, routed)           1.493     4.626    design_1_i/debouncer_2/U0/counter[63]_i_8_n_0
    SLICE_X107Y54        LUT6 (Prop_lut6_I1_O)        0.326     4.952 f  design_1_i/debouncer_2/U0/counter[63]_i_3/O
                         net (fo=3, routed)           0.829     5.781    design_1_i/debouncer_2/U0/counter[63]_i_3_n_0
    SLICE_X107Y53        LUT4 (Prop_lut4_I3_O)        0.124     5.905 r  design_1_i/debouncer_2/U0/counter[63]_i_1/O
                         net (fo=57, routed)          1.408     7.313    design_1_i/debouncer_2/U0/counter[63]
    SLICE_X106Y60        FDRE                                         r  design_1_i/debouncer_2/U0/counter_reg[61]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_2/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[62]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 1.182ns (16.163%)  route 6.131ns (83.837%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE                         0.000     0.000 r  design_1_i/debouncer_2/U0/counter_reg[6]/C
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/debouncer_2/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.822     1.278    design_1_i/debouncer_2/U0/counter_reg_n_0_[6]
    SLICE_X107Y47        LUT4 (Prop_lut4_I2_O)        0.124     1.402 f  design_1_i/debouncer_2/U0/counter[63]_i_14/O
                         net (fo=2, routed)           1.579     2.981    design_1_i/debouncer_2/U0/counter[63]_i_14_n_0
    SLICE_X107Y58        LUT5 (Prop_lut5_I4_O)        0.152     3.133 f  design_1_i/debouncer_2/U0/counter[63]_i_8/O
                         net (fo=1, routed)           1.493     4.626    design_1_i/debouncer_2/U0/counter[63]_i_8_n_0
    SLICE_X107Y54        LUT6 (Prop_lut6_I1_O)        0.326     4.952 f  design_1_i/debouncer_2/U0/counter[63]_i_3/O
                         net (fo=3, routed)           0.829     5.781    design_1_i/debouncer_2/U0/counter[63]_i_3_n_0
    SLICE_X107Y53        LUT4 (Prop_lut4_I3_O)        0.124     5.905 r  design_1_i/debouncer_2/U0/counter[63]_i_1/O
                         net (fo=57, routed)          1.408     7.313    design_1_i/debouncer_2/U0/counter[63]
    SLICE_X106Y60        FDRE                                         r  design_1_i/debouncer_2/U0/counter_reg[62]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_2/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[63]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 1.182ns (16.163%)  route 6.131ns (83.837%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE                         0.000     0.000 r  design_1_i/debouncer_2/U0/counter_reg[6]/C
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/debouncer_2/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.822     1.278    design_1_i/debouncer_2/U0/counter_reg_n_0_[6]
    SLICE_X107Y47        LUT4 (Prop_lut4_I2_O)        0.124     1.402 f  design_1_i/debouncer_2/U0/counter[63]_i_14/O
                         net (fo=2, routed)           1.579     2.981    design_1_i/debouncer_2/U0/counter[63]_i_14_n_0
    SLICE_X107Y58        LUT5 (Prop_lut5_I4_O)        0.152     3.133 f  design_1_i/debouncer_2/U0/counter[63]_i_8/O
                         net (fo=1, routed)           1.493     4.626    design_1_i/debouncer_2/U0/counter[63]_i_8_n_0
    SLICE_X107Y54        LUT6 (Prop_lut6_I1_O)        0.326     4.952 f  design_1_i/debouncer_2/U0/counter[63]_i_3/O
                         net (fo=3, routed)           0.829     5.781    design_1_i/debouncer_2/U0/counter[63]_i_3_n_0
    SLICE_X107Y53        LUT4 (Prop_lut4_I3_O)        0.124     5.905 r  design_1_i/debouncer_2/U0/counter[63]_i_1/O
                         net (fo=57, routed)          1.408     7.313    design_1_i/debouncer_2/U0/counter[63]
    SLICE_X106Y60        FDRE                                         r  design_1_i/debouncer_2/U0/counter_reg[63]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_2/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[57]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 1.182ns (16.474%)  route 5.993ns (83.526%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE                         0.000     0.000 r  design_1_i/debouncer_2/U0/counter_reg[6]/C
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/debouncer_2/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.822     1.278    design_1_i/debouncer_2/U0/counter_reg_n_0_[6]
    SLICE_X107Y47        LUT4 (Prop_lut4_I2_O)        0.124     1.402 f  design_1_i/debouncer_2/U0/counter[63]_i_14/O
                         net (fo=2, routed)           1.579     2.981    design_1_i/debouncer_2/U0/counter[63]_i_14_n_0
    SLICE_X107Y58        LUT5 (Prop_lut5_I4_O)        0.152     3.133 f  design_1_i/debouncer_2/U0/counter[63]_i_8/O
                         net (fo=1, routed)           1.493     4.626    design_1_i/debouncer_2/U0/counter[63]_i_8_n_0
    SLICE_X107Y54        LUT6 (Prop_lut6_I1_O)        0.326     4.952 f  design_1_i/debouncer_2/U0/counter[63]_i_3/O
                         net (fo=3, routed)           0.829     5.781    design_1_i/debouncer_2/U0/counter[63]_i_3_n_0
    SLICE_X107Y53        LUT4 (Prop_lut4_I3_O)        0.124     5.905 r  design_1_i/debouncer_2/U0/counter[63]_i_1/O
                         net (fo=57, routed)          1.269     7.175    design_1_i/debouncer_2/U0/counter[63]
    SLICE_X106Y59        FDRE                                         r  design_1_i/debouncer_2/U0/counter_reg[57]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_2/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[58]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 1.182ns (16.474%)  route 5.993ns (83.526%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE                         0.000     0.000 r  design_1_i/debouncer_2/U0/counter_reg[6]/C
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/debouncer_2/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.822     1.278    design_1_i/debouncer_2/U0/counter_reg_n_0_[6]
    SLICE_X107Y47        LUT4 (Prop_lut4_I2_O)        0.124     1.402 f  design_1_i/debouncer_2/U0/counter[63]_i_14/O
                         net (fo=2, routed)           1.579     2.981    design_1_i/debouncer_2/U0/counter[63]_i_14_n_0
    SLICE_X107Y58        LUT5 (Prop_lut5_I4_O)        0.152     3.133 f  design_1_i/debouncer_2/U0/counter[63]_i_8/O
                         net (fo=1, routed)           1.493     4.626    design_1_i/debouncer_2/U0/counter[63]_i_8_n_0
    SLICE_X107Y54        LUT6 (Prop_lut6_I1_O)        0.326     4.952 f  design_1_i/debouncer_2/U0/counter[63]_i_3/O
                         net (fo=3, routed)           0.829     5.781    design_1_i/debouncer_2/U0/counter[63]_i_3_n_0
    SLICE_X107Y53        LUT4 (Prop_lut4_I3_O)        0.124     5.905 r  design_1_i/debouncer_2/U0/counter[63]_i_1/O
                         net (fo=57, routed)          1.269     7.175    design_1_i/debouncer_2/U0/counter[63]
    SLICE_X106Y59        FDRE                                         r  design_1_i/debouncer_2/U0/counter_reg[58]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_2/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[59]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 1.182ns (16.474%)  route 5.993ns (83.526%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE                         0.000     0.000 r  design_1_i/debouncer_2/U0/counter_reg[6]/C
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/debouncer_2/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.822     1.278    design_1_i/debouncer_2/U0/counter_reg_n_0_[6]
    SLICE_X107Y47        LUT4 (Prop_lut4_I2_O)        0.124     1.402 f  design_1_i/debouncer_2/U0/counter[63]_i_14/O
                         net (fo=2, routed)           1.579     2.981    design_1_i/debouncer_2/U0/counter[63]_i_14_n_0
    SLICE_X107Y58        LUT5 (Prop_lut5_I4_O)        0.152     3.133 f  design_1_i/debouncer_2/U0/counter[63]_i_8/O
                         net (fo=1, routed)           1.493     4.626    design_1_i/debouncer_2/U0/counter[63]_i_8_n_0
    SLICE_X107Y54        LUT6 (Prop_lut6_I1_O)        0.326     4.952 f  design_1_i/debouncer_2/U0/counter[63]_i_3/O
                         net (fo=3, routed)           0.829     5.781    design_1_i/debouncer_2/U0/counter[63]_i_3_n_0
    SLICE_X107Y53        LUT4 (Prop_lut4_I3_O)        0.124     5.905 r  design_1_i/debouncer_2/U0/counter[63]_i_1/O
                         net (fo=57, routed)          1.269     7.175    design_1_i/debouncer_2/U0/counter[63]
    SLICE_X106Y59        FDRE                                         r  design_1_i/debouncer_2/U0/counter_reg[59]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debouncer_2/U0/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_2/U0/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDRE                         0.000     0.000 r  design_1_i/debouncer_2/U0/next_state_reg[0]/C
    SLICE_X107Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_2/U0/next_state_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    design_1_i/debouncer_2/U0/next_state[0]
    SLICE_X107Y54        LUT5 (Prop_lut5_I1_O)        0.042     0.339 r  design_1_i/debouncer_2/U0/next_state[0]_i_1/O
                         net (fo=2, routed)           0.000     0.339    design_1_i/debouncer_2/U0/next_state[0]_i_1_n_0
    SLICE_X107Y54        FDRE                                         r  design_1_i/debouncer_2/U0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_3/U0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE                         0.000     0.000 r  design_1_i/debouncer_3/U0/next_state_reg[1]/C
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_3/U0/next_state_reg[1]/Q
                         net (fo=1, routed)           0.156     0.297    design_1_i/debouncer_3/U0/next_state[1]
    SLICE_X113Y53        LUT5 (Prop_lut5_I0_O)        0.042     0.339 r  design_1_i/debouncer_3/U0/next_state[1]_i_1/O
                         net (fo=2, routed)           0.000     0.339    design_1_i/debouncer_3/U0/next_state[1]_i_1_n_0
    SLICE_X113Y53        FDRE                                         r  design_1_i/debouncer_3/U0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_0/U0/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_0/U0/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE                         0.000     0.000 r  design_1_i/debouncer_0/U0/next_state_reg[0]/C
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_0/U0/next_state_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    design_1_i/debouncer_0/U0/next_state[0]
    SLICE_X113Y57        LUT5 (Prop_lut5_I1_O)        0.045     0.342 r  design_1_i/debouncer_0/U0/next_state[0]_i_1/O
                         net (fo=2, routed)           0.000     0.342    design_1_i/debouncer_0/U0/next_state[0]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  design_1_i/debouncer_0/U0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_0/U0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_0/U0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE                         0.000     0.000 r  design_1_i/debouncer_0/U0/next_state_reg[1]/C
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_0/U0/next_state_reg[1]/Q
                         net (fo=1, routed)           0.156     0.297    design_1_i/debouncer_0/U0/next_state[1]
    SLICE_X113Y58        LUT5 (Prop_lut5_I0_O)        0.045     0.342 r  design_1_i/debouncer_0/U0/next_state[1]_i_1/O
                         net (fo=2, routed)           0.000     0.342    design_1_i/debouncer_0/U0/next_state[1]_i_1_n_0
    SLICE_X113Y58        FDRE                                         r  design_1_i/debouncer_0/U0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pulse_detector_0/U0/output_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pulse_detector_0/U0/output_pulse_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE                         0.000     0.000 r  design_1_i/pulse_detector_0/U0/output_pulse_reg[0]/C
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/pulse_detector_0/U0/output_pulse_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    design_1_i/pulse_detector_0/U0/output_pulse_reg_n_0_[0]
    SLICE_X113Y45        LUT4 (Prop_lut4_I1_O)        0.045     0.342 r  design_1_i/pulse_detector_0/U0/output_pulse[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/pulse_detector_0/U0/output_pulse[0]_i_1_n_0
    SLICE_X113Y45        FDRE                                         r  design_1_i/pulse_detector_0/U0/output_pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/counter_reg[9]/C
    SLICE_X109Y43        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_1/U0/counter_reg[9]/Q
                         net (fo=3, routed)           0.078     0.219    design_1_i/debouncer_1/U0/counter_reg_n_0_[9]
    SLICE_X109Y43        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  design_1_i/debouncer_1/U0/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    design_1_i/debouncer_1/U0/next_counter_fu_161_p2[10]
    SLICE_X109Y43        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/counter_reg[21]/C
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_1/U0/counter_reg[21]/Q
                         net (fo=3, routed)           0.078     0.219    design_1_i/debouncer_1/U0/counter_reg_n_0_[21]
    SLICE_X109Y46        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  design_1_i/debouncer_1/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    design_1_i/debouncer_1/U0/next_counter_fu_161_p2[22]
    SLICE_X109Y46        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/counter_reg[25]/C
    SLICE_X109Y47        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_1/U0/counter_reg[25]/Q
                         net (fo=3, routed)           0.078     0.219    design_1_i/debouncer_1/U0/counter_reg_n_0_[25]
    SLICE_X109Y47        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  design_1_i/debouncer_1/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    design_1_i/debouncer_1/U0/next_counter_fu_161_p2[26]
    SLICE_X109Y47        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/counter_reg[29]/C
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_1/U0/counter_reg[29]/Q
                         net (fo=3, routed)           0.078     0.219    design_1_i/debouncer_1/U0/counter_reg_n_0_[29]
    SLICE_X109Y48        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  design_1_i/debouncer_1/U0/counter_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    design_1_i/debouncer_1/U0/next_counter_fu_161_p2[30]
    SLICE_X109Y48        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/counter_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/counter_reg[33]/C
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_1/U0/counter_reg[33]/Q
                         net (fo=3, routed)           0.078     0.219    design_1_i/debouncer_1/U0/counter_reg_n_0_[33]
    SLICE_X109Y49        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  design_1_i/debouncer_1/U0/counter_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    design_1_i/debouncer_1/U0/next_counter_fu_161_p2[34]
    SLICE_X109Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[34]/D
  -------------------------------------------------------------------    -------------------





