{
	"author": [
		"Srinivas Devadas",
		"Kurt Keutzer"
	],
	"booktitle": "Proceedings of the 27th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/DevadasK90",
	"doi": "10.1145/123186.123262",
	"ee": "http://doi.acm.org/10.1145/123186.123262",
	"pages": "221-227",
	"publisher": "IEEE Computer Society Press",
	"stemmed": [
		"synthesi",
		"and",
		"optim",
		"procedur",
		"for",
		"robust",
		"delay",
		"fault",
		"testabl",
		"combin",
		"logic",
		"circuit"
	],
	"tag": [
		"logic",
		"optimisation",
		"robust",
		"synthesis"
	],
	"title": "Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1990
}