$date
  Sun Feb 11 20:00:54 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module half_addertest $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # s $end
$var reg 1 $ c $end
$scope module half_adder1 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' s $end
$var reg 1 ( c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
U&
U'
U(
#500000000000000
1!
1"
0#
1$
1%
1&
0'
1(
#1000000000000000
0!
1#
0$
0%
1'
0(
#1500000000000000
