{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a50tcsg325-2",
      "gen_directory": "../../../../PicoDMA.gen/sources_1/bd/PCIe_DMA_Interface",
      "name": "PCIe_DMA_Interface",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "xdma_0": "",
      "VendorId": "",
      "DevId": "",
      "RevId": "",
      "xlconstant_3": "",
      "passPointerArray_0": "",
      "util_ds_buf_0": ""
    },
    "interface_ports": {
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "sys": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
      }
    },
    "ports": {
      "sys_rst_n": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "PCIe_DMA_Interface_xdma_0_0",
        "xci_path": "ip\\PCIe_DMA_Interface_xdma_0_0\\PCIe_DMA_Interface_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "axilite_master_en": {
            "value": "true"
          },
          "pcie_id_if": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "VendorId": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "PCIe_DMA_Interface_VendorId_0",
        "xci_path": "ip\\PCIe_DMA_Interface_VendorId_0_1\\PCIe_DMA_Interface_VendorId_0.xci",
        "inst_hier_path": "VendorId",
        "parameters": {
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "DevId": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "PCIe_DMA_Interface_DevId_0",
        "xci_path": "ip\\PCIe_DMA_Interface_DevId_0_1\\PCIe_DMA_Interface_DevId_0.xci",
        "inst_hier_path": "DevId",
        "parameters": {
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "RevId": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "PCIe_DMA_Interface_RevId_0",
        "xci_path": "ip\\PCIe_DMA_Interface_RevId_0_1\\PCIe_DMA_Interface_RevId_0.xci",
        "inst_hier_path": "RevId",
        "parameters": {
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "PCIe_DMA_Interface_xlconstant_3_0",
        "xci_path": "ip\\PCIe_DMA_Interface_xlconstant_3_0_1\\PCIe_DMA_Interface_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "passPointerArray_0": {
        "vlnv": "xilinx.com:hls:passPointerArray:1.0",
        "xci_name": "PCIe_DMA_Interface_passPointerArray_0_7",
        "xci_path": "ip\\PCIe_DMA_Interface_passPointerArray_0_7\\PCIe_DMA_Interface_passPointerArray_0_7.xci",
        "inst_hier_path": "passPointerArray_0"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "PCIe_DMA_Interface_util_ds_buf_0_0",
        "xci_path": "ip\\PCIe_DMA_Interface_util_ds_buf_0_0\\PCIe_DMA_Interface_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0"
      }
    },
    "interface_nets": {
      "sys_1": {
        "interface_ports": [
          "sys",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "passPointerArray_0/s_axi_control"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "DevId_dout": {
        "ports": [
          "DevId/dout",
          "xdma_0/cfg_dev_id_pf0"
        ]
      },
      "sys_rst_n_1": {
        "ports": [
          "sys_rst_n",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "passPointerArray_0/ap_clk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "passPointerArray_0/ap_rst_n"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "VendorId/dout",
          "xdma_0/cfg_subsys_vend_id",
          "xdma_0/cfg_vend_id"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "RevId/dout",
          "xdma_0/cfg_rev_id_pf0"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "xdma_0/cfg_subsys_id_pf0"
        ]
      }
    }
  }
}