
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 293.145 ; gain = 82.762
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 491.414 ; gain = 281.031
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 491.414 ; gain = 281.031
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 546.984 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 546.984 ; gain = 336.602
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 546.984 ; gain = 336.602
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 546.984 ; gain = 336.602
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 546.984 ; gain = 336.602
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 546.984 ; gain = 336.602
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 568.152 ; gain = 357.770
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 568.152 ; gain = 357.770
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 577.809 ; gain = 367.426
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 577.809 ; gain = 367.426
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 577.809 ; gain = 367.426
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 577.809 ; gain = 367.426
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 577.809 ; gain = 367.426
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 577.809 ; gain = 367.426
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 577.809 ; gain = 367.426

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 577.809 ; gain = 367.426
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 608.336 ; gain = 392.805
