# Modelsim files
work/
transcript
vsim.wlf

# Simulation files
samples.txt
results-VHDL.txt
results-C.txt
log*.txt

# C files
*.o
*.out

# Python files
.idea/
__pycache__/
