
FalconEye ControlBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001302c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  08013218  08013218  00023218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080139dc  080139dc  000305f4  2**0
                  CONTENTS
  4 .ARM          00000000  080139dc  080139dc  000305f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080139dc  080139dc  000305f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080139dc  080139dc  000239dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080139e0  080139e0  000239e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005f4  20000000  080139e4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002e24  200005f4  08013fd8  000305f4  2**2
                  ALLOC
 10 ._user_heap_stack 00001800  20003418  08013fd8  00033418  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000305f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021bb4  00000000  00000000  0003061d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005778  00000000  00000000  000521d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c48  00000000  00000000  00057950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019e0  00000000  00000000  00059598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000212c9  00000000  00000000  0005af78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000269cb  00000000  00000000  0007c241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8c1e  00000000  00000000  000a2c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014b82a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000860c  00000000  00000000  0014b87c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200005f4 	.word	0x200005f4
 8000204:	00000000 	.word	0x00000000
 8000208:	080131fc 	.word	0x080131fc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200005f8 	.word	0x200005f8
 8000224:	080131fc 	.word	0x080131fc

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	; 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dce:	2afd      	cmp	r2, #253	; 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	; 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	; 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	; 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <set_baudrate>:
#include "usart.h"



static void set_baudrate(uint32_t baudrate)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	  huart3.Instance = USART3;
 8001024:	4b11      	ldr	r3, [pc, #68]	; (800106c <set_baudrate+0x50>)
 8001026:	4a12      	ldr	r2, [pc, #72]	; (8001070 <set_baudrate+0x54>)
 8001028:	601a      	str	r2, [r3, #0]
	  huart3.Init.BaudRate = baudrate;
 800102a:	4a10      	ldr	r2, [pc, #64]	; (800106c <set_baudrate+0x50>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6053      	str	r3, [r2, #4]
	  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001030:	4b0e      	ldr	r3, [pc, #56]	; (800106c <set_baudrate+0x50>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
	  huart3.Init.StopBits = UART_STOPBITS_1;
 8001036:	4b0d      	ldr	r3, [pc, #52]	; (800106c <set_baudrate+0x50>)
 8001038:	2200      	movs	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
	  huart3.Init.Parity = UART_PARITY_NONE;
 800103c:	4b0b      	ldr	r3, [pc, #44]	; (800106c <set_baudrate+0x50>)
 800103e:	2200      	movs	r2, #0
 8001040:	611a      	str	r2, [r3, #16]
	  huart3.Init.Mode = UART_MODE_TX_RX;
 8001042:	4b0a      	ldr	r3, [pc, #40]	; (800106c <set_baudrate+0x50>)
 8001044:	220c      	movs	r2, #12
 8001046:	615a      	str	r2, [r3, #20]
	  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001048:	4b08      	ldr	r3, [pc, #32]	; (800106c <set_baudrate+0x50>)
 800104a:	2200      	movs	r2, #0
 800104c:	619a      	str	r2, [r3, #24]
	  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800104e:	4b07      	ldr	r3, [pc, #28]	; (800106c <set_baudrate+0x50>)
 8001050:	2200      	movs	r2, #0
 8001052:	61da      	str	r2, [r3, #28]
	  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8001054:	4805      	ldr	r0, [pc, #20]	; (800106c <set_baudrate+0x50>)
 8001056:	f00a fabb 	bl	800b5d0 <HAL_HalfDuplex_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <set_baudrate+0x48>
	  {
	    Error_Handler();
 8001060:	f001 fe4e 	bl	8002d00 <Error_Handler>
	  }
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	200021e4 	.word	0x200021e4
 8001070:	40004800 	.word	0x40004800

08001074 <wire_reset>:


HAL_StatusTypeDef wire_reset(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
	uint8_t data_out = 0xF0;
 800107a:	23f0      	movs	r3, #240	; 0xf0
 800107c:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	71bb      	strb	r3, [r7, #6]

	set_baudrate(9600);
 8001082:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001086:	f7ff ffc9 	bl	800101c <set_baudrate>
	HAL_UART_Transmit(&UART, &data_out, 1, 100);
 800108a:	1df9      	adds	r1, r7, #7
 800108c:	2364      	movs	r3, #100	; 0x64
 800108e:	2201      	movs	r2, #1
 8001090:	480b      	ldr	r0, [pc, #44]	; (80010c0 <wire_reset+0x4c>)
 8001092:	f00a faf5 	bl	800b680 <HAL_UART_Transmit>
	HAL_UART_Receive(&UART, &data_in, 1, 100);
 8001096:	1db9      	adds	r1, r7, #6
 8001098:	2364      	movs	r3, #100	; 0x64
 800109a:	2201      	movs	r2, #1
 800109c:	4808      	ldr	r0, [pc, #32]	; (80010c0 <wire_reset+0x4c>)
 800109e:	f00a fb72 	bl	800b786 <HAL_UART_Receive>
	set_baudrate(115200);
 80010a2:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80010a6:	f7ff ffb9 	bl	800101c <set_baudrate>

	if (data_in != 0xF0)
 80010aa:	79bb      	ldrb	r3, [r7, #6]
 80010ac:	2bf0      	cmp	r3, #240	; 0xf0
 80010ae:	d001      	beq.n	80010b4 <wire_reset+0x40>
		return HAL_OK;
 80010b0:	2300      	movs	r3, #0
 80010b2:	e000      	b.n	80010b6 <wire_reset+0x42>
	else
		return HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	200021e4 	.word	0x200021e4

080010c4 <read_bit>:

static int read_bit(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
	uint8_t data_out = 0xff;
 80010ca:	23ff      	movs	r3, #255	; 0xff
 80010cc:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0x0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	71bb      	strb	r3, [r7, #6]
	data_in = 0x0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	71bb      	strb	r3, [r7, #6]
	if(USARTn -> SR & (1<<5))
 80010d6:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <read_bit+0x4c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0320 	and.w	r3, r3, #32
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <read_bit+0x22>
	{
		USARTn -> DR;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <read_bit+0x4c>)
 80010e4:	685b      	ldr	r3, [r3, #4]
	}
	HAL_UART_Transmit(&UART, &data_out, 1, HAL_MAX_DELAY);
 80010e6:	1df9      	adds	r1, r7, #7
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	2201      	movs	r2, #1
 80010ee:	4809      	ldr	r0, [pc, #36]	; (8001114 <read_bit+0x50>)
 80010f0:	f00a fac6 	bl	800b680 <HAL_UART_Transmit>
	HAL_UART_Receive(&UART, &data_in, 1, HAL_MAX_DELAY);
 80010f4:	1db9      	adds	r1, r7, #6
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	2201      	movs	r2, #1
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <read_bit+0x50>)
 80010fe:	f00a fb42 	bl	800b786 <HAL_UART_Receive>

	return data_in & 0x01;
 8001102:	79bb      	ldrb	r3, [r7, #6]
 8001104:	f003 0301 	and.w	r3, r3, #1
}
 8001108:	4618      	mov	r0, r3
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40004800 	.word	0x40004800
 8001114:	200021e4 	.word	0x200021e4

08001118 <wire_read>:

uint8_t wire_read(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++)
 8001122:	2300      	movs	r3, #0
 8001124:	603b      	str	r3, [r7, #0]
 8001126:	e00e      	b.n	8001146 <wire_read+0x2e>
  {
    value >>= 1;
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	085b      	lsrs	r3, r3, #1
 800112c:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 800112e:	f7ff ffc9 	bl	80010c4 <read_bit>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d003      	beq.n	8001140 <wire_read+0x28>
      value |= 0x80;
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800113e:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	3301      	adds	r3, #1
 8001144:	603b      	str	r3, [r7, #0]
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2b07      	cmp	r3, #7
 800114a:	dded      	ble.n	8001128 <wire_read+0x10>
  }
  return value;
 800114c:	79fb      	ldrb	r3, [r7, #7]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <write_bit>:

static void write_bit(int value)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  if (value)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d00a      	beq.n	800117c <write_bit+0x24>
  {
    uint8_t data_out = 0xff;
 8001166:	23ff      	movs	r3, #255	; 0xff
 8001168:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(&UART, &data_out, 1, HAL_MAX_DELAY);
 800116a:	f107 010f 	add.w	r1, r7, #15
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	2201      	movs	r2, #1
 8001174:	4808      	ldr	r0, [pc, #32]	; (8001198 <write_bit+0x40>)
 8001176:	f00a fa83 	bl	800b680 <HAL_UART_Transmit>
  else
  {
    uint8_t data_out = 0x0;
    HAL_UART_Transmit(&UART, &data_out, 1, HAL_MAX_DELAY);
  }
}
 800117a:	e009      	b.n	8001190 <write_bit+0x38>
    uint8_t data_out = 0x0;
 800117c:	2300      	movs	r3, #0
 800117e:	73bb      	strb	r3, [r7, #14]
    HAL_UART_Transmit(&UART, &data_out, 1, HAL_MAX_DELAY);
 8001180:	f107 010e 	add.w	r1, r7, #14
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	2201      	movs	r2, #1
 800118a:	4803      	ldr	r0, [pc, #12]	; (8001198 <write_bit+0x40>)
 800118c:	f00a fa78 	bl	800b680 <HAL_UART_Transmit>
}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	200021e4 	.word	0x200021e4

0800119c <wire_write>:

void wire_write(uint8_t byte)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	e00b      	b.n	80011c4 <wire_write+0x28>
    write_bit(byte & 0x01);
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ffd0 	bl	8001158 <write_bit>
    byte >>= 1;
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	085b      	lsrs	r3, r3, #1
 80011bc:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3301      	adds	r3, #1
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2b07      	cmp	r3, #7
 80011c8:	ddf0      	ble.n	80011ac <wire_write+0x10>
  }
}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	460a      	mov	r2, r1
 80011de:	71fb      	strb	r3, [r7, #7]
 80011e0:	4613      	mov	r3, r2
 80011e2:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	e016      	b.n	8001218 <byte_crc+0x44>
    uint8_t b = crc ^ byte;
 80011ea:	79fa      	ldrb	r2, [r7, #7]
 80011ec:	79bb      	ldrb	r3, [r7, #6]
 80011ee:	4053      	eors	r3, r2
 80011f0:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	085b      	lsrs	r3, r3, #1
 80011f6:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 80011f8:	7afb      	ldrb	r3, [r7, #11]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d004      	beq.n	800120c <byte_crc+0x38>
      crc ^= 0x8c;
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8001208:	43db      	mvns	r3, r3
 800120a:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 800120c:	79bb      	ldrb	r3, [r7, #6]
 800120e:	085b      	lsrs	r3, r3, #1
 8001210:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3301      	adds	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b07      	cmp	r3, #7
 800121c:	dde5      	ble.n	80011ea <byte_crc+0x16>
  }
  return crc;
 800121e:	79fb      	ldrb	r3, [r7, #7]
}
 8001220:	4618      	mov	r0, r3
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr

0800122a <wire_crc>:

uint8_t wire_crc(const uint8_t* data, int len)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b084      	sub	sp, #16
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	e00d      	b.n	800125a <wire_crc+0x30>
      crc = byte_crc(crc, data[i]);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	4413      	add	r3, r2
 8001244:	781a      	ldrb	r2, [r3, #0]
 8001246:	7afb      	ldrb	r3, [r7, #11]
 8001248:	4611      	mov	r1, r2
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff ffc2 	bl	80011d4 <byte_crc>
 8001250:	4603      	mov	r3, r0
 8001252:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	3301      	adds	r3, #1
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	dbed      	blt.n	800123e <wire_crc+0x14>

    return crc;
 8001262:	7afb      	ldrb	r3, [r7, #11]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	font = font_t;
 8001274:	4a03      	ldr	r2, [pc, #12]	; (8001284 <GFX_SetFont+0x18>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6013      	str	r3, [r2, #0]
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr
 8001284:	20000610 	.word	0x20000610

08001288 <GFX_SetFontSize>:

void GFX_SetFontSize(uint8_t size_t)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
	if(size_t != 0)
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d002      	beq.n	800129e <GFX_SetFontSize+0x16>
		size = size_t;
 8001298:	4a03      	ldr	r2, [pc, #12]	; (80012a8 <GFX_SetFontSize+0x20>)
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	7013      	strb	r3, [r2, #0]
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr
 80012a8:	20000000 	.word	0x20000000

080012ac <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 80012ac:	b590      	push	{r4, r7, lr}
 80012ae:	b089      	sub	sp, #36	; 0x24
 80012b0:	af02      	add	r7, sp, #8
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	4611      	mov	r1, r2
 80012b8:	461a      	mov	r2, r3
 80012ba:	460b      	mov	r3, r1
 80012bc:	71fb      	strb	r3, [r7, #7]
 80012be:	4613      	mov	r3, r2
 80012c0:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	2b7e      	cmp	r3, #126	; 0x7e
 80012c6:	f200 80a3 	bhi.w	8001410 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80012ca:	2300      	movs	r3, #0
 80012cc:	75fb      	strb	r3, [r7, #23]
 80012ce:	e096      	b.n	80013fe <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 80012d0:	4b51      	ldr	r3, [pc, #324]	; (8001418 <GFX_DrawChar+0x16c>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3b20      	subs	r3, #32
 80012d8:	494f      	ldr	r1, [pc, #316]	; (8001418 <GFX_DrawChar+0x16c>)
 80012da:	6809      	ldr	r1, [r1, #0]
 80012dc:	3101      	adds	r1, #1
 80012de:	7809      	ldrb	r1, [r1, #0]
 80012e0:	fb03 f101 	mul.w	r1, r3, r1
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	440b      	add	r3, r1
 80012e8:	3302      	adds	r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80012f0:	2300      	movs	r3, #0
 80012f2:	757b      	strb	r3, [r7, #21]
 80012f4:	e078      	b.n	80013e8 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 80012f6:	7dbb      	ldrb	r3, [r7, #22]
 80012f8:	f003 0301 	and.w	r3, r3, #1
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d032      	beq.n	8001366 <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8001300:	4b46      	ldr	r3, [pc, #280]	; (800141c <GFX_DrawChar+0x170>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d113      	bne.n	8001330 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	b29a      	uxth	r2, r3
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	b29b      	uxth	r3, r3
 8001310:	4413      	add	r3, r2
 8001312:	b29b      	uxth	r3, r3
 8001314:	b218      	sxth	r0, r3
 8001316:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800131a:	b29a      	uxth	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	b29b      	uxth	r3, r3
 8001320:	4413      	add	r3, r2
 8001322:	b29b      	uxth	r3, r3
 8001324:	b21b      	sxth	r3, r3
 8001326:	79ba      	ldrb	r2, [r7, #6]
 8001328:	4619      	mov	r1, r3
 800132a:	f002 fa4b 	bl	80037c4 <SSD1306_DrawPixel>
 800132e:	e052      	b.n	80013d6 <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8001330:	7dfb      	ldrb	r3, [r7, #23]
 8001332:	4a3a      	ldr	r2, [pc, #232]	; (800141c <GFX_DrawChar+0x170>)
 8001334:	7812      	ldrb	r2, [r2, #0]
 8001336:	fb03 f202 	mul.w	r2, r3, r2
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	18d0      	adds	r0, r2, r3
 800133e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001342:	4a36      	ldr	r2, [pc, #216]	; (800141c <GFX_DrawChar+0x170>)
 8001344:	7812      	ldrb	r2, [r2, #0]
 8001346:	fb03 f202 	mul.w	r2, r3, r2
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	18d1      	adds	r1, r2, r3
 800134e:	4b33      	ldr	r3, [pc, #204]	; (800141c <GFX_DrawChar+0x170>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	b29a      	uxth	r2, r3
 8001354:	4b31      	ldr	r3, [pc, #196]	; (800141c <GFX_DrawChar+0x170>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	b29c      	uxth	r4, r3
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	4623      	mov	r3, r4
 8001360:	f000 f9a3 	bl	80016aa <GFX_DrawFillRectangle>
 8001364:	e037      	b.n	80013d6 <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 8001366:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800136a:	2b00      	cmp	r3, #0
 800136c:	d133      	bne.n	80013d6 <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 800136e:	4b2b      	ldr	r3, [pc, #172]	; (800141c <GFX_DrawChar+0x170>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d114      	bne.n	80013a0 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 8001376:	7dfb      	ldrb	r3, [r7, #23]
 8001378:	b29a      	uxth	r2, r3
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	b29b      	uxth	r3, r3
 800137e:	4413      	add	r3, r2
 8001380:	b29b      	uxth	r3, r3
 8001382:	b218      	sxth	r0, r3
 8001384:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001388:	b29a      	uxth	r2, r3
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	b29b      	uxth	r3, r3
 800138e:	4413      	add	r3, r2
 8001390:	b29b      	uxth	r3, r3
 8001392:	b21b      	sxth	r3, r3
 8001394:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001398:	4619      	mov	r1, r3
 800139a:	f002 fa13 	bl	80037c4 <SSD1306_DrawPixel>
 800139e:	e01a      	b.n	80013d6 <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80013a0:	7dfb      	ldrb	r3, [r7, #23]
 80013a2:	4a1e      	ldr	r2, [pc, #120]	; (800141c <GFX_DrawChar+0x170>)
 80013a4:	7812      	ldrb	r2, [r2, #0]
 80013a6:	fb03 f202 	mul.w	r2, r3, r2
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	18d0      	adds	r0, r2, r3
 80013ae:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80013b2:	4a1a      	ldr	r2, [pc, #104]	; (800141c <GFX_DrawChar+0x170>)
 80013b4:	7812      	ldrb	r2, [r2, #0]
 80013b6:	fb03 f202 	mul.w	r2, r3, r2
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	18d1      	adds	r1, r2, r3
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <GFX_DrawChar+0x170>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <GFX_DrawChar+0x170>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	b29c      	uxth	r4, r3
 80013ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4623      	mov	r3, r4
 80013d2:	f000 f96a 	bl	80016aa <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80013d6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	3301      	adds	r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	757b      	strb	r3, [r7, #21]
 80013e2:	7dbb      	ldrb	r3, [r7, #22]
 80013e4:	085b      	lsrs	r3, r3, #1
 80013e6:	75bb      	strb	r3, [r7, #22]
 80013e8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80013ec:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <GFX_DrawChar+0x16c>)
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	7812      	ldrb	r2, [r2, #0]
 80013f2:	4293      	cmp	r3, r2
 80013f4:	f6ff af7f 	blt.w	80012f6 <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80013f8:	7dfb      	ldrb	r3, [r7, #23]
 80013fa:	3301      	adds	r3, #1
 80013fc:	75fb      	strb	r3, [r7, #23]
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <GFX_DrawChar+0x16c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	3301      	adds	r3, #1
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	7dfa      	ldrb	r2, [r7, #23]
 8001408:	429a      	cmp	r2, r3
 800140a:	f4ff af61 	bcc.w	80012d0 <GFX_DrawChar+0x24>
 800140e:	e000      	b.n	8001412 <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8001410:	bf00      	nop
            }
        }
    }
}
 8001412:	371c      	adds	r7, #28
 8001414:	46bd      	mov	sp, r7
 8001416:	bd90      	pop	{r4, r7, pc}
 8001418:	20000610 	.word	0x20000610
 800141c:	20000000 	.word	0x20000000

08001420 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af02      	add	r7, sp, #8
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8001438:	e03e      	b.n	80014b8 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 800143a:	78f9      	ldrb	r1, [r7, #3]
 800143c:	7cfa      	ldrb	r2, [r7, #19]
 800143e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	460b      	mov	r3, r1
 8001446:	68b9      	ldr	r1, [r7, #8]
 8001448:	6978      	ldr	r0, [r7, #20]
 800144a:	f7ff ff2f 	bl	80012ac <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 800144e:	4b20      	ldr	r3, [pc, #128]	; (80014d0 <GFX_DrawString+0xb0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	4b1e      	ldr	r3, [pc, #120]	; (80014d4 <GFX_DrawString+0xb4>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	fb02 f303 	mul.w	r3, r2, r3
 8001460:	3301      	adds	r3, #1
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	4413      	add	r3, r2
 8001466:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 8001468:	f897 3020 	ldrb.w	r3, [r7, #32]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d120      	bne.n	80014b2 <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001470:	2300      	movs	r3, #0
 8001472:	74bb      	strb	r3, [r7, #18]
 8001474:	e012      	b.n	800149c <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	b29b      	uxth	r3, r3
 800147a:	3b01      	subs	r3, #1
 800147c:	b29b      	uxth	r3, r3
 800147e:	b218      	sxth	r0, r3
 8001480:	7cbb      	ldrb	r3, [r7, #18]
 8001482:	b29a      	uxth	r2, r3
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	b29b      	uxth	r3, r3
 8001488:	4413      	add	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	b21b      	sxth	r3, r3
 800148e:	2200      	movs	r2, #0
 8001490:	4619      	mov	r1, r3
 8001492:	f002 f997 	bl	80037c4 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001496:	7cbb      	ldrb	r3, [r7, #18]
 8001498:	3301      	adds	r3, #1
 800149a:	74bb      	strb	r3, [r7, #18]
 800149c:	7cba      	ldrb	r2, [r7, #18]
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <GFX_DrawString+0xb0>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <GFX_DrawString+0xb4>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	fb01 f303 	mul.w	r3, r1, r3
 80014ae:	429a      	cmp	r2, r3
 80014b0:	dbe1      	blt.n	8001476 <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	1c5a      	adds	r2, r3, #1
 80014bc:	607a      	str	r2, [r7, #4]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d1ba      	bne.n	800143a <GFX_DrawString+0x1a>
	}
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000610 	.word	0x20000610
 80014d4:	20000000 	.word	0x20000000

080014d8 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08c      	sub	sp, #48	; 0x30
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80014f0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	1acb      	subs	r3, r1, r3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	bfb8      	it	lt
 80014fe:	425b      	neglt	r3, r3
 8001500:	429a      	cmp	r2, r3
 8001502:	bfcc      	ite	gt
 8001504:	2301      	movgt	r3, #1
 8001506:	2300      	movle	r3, #0
 8001508:	b2db      	uxtb	r3, r3
 800150a:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 800150c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001510:	2b00      	cmp	r3, #0
 8001512:	d00b      	beq.n	800152c <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151e:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	623b      	str	r3, [r7, #32]
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	607b      	str	r3, [r7, #4]
 8001528:	6a3b      	ldr	r3, [r7, #32]
 800152a:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	dd0b      	ble.n	800154c <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	61fb      	str	r3, [r7, #28]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	61bb      	str	r3, [r7, #24]
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	b29a      	uxth	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	b29b      	uxth	r3, r3
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	b29b      	uxth	r3, r3
 8001558:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	bfb8      	it	lt
 8001564:	425b      	neglt	r3, r3
 8001566:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8001568:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800156c:	0fda      	lsrs	r2, r3, #31
 800156e:	4413      	add	r3, r2
 8001570:	105b      	asrs	r3, r3, #1
 8001572:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8001574:	68ba      	ldr	r2, [r7, #8]
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	429a      	cmp	r2, r3
 800157a:	da02      	bge.n	8001582 <GFX_WriteLine+0xaa>
	        ystep = 1;
 800157c:	2301      	movs	r3, #1
 800157e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001580:	e030      	b.n	80015e4 <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 8001582:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001586:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8001588:	e02c      	b.n	80015e4 <GFX_WriteLine+0x10c>
	        if (steep) {
 800158a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800158e:	2b00      	cmp	r3, #0
 8001590:	d009      	beq.n	80015a6 <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	b21b      	sxth	r3, r3
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	b211      	sxth	r1, r2
 800159a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800159e:	4618      	mov	r0, r3
 80015a0:	f002 f910 	bl	80037c4 <SSD1306_DrawPixel>
 80015a4:	e008      	b.n	80015b8 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	b211      	sxth	r1, r2
 80015ae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80015b2:	4618      	mov	r0, r3
 80015b4:	f002 f906 	bl	80037c4 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 80015b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80015ba:	8abb      	ldrh	r3, [r7, #20]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	b29b      	uxth	r3, r3
 80015c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 80015c2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	da09      	bge.n	80015de <GFX_WriteLine+0x106>
	            y_start += ystep;
 80015ca:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	4413      	add	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
	            err += dx;
 80015d4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80015d6:	8afb      	ldrh	r3, [r7, #22]
 80015d8:	4413      	add	r3, r2
 80015da:	b29b      	uxth	r3, r3
 80015dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	3301      	adds	r3, #1
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	ddce      	ble.n	800158a <GFX_WriteLine+0xb2>
	        }
	    }
}
 80015ec:	bf00      	nop
 80015ee:	bf00      	nop
 80015f0:	3730      	adds	r7, #48	; 0x30
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b086      	sub	sp, #24
 80015fa:	af02      	add	r7, sp, #8
 80015fc:	60f8      	str	r0, [r7, #12]
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
 8001602:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8001604:	68ba      	ldr	r2, [r7, #8]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	1e5a      	subs	r2, r3, #1
 800160c:	78fb      	ldrb	r3, [r7, #3]
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	4613      	mov	r3, r2
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f7ff ff5e 	bl	80014d8 <GFX_WriteLine>
}
 800161c:	bf00      	nop
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af02      	add	r7, sp, #8
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
 8001630:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4413      	add	r3, r2
 8001638:	1e5a      	subs	r2, r3, #1
 800163a:	78fb      	ldrb	r3, [r7, #3]
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	68b9      	ldr	r1, [r7, #8]
 8001642:	68f8      	ldr	r0, [r7, #12]
 8001644:	f7ff ff48 	bl	80014d8 <GFX_WriteLine>
}
 8001648:	bf00      	nop
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <GFX_DrawRectangle>:
	    }
}
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	4611      	mov	r1, r2
 800165c:	461a      	mov	r2, r3
 800165e:	460b      	mov	r3, r1
 8001660:	80fb      	strh	r3, [r7, #6]
 8001662:	4613      	mov	r3, r2
 8001664:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 8001666:	88fa      	ldrh	r2, [r7, #6]
 8001668:	7e3b      	ldrb	r3, [r7, #24]
 800166a:	68b9      	ldr	r1, [r7, #8]
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f7ff ffd9 	bl	8001624 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 8001672:	88ba      	ldrh	r2, [r7, #4]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	4413      	add	r3, r2
 8001678:	1e59      	subs	r1, r3, #1
 800167a:	88fa      	ldrh	r2, [r7, #6]
 800167c:	7e3b      	ldrb	r3, [r7, #24]
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f7ff ffd0 	bl	8001624 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 8001684:	88ba      	ldrh	r2, [r7, #4]
 8001686:	7e3b      	ldrb	r3, [r7, #24]
 8001688:	68b9      	ldr	r1, [r7, #8]
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff ffb3 	bl	80015f6 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 8001690:	88fa      	ldrh	r2, [r7, #6]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4413      	add	r3, r2
 8001696:	1e58      	subs	r0, r3, #1
 8001698:	88ba      	ldrh	r2, [r7, #4]
 800169a:	7e3b      	ldrb	r3, [r7, #24]
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	f7ff ffaa 	bl	80015f6 <GFX_DrawFastVLine>

}
 80016a2:	bf00      	nop
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b086      	sub	sp, #24
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	60f8      	str	r0, [r7, #12]
 80016b2:	60b9      	str	r1, [r7, #8]
 80016b4:	4611      	mov	r1, r2
 80016b6:	461a      	mov	r2, r3
 80016b8:	460b      	mov	r3, r1
 80016ba:	80fb      	strh	r3, [r7, #6]
 80016bc:	4613      	mov	r3, r2
 80016be:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	e009      	b.n	80016da <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 80016c6:	88ba      	ldrh	r2, [r7, #4]
 80016c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff ff91 	bl	80015f6 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	3301      	adds	r3, #1
 80016d8:	617b      	str	r3, [r7, #20]
 80016da:	88fa      	ldrh	r2, [r7, #6]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	4413      	add	r3, r2
 80016e0:	697a      	ldr	r2, [r7, #20]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	dbef      	blt.n	80016c6 <GFX_DrawFillRectangle+0x1c>
    }

}
 80016e6:	bf00      	nop
 80016e8:	bf00      	nop
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <GFX_DrawCircle>:
#endif
#if USING_CIRCLE == 1
void GFX_DrawCircle(int x0, int y0, uint16_t r, uint8_t color)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	4611      	mov	r1, r2
 80016fc:	461a      	mov	r2, r3
 80016fe:	460b      	mov	r3, r1
 8001700:	80fb      	strh	r3, [r7, #6]
 8001702:	4613      	mov	r3, r2
 8001704:	717b      	strb	r3, [r7, #5]
    int16_t f = 1 - r;
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	f1c3 0301 	rsb	r3, r3, #1
 800170c:	b29b      	uxth	r3, r3
 800170e:	83fb      	strh	r3, [r7, #30]
    int16_t ddF_x = 1;
 8001710:	2301      	movs	r3, #1
 8001712:	83bb      	strh	r3, [r7, #28]
    int16_t ddF_y = -2 * r;
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	461a      	mov	r2, r3
 8001718:	03d2      	lsls	r2, r2, #15
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	b29b      	uxth	r3, r3
 8001720:	837b      	strh	r3, [r7, #26]
    int16_t x = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	833b      	strh	r3, [r7, #24]
    int16_t y = r;
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	82fb      	strh	r3, [r7, #22]

    GFX_DrawPixel(x0  , y0+r, color);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	b218      	sxth	r0, r3
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	b29a      	uxth	r2, r3
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	4413      	add	r3, r2
 8001736:	b29b      	uxth	r3, r3
 8001738:	b21b      	sxth	r3, r3
 800173a:	797a      	ldrb	r2, [r7, #5]
 800173c:	4619      	mov	r1, r3
 800173e:	f002 f841 	bl	80037c4 <SSD1306_DrawPixel>
    GFX_DrawPixel(x0  , y0-r, color);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	b218      	sxth	r0, r3
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	b29a      	uxth	r2, r3
 800174a:	88fb      	ldrh	r3, [r7, #6]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	b29b      	uxth	r3, r3
 8001750:	b21b      	sxth	r3, r3
 8001752:	797a      	ldrb	r2, [r7, #5]
 8001754:	4619      	mov	r1, r3
 8001756:	f002 f835 	bl	80037c4 <SSD1306_DrawPixel>
    GFX_DrawPixel(x0+r, y0  , color);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	b29a      	uxth	r2, r3
 800175e:	88fb      	ldrh	r3, [r7, #6]
 8001760:	4413      	add	r3, r2
 8001762:	b29b      	uxth	r3, r3
 8001764:	b21b      	sxth	r3, r3
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	b211      	sxth	r1, r2
 800176a:	797a      	ldrb	r2, [r7, #5]
 800176c:	4618      	mov	r0, r3
 800176e:	f002 f829 	bl	80037c4 <SSD1306_DrawPixel>
    GFX_DrawPixel(x0-r, y0  , color);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	b29a      	uxth	r2, r3
 8001776:	88fb      	ldrh	r3, [r7, #6]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	b29b      	uxth	r3, r3
 800177c:	b21b      	sxth	r3, r3
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	b211      	sxth	r1, r2
 8001782:	797a      	ldrb	r2, [r7, #5]
 8001784:	4618      	mov	r0, r3
 8001786:	f002 f81d 	bl	80037c4 <SSD1306_DrawPixel>

    while (x<y) {
 800178a:	e0a1      	b.n	80018d0 <GFX_DrawCircle+0x1e0>
        if (f >= 0) {
 800178c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001790:	2b00      	cmp	r3, #0
 8001792:	db0e      	blt.n	80017b2 <GFX_DrawCircle+0xc2>
            y--;
 8001794:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001798:	b29b      	uxth	r3, r3
 800179a:	3b01      	subs	r3, #1
 800179c:	b29b      	uxth	r3, r3
 800179e:	82fb      	strh	r3, [r7, #22]
            ddF_y += 2;
 80017a0:	8b7b      	ldrh	r3, [r7, #26]
 80017a2:	3302      	adds	r3, #2
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	837b      	strh	r3, [r7, #26]
            f += ddF_y;
 80017a8:	8bfa      	ldrh	r2, [r7, #30]
 80017aa:	8b7b      	ldrh	r3, [r7, #26]
 80017ac:	4413      	add	r3, r2
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	83fb      	strh	r3, [r7, #30]
        }
        x++;
 80017b2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	3301      	adds	r3, #1
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	833b      	strh	r3, [r7, #24]
        ddF_x += 2;
 80017be:	8bbb      	ldrh	r3, [r7, #28]
 80017c0:	3302      	adds	r3, #2
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	83bb      	strh	r3, [r7, #28]
        f += ddF_x;
 80017c6:	8bfa      	ldrh	r2, [r7, #30]
 80017c8:	8bbb      	ldrh	r3, [r7, #28]
 80017ca:	4413      	add	r3, r2
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	83fb      	strh	r3, [r7, #30]

        GFX_DrawPixel(x0 + x, y0 + y, color);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	8b3b      	ldrh	r3, [r7, #24]
 80017d6:	4413      	add	r3, r2
 80017d8:	b29b      	uxth	r3, r3
 80017da:	b218      	sxth	r0, r3
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	b29a      	uxth	r2, r3
 80017e0:	8afb      	ldrh	r3, [r7, #22]
 80017e2:	4413      	add	r3, r2
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	797a      	ldrb	r2, [r7, #5]
 80017ea:	4619      	mov	r1, r3
 80017ec:	f001 ffea 	bl	80037c4 <SSD1306_DrawPixel>
        GFX_DrawPixel(x0 - x, y0 + y, color);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	8b3b      	ldrh	r3, [r7, #24]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	b218      	sxth	r0, r3
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	b29a      	uxth	r2, r3
 8001800:	8afb      	ldrh	r3, [r7, #22]
 8001802:	4413      	add	r3, r2
 8001804:	b29b      	uxth	r3, r3
 8001806:	b21b      	sxth	r3, r3
 8001808:	797a      	ldrb	r2, [r7, #5]
 800180a:	4619      	mov	r1, r3
 800180c:	f001 ffda 	bl	80037c4 <SSD1306_DrawPixel>
        GFX_DrawPixel(x0 + x, y0 - y, color);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	b29a      	uxth	r2, r3
 8001814:	8b3b      	ldrh	r3, [r7, #24]
 8001816:	4413      	add	r3, r2
 8001818:	b29b      	uxth	r3, r3
 800181a:	b218      	sxth	r0, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	b29a      	uxth	r2, r3
 8001820:	8afb      	ldrh	r3, [r7, #22]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	b29b      	uxth	r3, r3
 8001826:	b21b      	sxth	r3, r3
 8001828:	797a      	ldrb	r2, [r7, #5]
 800182a:	4619      	mov	r1, r3
 800182c:	f001 ffca 	bl	80037c4 <SSD1306_DrawPixel>
        GFX_DrawPixel(x0 - x, y0 - y, color);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	b29a      	uxth	r2, r3
 8001834:	8b3b      	ldrh	r3, [r7, #24]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	b29b      	uxth	r3, r3
 800183a:	b218      	sxth	r0, r3
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	b29a      	uxth	r2, r3
 8001840:	8afb      	ldrh	r3, [r7, #22]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	b29b      	uxth	r3, r3
 8001846:	b21b      	sxth	r3, r3
 8001848:	797a      	ldrb	r2, [r7, #5]
 800184a:	4619      	mov	r1, r3
 800184c:	f001 ffba 	bl	80037c4 <SSD1306_DrawPixel>
        GFX_DrawPixel(x0 + y, y0 + x, color);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	b29a      	uxth	r2, r3
 8001854:	8afb      	ldrh	r3, [r7, #22]
 8001856:	4413      	add	r3, r2
 8001858:	b29b      	uxth	r3, r3
 800185a:	b218      	sxth	r0, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	b29a      	uxth	r2, r3
 8001860:	8b3b      	ldrh	r3, [r7, #24]
 8001862:	4413      	add	r3, r2
 8001864:	b29b      	uxth	r3, r3
 8001866:	b21b      	sxth	r3, r3
 8001868:	797a      	ldrb	r2, [r7, #5]
 800186a:	4619      	mov	r1, r3
 800186c:	f001 ffaa 	bl	80037c4 <SSD1306_DrawPixel>
        GFX_DrawPixel(x0 - y, y0 + x, color);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	b29a      	uxth	r2, r3
 8001874:	8afb      	ldrh	r3, [r7, #22]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	b29b      	uxth	r3, r3
 800187a:	b218      	sxth	r0, r3
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	b29a      	uxth	r2, r3
 8001880:	8b3b      	ldrh	r3, [r7, #24]
 8001882:	4413      	add	r3, r2
 8001884:	b29b      	uxth	r3, r3
 8001886:	b21b      	sxth	r3, r3
 8001888:	797a      	ldrb	r2, [r7, #5]
 800188a:	4619      	mov	r1, r3
 800188c:	f001 ff9a 	bl	80037c4 <SSD1306_DrawPixel>
        GFX_DrawPixel(x0 + y, y0 - x, color);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	b29a      	uxth	r2, r3
 8001894:	8afb      	ldrh	r3, [r7, #22]
 8001896:	4413      	add	r3, r2
 8001898:	b29b      	uxth	r3, r3
 800189a:	b218      	sxth	r0, r3
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	b29a      	uxth	r2, r3
 80018a0:	8b3b      	ldrh	r3, [r7, #24]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	797a      	ldrb	r2, [r7, #5]
 80018aa:	4619      	mov	r1, r3
 80018ac:	f001 ff8a 	bl	80037c4 <SSD1306_DrawPixel>
        GFX_DrawPixel(x0 - y, y0 - x, color);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	8afb      	ldrh	r3, [r7, #22]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	b218      	sxth	r0, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	b29a      	uxth	r2, r3
 80018c0:	8b3b      	ldrh	r3, [r7, #24]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	b21b      	sxth	r3, r3
 80018c8:	797a      	ldrb	r2, [r7, #5]
 80018ca:	4619      	mov	r1, r3
 80018cc:	f001 ff7a 	bl	80037c4 <SSD1306_DrawPixel>
    while (x<y) {
 80018d0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80018d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018d8:	429a      	cmp	r2, r3
 80018da:	f6ff af57 	blt.w	800178c <GFX_DrawCircle+0x9c>
    }

}
 80018de:	bf00      	nop
 80018e0:	bf00      	nop
 80018e2:	3720      	adds	r7, #32
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <GFX_DrawFillCircleHelper>:
    }
}
#endif
#ifdef FILL_CIRCLE_HELPER
void GFX_DrawFillCircleHelper(int x0, int y0, uint16_t r, uint8_t cornername, int16_t delta, uint8_t color)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b088      	sub	sp, #32
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	4611      	mov	r1, r2
 80018f4:	461a      	mov	r2, r3
 80018f6:	460b      	mov	r3, r1
 80018f8:	80fb      	strh	r3, [r7, #6]
 80018fa:	4613      	mov	r3, r2
 80018fc:	717b      	strb	r3, [r7, #5]

    int16_t f     = 1 - r;
 80018fe:	88fb      	ldrh	r3, [r7, #6]
 8001900:	f1c3 0301 	rsb	r3, r3, #1
 8001904:	b29b      	uxth	r3, r3
 8001906:	83fb      	strh	r3, [r7, #30]
    int16_t ddF_x = 1;
 8001908:	2301      	movs	r3, #1
 800190a:	83bb      	strh	r3, [r7, #28]
    int16_t ddF_y = -2 * r;
 800190c:	88fb      	ldrh	r3, [r7, #6]
 800190e:	461a      	mov	r2, r3
 8001910:	03d2      	lsls	r2, r2, #15
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	b29b      	uxth	r3, r3
 8001918:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
 800191a:	2300      	movs	r3, #0
 800191c:	833b      	strh	r3, [r7, #24]
    int16_t y     = r;
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	82fb      	strh	r3, [r7, #22]

    while (x<y) {
 8001922:	e077      	b.n	8001a14 <GFX_DrawFillCircleHelper+0x12c>
        if (f >= 0) {
 8001924:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001928:	2b00      	cmp	r3, #0
 800192a:	db0e      	blt.n	800194a <GFX_DrawFillCircleHelper+0x62>
            y--;
 800192c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001930:	b29b      	uxth	r3, r3
 8001932:	3b01      	subs	r3, #1
 8001934:	b29b      	uxth	r3, r3
 8001936:	82fb      	strh	r3, [r7, #22]
            ddF_y += 2;
 8001938:	8b7b      	ldrh	r3, [r7, #26]
 800193a:	3302      	adds	r3, #2
 800193c:	b29b      	uxth	r3, r3
 800193e:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
 8001940:	8bfa      	ldrh	r2, [r7, #30]
 8001942:	8b7b      	ldrh	r3, [r7, #26]
 8001944:	4413      	add	r3, r2
 8001946:	b29b      	uxth	r3, r3
 8001948:	83fb      	strh	r3, [r7, #30]
        }
        x++;
 800194a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800194e:	b29b      	uxth	r3, r3
 8001950:	3301      	adds	r3, #1
 8001952:	b29b      	uxth	r3, r3
 8001954:	833b      	strh	r3, [r7, #24]
        ddF_x += 2;
 8001956:	8bbb      	ldrh	r3, [r7, #28]
 8001958:	3302      	adds	r3, #2
 800195a:	b29b      	uxth	r3, r3
 800195c:	83bb      	strh	r3, [r7, #28]
        f     += ddF_x;
 800195e:	8bfa      	ldrh	r2, [r7, #30]
 8001960:	8bbb      	ldrh	r3, [r7, #28]
 8001962:	4413      	add	r3, r2
 8001964:	b29b      	uxth	r3, r3
 8001966:	83fb      	strh	r3, [r7, #30]

        if (cornername & 0x1) {
 8001968:	797b      	ldrb	r3, [r7, #5]
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	2b00      	cmp	r3, #0
 8001970:	d025      	beq.n	80019be <GFX_DrawFillCircleHelper+0xd6>
            GFX_DrawFastVLine(x0+x, y0-y, 2*y+1+delta, color);
 8001972:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	18d0      	adds	r0, r2, r3
 800197a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800197e:	68ba      	ldr	r2, [r7, #8]
 8001980:	1ad1      	subs	r1, r2, r3
 8001982:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800198e:	441a      	add	r2, r3
 8001990:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001994:	f7ff fe2f 	bl	80015f6 <GFX_DrawFastVLine>
            GFX_DrawFastVLine(x0+y, y0-x, 2*x+1+delta, color);
 8001998:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	18d0      	adds	r0, r2, r3
 80019a0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	1ad1      	subs	r1, r2, r3
 80019a8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80019b4:	441a      	add	r2, r3
 80019b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019ba:	f7ff fe1c 	bl	80015f6 <GFX_DrawFastVLine>
        }
        if (cornername & 0x2) {
 80019be:	797b      	ldrb	r3, [r7, #5]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d025      	beq.n	8001a14 <GFX_DrawFillCircleHelper+0x12c>
            GFX_DrawFastVLine(x0-x, y0-y, 2*y+1+delta, color);
 80019c8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80019cc:	68fa      	ldr	r2, [r7, #12]
 80019ce:	1ad0      	subs	r0, r2, r3
 80019d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019d4:	68ba      	ldr	r2, [r7, #8]
 80019d6:	1ad1      	subs	r1, r2, r3
 80019d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	1c5a      	adds	r2, r3, #1
 80019e0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80019e4:	441a      	add	r2, r3
 80019e6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019ea:	f7ff fe04 	bl	80015f6 <GFX_DrawFastVLine>
            GFX_DrawFastVLine(x0-y, y0-x, 2*x+1+delta, color);
 80019ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	1ad0      	subs	r0, r2, r3
 80019f6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80019fa:	68ba      	ldr	r2, [r7, #8]
 80019fc:	1ad1      	subs	r1, r2, r3
 80019fe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001a0a:	441a      	add	r2, r3
 8001a0c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a10:	f7ff fdf1 	bl	80015f6 <GFX_DrawFastVLine>
    while (x<y) {
 8001a14:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001a18:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	db81      	blt.n	8001924 <GFX_DrawFillCircleHelper+0x3c>
        }
    }
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	3720      	adds	r7, #32
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <GFX_DrawFillCircle>:
#endif
#if USING_FILL_CIRCLE == 1
void GFX_DrawFillCircle(int x0, int y0, uint16_t r, uint8_t color)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af02      	add	r7, sp, #8
 8001a30:	60f8      	str	r0, [r7, #12]
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	4611      	mov	r1, r2
 8001a36:	461a      	mov	r2, r3
 8001a38:	460b      	mov	r3, r1
 8001a3a:	80fb      	strh	r3, [r7, #6]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	717b      	strb	r3, [r7, #5]

	GFX_DrawFastVLine(x0, y0-r, 2*r+1, color);
 8001a40:	88fb      	ldrh	r3, [r7, #6]
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	1ad1      	subs	r1, r2, r3
 8001a46:	88fb      	ldrh	r3, [r7, #6]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	797b      	ldrb	r3, [r7, #5]
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f7ff fdd1 	bl	80015f6 <GFX_DrawFastVLine>
    GFX_DrawFillCircleHelper(x0, y0, r, 3, 0, color);
 8001a54:	88fa      	ldrh	r2, [r7, #6]
 8001a56:	797b      	ldrb	r3, [r7, #5]
 8001a58:	9301      	str	r3, [sp, #4]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	2303      	movs	r3, #3
 8001a60:	68b9      	ldr	r1, [r7, #8]
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f7ff ff40 	bl	80018e8 <GFX_DrawFillCircleHelper>
}
 8001a68:	bf00      	nop
 8001a6a:	3710      	adds	r7, #16
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <m24cxxInit>:
#include "M24Cxx.h"



void m24cxxInit(m24cxx_t *m24, I2C_HandleTypeDef *i2c, uint8_t addr, uint16_t memsize, GPIO_TypeDef *WcPort, uint16_t WcPin)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	4611      	mov	r1, r2
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	460b      	mov	r3, r1
 8001a80:	71fb      	strb	r3, [r7, #7]
 8001a82:	4613      	mov	r3, r2
 8001a84:	80bb      	strh	r3, [r7, #4]
	m24 -> addr    = addr<<1;
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	701a      	strb	r2, [r3, #0]
	m24 -> i2c     = i2c;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	605a      	str	r2, [r3, #4]
	m24 -> memsize = memsize;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	88ba      	ldrh	r2, [r7, #4]
 8001a9a:	811a      	strh	r2, [r3, #8]
	m24 -> WcPort  = WcPort;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	60da      	str	r2, [r3, #12]
	m24 -> WcPin   = WcPin;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	8bba      	ldrh	r2, [r7, #28]
 8001aa6:	821a      	strh	r2, [r3, #16]
	HAL_GPIO_WritePin(m24->WcPort, m24->WcPin, SET);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	68d8      	ldr	r0, [r3, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	8a1b      	ldrh	r3, [r3, #16]
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f004 f893 	bl	8005bde <HAL_GPIO_WritePin>
}
 8001ab8:	bf00      	nop
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <m24cxxWcSetIt>:
		}
	HAL_GPIO_WritePin(m24->WcPort, m24->WcPin, SET);
}

void m24cxxWcSetIt(m24cxx_t *m24, I2C_HandleTypeDef *hi2c)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
	if(hi2c->Instance == m24->i2c->Instance && m24->WcIsZero == 1)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d10e      	bne.n	8001af6 <m24cxxWcSetIt+0x36>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	7c9b      	ldrb	r3, [r3, #18]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d10a      	bne.n	8001af6 <m24cxxWcSetIt+0x36>
	{
		HAL_GPIO_WritePin(m24->WcPort, m24->WcPin, SET);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68d8      	ldr	r0, [r3, #12]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	8a1b      	ldrh	r3, [r3, #16]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4619      	mov	r1, r3
 8001aec:	f004 f877 	bl	8005bde <HAL_GPIO_WritePin>
		m24->WcIsZero = 0;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	749a      	strb	r2, [r3, #18]
	}
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b10:	4b2e      	ldr	r3, [pc, #184]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b12:	4a2f      	ldr	r2, [pc, #188]	; (8001bd0 <MX_ADC1_Init+0xd0>)
 8001b14:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b16:	4b2d      	ldr	r3, [pc, #180]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b1c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b1e:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b24:	4b29      	ldr	r3, [pc, #164]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b2a:	4b28      	ldr	r3, [pc, #160]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b2c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001b30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b32:	4b26      	ldr	r3, [pc, #152]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001b38:	4b24      	ldr	r3, [pc, #144]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b3a:	2204      	movs	r2, #4
 8001b3c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b3e:	4823      	ldr	r0, [pc, #140]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b40:	f002 fc9c 	bl	800447c <HAL_ADC_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001b4a:	f001 f8d9 	bl	8002d00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b4e:	2306      	movs	r3, #6
 8001b50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b52:	2301      	movs	r3, #1
 8001b54:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001b56:	2307      	movs	r3, #7
 8001b58:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	481b      	ldr	r0, [pc, #108]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b60:	f002 ff2e 	bl	80049c0 <HAL_ADC_ConfigChannel>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b6a:	f001 f8c9 	bl	8002d00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001b6e:	2307      	movs	r3, #7
 8001b70:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001b72:	2302      	movs	r3, #2
 8001b74:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4814      	ldr	r0, [pc, #80]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b7c:	f002 ff20 	bl	80049c0 <HAL_ADC_ConfigChannel>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001b86:	f001 f8bb 	bl	8002d00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001b8a:	2308      	movs	r3, #8
 8001b8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	4619      	mov	r1, r3
 8001b96:	480d      	ldr	r0, [pc, #52]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001b98:	f002 ff12 	bl	80049c0 <HAL_ADC_ConfigChannel>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001ba2:	f001 f8ad 	bl	8002d00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001ba6:	2310      	movs	r3, #16
 8001ba8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001baa:	2304      	movs	r3, #4
 8001bac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4806      	ldr	r0, [pc, #24]	; (8001bcc <MX_ADC1_Init+0xcc>)
 8001bb4:	f002 ff04 	bl	80049c0 <HAL_ADC_ConfigChannel>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001bbe:	f001 f89f 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000614 	.word	0x20000614
 8001bd0:	40012400 	.word	0x40012400

08001bd4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	; 0x28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 0318 	add.w	r3, r7, #24
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a33      	ldr	r2, [pc, #204]	; (8001cbc <HAL_ADC_MspInit+0xe8>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d15f      	bne.n	8001cb4 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bf4:	4b32      	ldr	r3, [pc, #200]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	4a31      	ldr	r2, [pc, #196]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001bfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bfe:	6193      	str	r3, [r2, #24]
 8001c00:	4b2f      	ldr	r3, [pc, #188]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0c:	4b2c      	ldr	r3, [pc, #176]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	4a2b      	ldr	r2, [pc, #172]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001c12:	f043 0304 	orr.w	r3, r3, #4
 8001c16:	6193      	str	r3, [r2, #24]
 8001c18:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c24:	4b26      	ldr	r3, [pc, #152]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	4a25      	ldr	r2, [pc, #148]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001c2a:	f043 0308 	orr.w	r3, r3, #8
 8001c2e:	6193      	str	r3, [r2, #24]
 8001c30:	4b23      	ldr	r3, [pc, #140]	; (8001cc0 <HAL_ADC_MspInit+0xec>)
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c3c:	23c0      	movs	r3, #192	; 0xc0
 8001c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c40:	2303      	movs	r3, #3
 8001c42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c44:	f107 0318 	add.w	r3, r7, #24
 8001c48:	4619      	mov	r1, r3
 8001c4a:	481e      	ldr	r0, [pc, #120]	; (8001cc4 <HAL_ADC_MspInit+0xf0>)
 8001c4c:	f003 fe1c 	bl	8005888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c50:	2301      	movs	r3, #1
 8001c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c54:	2303      	movs	r3, #3
 8001c56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c58:	f107 0318 	add.w	r3, r7, #24
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	481a      	ldr	r0, [pc, #104]	; (8001cc8 <HAL_ADC_MspInit+0xf4>)
 8001c60:	f003 fe12 	bl	8005888 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c64:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c66:	4a1a      	ldr	r2, [pc, #104]	; (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c68:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c6a:	4b18      	ldr	r3, [pc, #96]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c70:	4b16      	ldr	r3, [pc, #88]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c76:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c78:	2280      	movs	r2, #128	; 0x80
 8001c7a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c7c:	4b13      	ldr	r3, [pc, #76]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c82:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c84:	4b11      	ldr	r3, [pc, #68]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c8a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c8e:	2220      	movs	r2, #32
 8001c90:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c92:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c98:	480c      	ldr	r0, [pc, #48]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c9a:	f003 f9a1 	bl	8004fe0 <HAL_DMA_Init>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001ca4:	f001 f82c 	bl	8002d00 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a08      	ldr	r2, [pc, #32]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001cac:	621a      	str	r2, [r3, #32]
 8001cae:	4a07      	ldr	r2, [pc, #28]	; (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001cb4:	bf00      	nop
 8001cb6:	3728      	adds	r7, #40	; 0x28
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40012400 	.word	0x40012400
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40010800 	.word	0x40010800
 8001cc8:	40010c00 	.word	0x40010c00
 8001ccc:	20000644 	.word	0x20000644
 8001cd0:	40020008 	.word	0x40020008

08001cd4 <ButtonInitKey>:
#include "main.h"
#include "button.h"

//Button init
void ButtonInitKey(button_t * Key, GPIO_TypeDef *GpioPort, uint16_t GpioPin, uint32_t TimerDebounce, uint32_t TimerLongPressed, uint32_t TimerRepeat)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	80fb      	strh	r3, [r7, #6]
	Key->State = IDLE;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	701a      	strb	r2, [r3, #0]
	Key->GpioPort = GpioPort;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	68ba      	ldr	r2, [r7, #8]
 8001cee:	605a      	str	r2, [r3, #4]
	Key->GpioPin = GpioPin;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	88fa      	ldrh	r2, [r7, #6]
 8001cf4:	811a      	strh	r2, [r3, #8]
	Key->TimerDebounce = TimerDebounce;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	683a      	ldr	r2, [r7, #0]
 8001cfa:	611a      	str	r2, [r3, #16]
	Key->TimerLongPressed = TimerLongPressed;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	615a      	str	r2, [r3, #20]
	Key->TimerRepeat = TimerRepeat;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	69fa      	ldr	r2, [r7, #28]
 8001d06:	619a      	str	r2, [r3, #24]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr

08001d12 <ButtonRegisterPressCallback>:
	Key->TimerRepeat = Miliseconds;
}

//Callbacks
void ButtonRegisterPressCallback(button_t *Key, void *Callback)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	6039      	str	r1, [r7, #0]
	Key->ButtonPressed = Callback;
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	61da      	str	r2, [r3, #28]
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bc80      	pop	{r7}
 8001d2a:	4770      	bx	lr

08001d2c <ButtonRegisterRepeatCallback>:
{
	Key->ButtonLongPressed = Callback;
}

void ButtonRegisterRepeatCallback(button_t *Key, void *Callback)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
	Key->ButtonRepeat = Callback;
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr

08001d46 <ButtonIdleRoutine>:
{
	Key->ButtonRelease = Callback;
}
//States routine
void ButtonIdleRoutine(button_t *Key)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b082      	sub	sp, #8
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(Key->GpioPort, Key->GpioPin) == GPIO_PIN_RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685a      	ldr	r2, [r3, #4]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	891b      	ldrh	r3, [r3, #8]
 8001d56:	4619      	mov	r1, r3
 8001d58:	4610      	mov	r0, r2
 8001d5a:	f003 ff29 	bl	8005bb0 <HAL_GPIO_ReadPin>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d107      	bne.n	8001d74 <ButtonIdleRoutine+0x2e>
	{
		Key->LastTick = HAL_GetTick();
 8001d64:	f002 fb5c 	bl	8004420 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	60da      	str	r2, [r3, #12]
		Key->State = DEBOUNCE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2201      	movs	r2, #1
 8001d72:	701a      	strb	r2, [r3, #0]
	}
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <ButtonDebounceRoutine>:

void ButtonDebounceRoutine(button_t *Key)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
	if((HAL_GetTick() - Key->LastTick) >= Key->TimerDebounce)
 8001d84:	f002 fb4c 	bl	8004420 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	1ad2      	subs	r2, r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	691b      	ldr	r3, [r3, #16]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d31d      	bcc.n	8001dd4 <ButtonDebounceRoutine+0x58>
	{
		if(HAL_GPIO_ReadPin(Key->GpioPort, Key->GpioPin) == GPIO_PIN_RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	891b      	ldrh	r3, [r3, #8]
 8001da0:	4619      	mov	r1, r3
 8001da2:	4610      	mov	r0, r2
 8001da4:	f003 ff04 	bl	8005bb0 <HAL_GPIO_ReadPin>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10f      	bne.n	8001dce <ButtonDebounceRoutine+0x52>
		{
			Key->State = PRESSED;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2202      	movs	r2, #2
 8001db2:	701a      	strb	r2, [r3, #0]
			Key->LastTick = HAL_GetTick();
 8001db4:	f002 fb34 	bl	8004420 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	60da      	str	r2, [r3, #12]
			if(Key->ButtonPressed != NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d006      	beq.n	8001dd4 <ButtonDebounceRoutine+0x58>
			{
				Key->ButtonPressed();
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	4798      	blx	r3
		else
		{
			Key->State = IDLE;
		}
	}
}
 8001dcc:	e002      	b.n	8001dd4 <ButtonDebounceRoutine+0x58>
			Key->State = IDLE;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <ButtonPressedRoutine>:

void ButtonPressedRoutine(button_t *Key)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(Key->GpioPort, Key->GpioPin) == GPIO_PIN_SET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	891b      	ldrh	r3, [r3, #8]
 8001dec:	4619      	mov	r1, r3
 8001dee:	4610      	mov	r0, r2
 8001df0:	f003 fede 	bl	8005bb0 <HAL_GPIO_ReadPin>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d103      	bne.n	8001e02 <ButtonPressedRoutine+0x26>
	{
		Key->State = RELEASE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2204      	movs	r2, #4
 8001dfe:	701a      	strb	r2, [r3, #0]
		if(Key->ButtonLongPressed != NULL)
		{
			Key->ButtonLongPressed();
		}
	}
}
 8001e00:	e018      	b.n	8001e34 <ButtonPressedRoutine+0x58>
	else if(HAL_GetTick() - Key->LastTick >= Key->TimerLongPressed)
 8001e02:	f002 fb0d 	bl	8004420 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	1ad2      	subs	r2, r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	695b      	ldr	r3, [r3, #20]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d30e      	bcc.n	8001e34 <ButtonPressedRoutine+0x58>
		Key->State = REPEAT;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2203      	movs	r2, #3
 8001e1a:	701a      	strb	r2, [r3, #0]
		Key->LastTick = HAL_GetTick();
 8001e1c:	f002 fb00 	bl	8004420 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	60da      	str	r2, [r3, #12]
		if(Key->ButtonLongPressed != NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a1b      	ldr	r3, [r3, #32]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d002      	beq.n	8001e34 <ButtonPressedRoutine+0x58>
			Key->ButtonLongPressed();
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	4798      	blx	r3
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <ButtonRepeatRoutine>:

void ButtonRepeatRoutine(button_t *Key)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(Key->GpioPort, Key->GpioPin) == GPIO_PIN_SET)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	891b      	ldrh	r3, [r3, #8]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4610      	mov	r0, r2
 8001e50:	f003 feae 	bl	8005bb0 <HAL_GPIO_ReadPin>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d103      	bne.n	8001e62 <ButtonRepeatRoutine+0x26>
	{
		Key->State = RELEASE;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2204      	movs	r2, #4
 8001e5e:	701a      	strb	r2, [r3, #0]
		if(Key->ButtonRepeat != NULL)
		{
			Key->ButtonRepeat();
		}
	}
}
 8001e60:	e015      	b.n	8001e8e <ButtonRepeatRoutine+0x52>
	else if(HAL_GetTick() - Key->LastTick >= Key->TimerRepeat)
 8001e62:	f002 fadd 	bl	8004420 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	1ad2      	subs	r2, r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d30b      	bcc.n	8001e8e <ButtonRepeatRoutine+0x52>
		Key->LastTick = HAL_GetTick();
 8001e76:	f002 fad3 	bl	8004420 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	60da      	str	r2, [r3, #12]
		if(Key->ButtonRepeat != NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d002      	beq.n	8001e8e <ButtonRepeatRoutine+0x52>
			Key->ButtonRepeat();
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8c:	4798      	blx	r3
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <ButtonReleaseRoutine>:

void ButtonReleaseRoutine(button_t *Key)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b082      	sub	sp, #8
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
	if(Key->ButtonRelease != NULL)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d002      	beq.n	8001eac <ButtonReleaseRoutine+0x16>
	{
		Key->ButtonRelease();
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eaa:	4798      	blx	r3
	}
	Key->State = IDLE;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	701a      	strb	r2, [r3, #0]
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <ButtonTask>:

//State machines
void ButtonTask(button_t *Key)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
	switch(Key->State)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b04      	cmp	r3, #4
 8001eca:	d821      	bhi.n	8001f10 <ButtonTask+0x54>
 8001ecc:	a201      	add	r2, pc, #4	; (adr r2, 8001ed4 <ButtonTask+0x18>)
 8001ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed2:	bf00      	nop
 8001ed4:	08001ee9 	.word	0x08001ee9
 8001ed8:	08001ef1 	.word	0x08001ef1
 8001edc:	08001ef9 	.word	0x08001ef9
 8001ee0:	08001f01 	.word	0x08001f01
 8001ee4:	08001f09 	.word	0x08001f09
	{
	case IDLE:
		ButtonIdleRoutine(Key);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff2c 	bl	8001d46 <ButtonIdleRoutine>
		break;
 8001eee:	e00f      	b.n	8001f10 <ButtonTask+0x54>

	case DEBOUNCE:
		ButtonDebounceRoutine(Key);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff ff43 	bl	8001d7c <ButtonDebounceRoutine>
		break;
 8001ef6:	e00b      	b.n	8001f10 <ButtonTask+0x54>

	case PRESSED:
		ButtonPressedRoutine(Key);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff6f 	bl	8001ddc <ButtonPressedRoutine>
		break;
 8001efe:	e007      	b.n	8001f10 <ButtonTask+0x54>

	case REPEAT:
		ButtonRepeatRoutine(Key);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ff9b 	bl	8001e3c <ButtonRepeatRoutine>
		break;
 8001f06:	e003      	b.n	8001f10 <ButtonTask+0x54>

	case RELEASE:
		ButtonReleaseRoutine(Key);
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f7ff ffc4 	bl	8001e96 <ButtonReleaseRoutine>
		break;
 8001f0e:	bf00      	nop
	}
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_channel1
  */
void MX_DMA_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f1e:	4b22      	ldr	r3, [pc, #136]	; (8001fa8 <MX_DMA_Init+0x90>)
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	4a21      	ldr	r2, [pc, #132]	; (8001fa8 <MX_DMA_Init+0x90>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6153      	str	r3, [r2, #20]
 8001f2a:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <MX_DMA_Init+0x90>)
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f36:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <MX_DMA_Init+0x90>)
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	4a1b      	ldr	r2, [pc, #108]	; (8001fa8 <MX_DMA_Init+0x90>)
 8001f3c:	f043 0302 	orr.w	r3, r3, #2
 8001f40:	6153      	str	r3, [r2, #20]
 8001f42:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <MX_DMA_Init+0x90>)
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_channel1 on DMA2_Channel1 */
  hdma_memtomem_dma2_channel1.Instance = DMA2_Channel1;
 8001f4e:	4b17      	ldr	r3, [pc, #92]	; (8001fac <MX_DMA_Init+0x94>)
 8001f50:	4a17      	ldr	r2, [pc, #92]	; (8001fb0 <MX_DMA_Init+0x98>)
 8001f52:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8001f54:	4b15      	ldr	r3, [pc, #84]	; (8001fac <MX_DMA_Init+0x94>)
 8001f56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f5a:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8001f5c:	4b13      	ldr	r3, [pc, #76]	; (8001fac <MX_DMA_Init+0x94>)
 8001f5e:	2240      	movs	r2, #64	; 0x40
 8001f60:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8001f62:	4b12      	ldr	r3, [pc, #72]	; (8001fac <MX_DMA_Init+0x94>)
 8001f64:	2280      	movs	r2, #128	; 0x80
 8001f66:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f68:	4b10      	ldr	r3, [pc, #64]	; (8001fac <MX_DMA_Init+0x94>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <MX_DMA_Init+0x94>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_channel1.Init.Mode = DMA_NORMAL;
 8001f74:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <MX_DMA_Init+0x94>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_channel1.Init.Priority = DMA_PRIORITY_LOW;
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <MX_DMA_Init+0x94>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	61da      	str	r2, [r3, #28]
  if (HAL_DMA_Init(&hdma_memtomem_dma2_channel1) != HAL_OK)
 8001f80:	480a      	ldr	r0, [pc, #40]	; (8001fac <MX_DMA_Init+0x94>)
 8001f82:	f003 f82d 	bl	8004fe0 <HAL_DMA_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_DMA_Init+0x78>
  {
    Error_Handler();
 8001f8c:	f000 feb8 	bl	8002d00 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	200b      	movs	r0, #11
 8001f96:	f002 ffec 	bl	8004f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f9a:	200b      	movs	r0, #11
 8001f9c:	f003 f805 	bl	8004faa <HAL_NVIC_EnableIRQ>

}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	20000688 	.word	0x20000688
 8001fb0:	40020408 	.word	0x40020408

08001fb4 <ds18b20_read_address>:
#define DS18B20_READ_SCRATCHPAD    0xBE



HAL_StatusTypeDef ds18b20_read_address(uint8_t* rom_code)
{
 8001fb4:	b590      	push	{r4, r7, lr}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t crc;

  if (wire_reset() != HAL_OK)
 8001fbc:	f7ff f85a 	bl	8001074 <wire_reset>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <ds18b20_read_address+0x16>
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e021      	b.n	800200e <ds18b20_read_address+0x5a>

  wire_write(DS18B20_READ_ROM);
 8001fca:	2033      	movs	r0, #51	; 0x33
 8001fcc:	f7ff f8e6 	bl	800119c <wire_write>

  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	e009      	b.n	8001fea <ds18b20_read_address+0x36>
    rom_code[i] = wire_read();
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	18d4      	adds	r4, r2, r3
 8001fdc:	f7ff f89c 	bl	8001118 <wire_read>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2b07      	cmp	r3, #7
 8001fee:	ddf2      	ble.n	8001fd6 <ds18b20_read_address+0x22>

  crc = wire_crc(rom_code, DS18B20_ROM_CODE_SIZE - 1);
 8001ff0:	2107      	movs	r1, #7
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff f919 	bl	800122a <wire_crc>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	72fb      	strb	r3, [r7, #11]
  if (rom_code[DS18B20_ROM_CODE_SIZE - 1] == crc)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3307      	adds	r3, #7
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	7afa      	ldrb	r2, [r7, #11]
 8002004:	429a      	cmp	r2, r3
 8002006:	d101      	bne.n	800200c <ds18b20_read_address+0x58>
    return HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	e000      	b.n	800200e <ds18b20_read_address+0x5a>
  else
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
}
 800200e:	4618      	mov	r0, r3
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	bd90      	pop	{r4, r7, pc}

08002016 <send_cmd>:

static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b084      	sub	sp, #16
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	460b      	mov	r3, r1
 8002020:	70fb      	strb	r3, [r7, #3]
  int i;

  if (wire_reset() != HAL_OK)
 8002022:	f7ff f827 	bl	8001074 <wire_reset>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <send_cmd+0x1a>
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e01e      	b.n	800206e <send_cmd+0x58>

  if (!rom_code) {
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d103      	bne.n	800203e <send_cmd+0x28>
    wire_write(DS18B20_SKIP_ROM);
 8002036:	20cc      	movs	r0, #204	; 0xcc
 8002038:	f7ff f8b0 	bl	800119c <wire_write>
 800203c:	e012      	b.n	8002064 <send_cmd+0x4e>
  } else {
    wire_write(DS18B20_MATCH_ROM);
 800203e:	2055      	movs	r0, #85	; 0x55
 8002040:	f7ff f8ac 	bl	800119c <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8002044:	2300      	movs	r3, #0
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	e009      	b.n	800205e <send_cmd+0x48>
      wire_write(rom_code[i]);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	4413      	add	r3, r2
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff f8a2 	bl	800119c <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	3301      	adds	r3, #1
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2b07      	cmp	r3, #7
 8002062:	ddf2      	ble.n	800204a <send_cmd+0x34>
  }
  wire_write(cmd);
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff f898 	bl	800119c <wire_write>
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <ds18b20_start_measure>:

HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 800207e:	2144      	movs	r1, #68	; 0x44
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f7ff ffc8 	bl	8002016 <send_cmd>
 8002086:	4603      	mov	r3, r0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <ds18b20_read_scratchpad>:

static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8002090:	b590      	push	{r4, r7, lr}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 800209a:	21be      	movs	r1, #190	; 0xbe
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7ff ffba 	bl	8002016 <send_cmd>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e01e      	b.n	80020ea <ds18b20_read_scratchpad+0x5a>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	e009      	b.n	80020c6 <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = wire_read();
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	683a      	ldr	r2, [r7, #0]
 80020b6:	18d4      	adds	r4, r2, r3
 80020b8:	f7ff f82e 	bl	8001118 <wire_read>
 80020bc:	4603      	mov	r3, r0
 80020be:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	3301      	adds	r3, #1
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	ddf2      	ble.n	80020b2 <ds18b20_read_scratchpad+0x22>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 80020cc:	2108      	movs	r1, #8
 80020ce:	6838      	ldr	r0, [r7, #0]
 80020d0:	f7ff f8ab 	bl	800122a <wire_crc>
 80020d4:	4603      	mov	r3, r0
 80020d6:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	3308      	adds	r3, #8
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	7afa      	ldrb	r2, [r7, #11]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d101      	bne.n	80020e8 <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 80020e4:	2300      	movs	r3, #0
 80020e6:	e000      	b.n	80020ea <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd90      	pop	{r4, r7, pc}

080020f2 <ds18b20_get_temp_wo_fp>:

  return temp / 16.0f;
}

uint32_t ds18b20_get_temp_wo_fp(const uint8_t* rom_code)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b086      	sub	sp, #24
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 80020fa:	f107 030c 	add.w	r3, r7, #12
 80020fe:	4619      	mov	r1, r3
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f7ff ffc5 	bl	8002090 <ds18b20_read_scratchpad>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <ds18b20_get_temp_wo_fp+0x20>
    return 8500;
 800210c:	f242 1334 	movw	r3, #8500	; 0x2134
 8002110:	e00b      	b.n	800212a <ds18b20_get_temp_wo_fp+0x38>
 8002112:	89bb      	ldrh	r3, [r7, #12]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 8002114:	817b      	strh	r3, [r7, #10]

  return (temp * 100) / 16;
 8002116:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800211a:	461a      	mov	r2, r3
 800211c:	2364      	movs	r3, #100	; 0x64
 800211e:	fb02 f303 	mul.w	r3, r2, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	da00      	bge.n	8002128 <ds18b20_get_temp_wo_fp+0x36>
 8002126:	330f      	adds	r3, #15
 8002128:	111b      	asrs	r3, r3, #4
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08c      	sub	sp, #48	; 0x30
 8002138:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213a:	f107 0320 	add.w	r3, r7, #32
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	605a      	str	r2, [r3, #4]
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002148:	4b6f      	ldr	r3, [pc, #444]	; (8002308 <MX_GPIO_Init+0x1d4>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a6e      	ldr	r2, [pc, #440]	; (8002308 <MX_GPIO_Init+0x1d4>)
 800214e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002152:	6193      	str	r3, [r2, #24]
 8002154:	4b6c      	ldr	r3, [pc, #432]	; (8002308 <MX_GPIO_Init+0x1d4>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800215c:	61fb      	str	r3, [r7, #28]
 800215e:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002160:	4b69      	ldr	r3, [pc, #420]	; (8002308 <MX_GPIO_Init+0x1d4>)
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	4a68      	ldr	r2, [pc, #416]	; (8002308 <MX_GPIO_Init+0x1d4>)
 8002166:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800216a:	6193      	str	r3, [r2, #24]
 800216c:	4b66      	ldr	r3, [pc, #408]	; (8002308 <MX_GPIO_Init+0x1d4>)
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002174:	61bb      	str	r3, [r7, #24]
 8002176:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002178:	4b63      	ldr	r3, [pc, #396]	; (8002308 <MX_GPIO_Init+0x1d4>)
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	4a62      	ldr	r2, [pc, #392]	; (8002308 <MX_GPIO_Init+0x1d4>)
 800217e:	f043 0310 	orr.w	r3, r3, #16
 8002182:	6193      	str	r3, [r2, #24]
 8002184:	4b60      	ldr	r3, [pc, #384]	; (8002308 <MX_GPIO_Init+0x1d4>)
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	f003 0310 	and.w	r3, r3, #16
 800218c:	617b      	str	r3, [r7, #20]
 800218e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002190:	4b5d      	ldr	r3, [pc, #372]	; (8002308 <MX_GPIO_Init+0x1d4>)
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	4a5c      	ldr	r2, [pc, #368]	; (8002308 <MX_GPIO_Init+0x1d4>)
 8002196:	f043 0304 	orr.w	r3, r3, #4
 800219a:	6193      	str	r3, [r2, #24]
 800219c:	4b5a      	ldr	r3, [pc, #360]	; (8002308 <MX_GPIO_Init+0x1d4>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a8:	4b57      	ldr	r3, [pc, #348]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	4a56      	ldr	r2, [pc, #344]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021ae:	f043 0308 	orr.w	r3, r3, #8
 80021b2:	6193      	str	r3, [r2, #24]
 80021b4:	4b54      	ldr	r3, [pc, #336]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	f003 0308 	and.w	r3, r3, #8
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021c0:	4b51      	ldr	r3, [pc, #324]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	4a50      	ldr	r2, [pc, #320]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ca:	6193      	str	r3, [r2, #24]
 80021cc:	4b4e      	ldr	r3, [pc, #312]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d8:	4b4b      	ldr	r3, [pc, #300]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	4a4a      	ldr	r2, [pc, #296]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021de:	f043 0320 	orr.w	r3, r3, #32
 80021e2:	6193      	str	r3, [r2, #24]
 80021e4:	4b48      	ldr	r3, [pc, #288]	; (8002308 <MX_GPIO_Init+0x1d4>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	f003 0320 	and.w	r3, r3, #32
 80021ec:	607b      	str	r3, [r7, #4]
 80021ee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80021f0:	2200      	movs	r2, #0
 80021f2:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 80021f6:	4845      	ldr	r0, [pc, #276]	; (800230c <MX_GPIO_Init+0x1d8>)
 80021f8:	f003 fcf1 	bl	8005bde <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, COMM_PC_LED_Pin|COMM_CAN_LED_Pin|COMM_CAN_CHECK_LED_Pin|COMM_UART_LED_Pin
 80021fc:	2200      	movs	r2, #0
 80021fe:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8002202:	4843      	ldr	r0, [pc, #268]	; (8002310 <MX_GPIO_Init+0x1dc>)
 8002204:	f003 fceb 	bl	8005bde <HAL_GPIO_WritePin>
                          |COMM_RS485_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|RS485_TXE_Pin, GPIO_PIN_RESET);
 8002208:	2200      	movs	r2, #0
 800220a:	2112      	movs	r1, #18
 800220c:	4841      	ldr	r0, [pc, #260]	; (8002314 <MX_GPIO_Init+0x1e0>)
 800220e:	f003 fce6 	bl	8005bde <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 8002212:	2201      	movs	r2, #1
 8002214:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002218:	483c      	ldr	r0, [pc, #240]	; (800230c <MX_GPIO_Init+0x1d8>)
 800221a:	f003 fce0 	bl	8005bde <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WC_EEPROM_GPIO_Port, WC_EEPROM_Pin, GPIO_PIN_RESET);
 800221e:	2200      	movs	r2, #0
 8002220:	2120      	movs	r1, #32
 8002222:	483d      	ldr	r0, [pc, #244]	; (8002318 <MX_GPIO_Init+0x1e4>)
 8002224:	f003 fcdb 	bl	8005bde <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002228:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800222c:	623b      	str	r3, [r7, #32]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800222e:	2301      	movs	r3, #1
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002236:	2302      	movs	r3, #2
 8002238:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800223a:	f107 0320 	add.w	r3, r7, #32
 800223e:	4619      	mov	r1, r3
 8002240:	4832      	ldr	r0, [pc, #200]	; (800230c <MX_GPIO_Init+0x1d8>)
 8002242:	f003 fb21 	bl	8005888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002246:	2304      	movs	r3, #4
 8002248:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800224a:	2300      	movs	r3, #0
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800224e:	2301      	movs	r3, #1
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002252:	f107 0320 	add.w	r3, r7, #32
 8002256:	4619      	mov	r1, r3
 8002258:	482d      	ldr	r0, [pc, #180]	; (8002310 <MX_GPIO_Init+0x1dc>)
 800225a:	f003 fb15 	bl	8005888 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = COMM_PC_LED_Pin|COMM_CAN_LED_Pin|COMM_CAN_CHECK_LED_Pin|COMM_UART_LED_Pin
 800225e:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8002262:	623b      	str	r3, [r7, #32]
                          |COMM_RS485_LED_Pin|ERROR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002264:	2301      	movs	r3, #1
 8002266:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226c:	2302      	movs	r3, #2
 800226e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002270:	f107 0320 	add.w	r3, r7, #32
 8002274:	4619      	mov	r1, r3
 8002276:	4826      	ldr	r0, [pc, #152]	; (8002310 <MX_GPIO_Init+0x1dc>)
 8002278:	f003 fb06 	bl	8005888 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = CHECK_WIRE_1_Pin|CHECK_WIRE_2_Pin|CHECK_WIRE_3_Pin|CHECK_WIRE_4_Pin
 800227c:	f240 330f 	movw	r3, #783	; 0x30f
 8002280:	623b      	str	r3, [r7, #32]
                          |BUTTON_DOWN_Pin|BUTTON_UP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002282:	2300      	movs	r3, #0
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228a:	f107 0320 	add.w	r3, r7, #32
 800228e:	4619      	mov	r1, r3
 8002290:	4822      	ldr	r0, [pc, #136]	; (800231c <MX_GPIO_Init+0x1e8>)
 8002292:	f003 faf9 	bl	8005888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_OPEN_Pin;
 8002296:	2301      	movs	r3, #1
 8002298:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800229a:	2300      	movs	r3, #0
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SW_OPEN_GPIO_Port, &GPIO_InitStruct);
 80022a2:	f107 0320 	add.w	r3, r7, #32
 80022a6:	4619      	mov	r1, r3
 80022a8:	481a      	ldr	r0, [pc, #104]	; (8002314 <MX_GPIO_Init+0x1e0>)
 80022aa:	f003 faed 	bl	8005888 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|RS485_TXE_Pin;
 80022ae:	2312      	movs	r3, #18
 80022b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b2:	2301      	movs	r3, #1
 80022b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ba:	2302      	movs	r3, #2
 80022bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022be:	f107 0320 	add.w	r3, r7, #32
 80022c2:	4619      	mov	r1, r3
 80022c4:	4813      	ldr	r0, [pc, #76]	; (8002314 <MX_GPIO_Init+0x1e0>)
 80022c6:	f003 fadf 	bl	8005888 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG6 PG7
                           PG8 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80022ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022ce:	623b      	str	r3, [r7, #32]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d0:	2300      	movs	r3, #0
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022d8:	f107 0320 	add.w	r3, r7, #32
 80022dc:	4619      	mov	r1, r3
 80022de:	4810      	ldr	r0, [pc, #64]	; (8002320 <MX_GPIO_Init+0x1ec>)
 80022e0:	f003 fad2 	bl	8005888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WC_EEPROM_Pin;
 80022e4:	2320      	movs	r3, #32
 80022e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e8:	2301      	movs	r3, #1
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f0:	2302      	movs	r3, #2
 80022f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(WC_EEPROM_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 0320 	add.w	r3, r7, #32
 80022f8:	4619      	mov	r1, r3
 80022fa:	4807      	ldr	r0, [pc, #28]	; (8002318 <MX_GPIO_Init+0x1e4>)
 80022fc:	f003 fac4 	bl	8005888 <HAL_GPIO_Init>

}
 8002300:	bf00      	nop
 8002302:	3730      	adds	r7, #48	; 0x30
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40021000 	.word	0x40021000
 800230c:	40011800 	.word	0x40011800
 8002310:	40011c00 	.word	0x40011c00
 8002314:	40010800 	.word	0x40010800
 8002318:	40010c00 	.word	0x40010c00
 800231c:	40011000 	.word	0x40011000
 8002320:	40012000 	.word	0x40012000

08002324 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002328:	4b12      	ldr	r3, [pc, #72]	; (8002374 <MX_I2C1_Init+0x50>)
 800232a:	4a13      	ldr	r2, [pc, #76]	; (8002378 <MX_I2C1_Init+0x54>)
 800232c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800232e:	4b11      	ldr	r3, [pc, #68]	; (8002374 <MX_I2C1_Init+0x50>)
 8002330:	4a12      	ldr	r2, [pc, #72]	; (800237c <MX_I2C1_Init+0x58>)
 8002332:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002334:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <MX_I2C1_Init+0x50>)
 8002336:	2200      	movs	r2, #0
 8002338:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <MX_I2C1_Init+0x50>)
 800233c:	2200      	movs	r2, #0
 800233e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002340:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <MX_I2C1_Init+0x50>)
 8002342:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002346:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002348:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <MX_I2C1_Init+0x50>)
 800234a:	2200      	movs	r2, #0
 800234c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800234e:	4b09      	ldr	r3, [pc, #36]	; (8002374 <MX_I2C1_Init+0x50>)
 8002350:	2200      	movs	r2, #0
 8002352:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002354:	4b07      	ldr	r3, [pc, #28]	; (8002374 <MX_I2C1_Init+0x50>)
 8002356:	2200      	movs	r2, #0
 8002358:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800235a:	4b06      	ldr	r3, [pc, #24]	; (8002374 <MX_I2C1_Init+0x50>)
 800235c:	2200      	movs	r2, #0
 800235e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002360:	4804      	ldr	r0, [pc, #16]	; (8002374 <MX_I2C1_Init+0x50>)
 8002362:	f003 fc6d 	bl	8005c40 <HAL_I2C_Init>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800236c:	f000 fcc8 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	200006cc 	.word	0x200006cc
 8002378:	40005400 	.word	0x40005400
 800237c:	00061a80 	.word	0x00061a80

08002380 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b088      	sub	sp, #32
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002388:	f107 0310 	add.w	r3, r7, #16
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a3b      	ldr	r2, [pc, #236]	; (8002488 <HAL_I2C_MspInit+0x108>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d16f      	bne.n	8002480 <HAL_I2C_MspInit+0x100>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a0:	4b3a      	ldr	r3, [pc, #232]	; (800248c <HAL_I2C_MspInit+0x10c>)
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	4a39      	ldr	r2, [pc, #228]	; (800248c <HAL_I2C_MspInit+0x10c>)
 80023a6:	f043 0308 	orr.w	r3, r3, #8
 80023aa:	6193      	str	r3, [r2, #24]
 80023ac:	4b37      	ldr	r3, [pc, #220]	; (800248c <HAL_I2C_MspInit+0x10c>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b8:	23c0      	movs	r3, #192	; 0xc0
 80023ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023bc:	2312      	movs	r3, #18
 80023be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023c0:	2303      	movs	r3, #3
 80023c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c4:	f107 0310 	add.w	r3, r7, #16
 80023c8:	4619      	mov	r1, r3
 80023ca:	4831      	ldr	r0, [pc, #196]	; (8002490 <HAL_I2C_MspInit+0x110>)
 80023cc:	f003 fa5c 	bl	8005888 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023d0:	4b2e      	ldr	r3, [pc, #184]	; (800248c <HAL_I2C_MspInit+0x10c>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	4a2d      	ldr	r2, [pc, #180]	; (800248c <HAL_I2C_MspInit+0x10c>)
 80023d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023da:	61d3      	str	r3, [r2, #28]
 80023dc:	4b2b      	ldr	r3, [pc, #172]	; (800248c <HAL_I2C_MspInit+0x10c>)
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80023e8:	4b2a      	ldr	r3, [pc, #168]	; (8002494 <HAL_I2C_MspInit+0x114>)
 80023ea:	4a2b      	ldr	r2, [pc, #172]	; (8002498 <HAL_I2C_MspInit+0x118>)
 80023ec:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ee:	4b29      	ldr	r3, [pc, #164]	; (8002494 <HAL_I2C_MspInit+0x114>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f4:	4b27      	ldr	r3, [pc, #156]	; (8002494 <HAL_I2C_MspInit+0x114>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023fa:	4b26      	ldr	r3, [pc, #152]	; (8002494 <HAL_I2C_MspInit+0x114>)
 80023fc:	2280      	movs	r2, #128	; 0x80
 80023fe:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002400:	4b24      	ldr	r3, [pc, #144]	; (8002494 <HAL_I2C_MspInit+0x114>)
 8002402:	2200      	movs	r2, #0
 8002404:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002406:	4b23      	ldr	r3, [pc, #140]	; (8002494 <HAL_I2C_MspInit+0x114>)
 8002408:	2200      	movs	r2, #0
 800240a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800240c:	4b21      	ldr	r3, [pc, #132]	; (8002494 <HAL_I2C_MspInit+0x114>)
 800240e:	2200      	movs	r2, #0
 8002410:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002412:	4b20      	ldr	r3, [pc, #128]	; (8002494 <HAL_I2C_MspInit+0x114>)
 8002414:	2200      	movs	r2, #0
 8002416:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002418:	481e      	ldr	r0, [pc, #120]	; (8002494 <HAL_I2C_MspInit+0x114>)
 800241a:	f002 fde1 	bl	8004fe0 <HAL_DMA_Init>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8002424:	f000 fc6c 	bl	8002d00 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a1a      	ldr	r2, [pc, #104]	; (8002494 <HAL_I2C_MspInit+0x114>)
 800242c:	639a      	str	r2, [r3, #56]	; 0x38
 800242e:	4a19      	ldr	r2, [pc, #100]	; (8002494 <HAL_I2C_MspInit+0x114>)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8002434:	4b19      	ldr	r3, [pc, #100]	; (800249c <HAL_I2C_MspInit+0x11c>)
 8002436:	4a1a      	ldr	r2, [pc, #104]	; (80024a0 <HAL_I2C_MspInit+0x120>)
 8002438:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800243a:	4b18      	ldr	r3, [pc, #96]	; (800249c <HAL_I2C_MspInit+0x11c>)
 800243c:	2210      	movs	r2, #16
 800243e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002440:	4b16      	ldr	r3, [pc, #88]	; (800249c <HAL_I2C_MspInit+0x11c>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002446:	4b15      	ldr	r3, [pc, #84]	; (800249c <HAL_I2C_MspInit+0x11c>)
 8002448:	2280      	movs	r2, #128	; 0x80
 800244a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800244c:	4b13      	ldr	r3, [pc, #76]	; (800249c <HAL_I2C_MspInit+0x11c>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002452:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_I2C_MspInit+0x11c>)
 8002454:	2200      	movs	r2, #0
 8002456:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002458:	4b10      	ldr	r3, [pc, #64]	; (800249c <HAL_I2C_MspInit+0x11c>)
 800245a:	2200      	movs	r2, #0
 800245c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800245e:	4b0f      	ldr	r3, [pc, #60]	; (800249c <HAL_I2C_MspInit+0x11c>)
 8002460:	2200      	movs	r2, #0
 8002462:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002464:	480d      	ldr	r0, [pc, #52]	; (800249c <HAL_I2C_MspInit+0x11c>)
 8002466:	f002 fdbb 	bl	8004fe0 <HAL_DMA_Init>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 8002470:	f000 fc46 	bl	8002d00 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a09      	ldr	r2, [pc, #36]	; (800249c <HAL_I2C_MspInit+0x11c>)
 8002478:	635a      	str	r2, [r3, #52]	; 0x34
 800247a:	4a08      	ldr	r2, [pc, #32]	; (800249c <HAL_I2C_MspInit+0x11c>)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002480:	bf00      	nop
 8002482:	3720      	adds	r7, #32
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40005400 	.word	0x40005400
 800248c:	40021000 	.word	0x40021000
 8002490:	40010c00 	.word	0x40010c00
 8002494:	20000720 	.word	0x20000720
 8002498:	40020080 	.word	0x40020080
 800249c:	20000764 	.word	0x20000764
 80024a0:	4002006c 	.word	0x4002006c

080024a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024aa:	f001 ff61 	bl	8004370 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024ae:	f000 f8cd 	bl	800264c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024b2:	f7ff fe3f 	bl	8002134 <MX_GPIO_Init>
  MX_DMA_Init();
 80024b6:	f7ff fd2f 	bl	8001f18 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80024ba:	f001 fe55 	bl	8004168 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80024be:	f7ff ff31 	bl	8002324 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80024c2:	f00d f9fb 	bl	800f8bc <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 80024c6:	f7ff fb1b 	bl	8001b00 <MX_ADC1_Init>
  MX_TIM3_Init();
 80024ca:	f001 fc3f 	bl	8003d4c <MX_TIM3_Init>
  MX_TIM4_Init();
 80024ce:	f001 fcb3 	bl	8003e38 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80024d2:	f001 fdf5 	bl	80040c0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80024d6:	f001 fe1d 	bl	8004114 <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80024da:	f000 f916 	bl	800270a <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init(&hi2c1, &hdma_memtomem_dma2_channel1);
 80024de:	4948      	ldr	r1, [pc, #288]	; (8002600 <main+0x15c>)
 80024e0:	4848      	ldr	r0, [pc, #288]	; (8002604 <main+0x160>)
 80024e2:	f001 fa57 	bl	8003994 <SSD1306_Init>

  OldTick500ms = HAL_GetTick();
 80024e6:	f001 ff9b 	bl	8004420 <HAL_GetTick>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4a46      	ldr	r2, [pc, #280]	; (8002608 <main+0x164>)
 80024ee:	6013      	str	r3, [r2, #0]
  OldTick100ms = HAL_GetTick();
 80024f0:	f001 ff96 	bl	8004420 <HAL_GetTick>
 80024f4:	4603      	mov	r3, r0
 80024f6:	4a45      	ldr	r2, [pc, #276]	; (800260c <main+0x168>)
 80024f8:	6013      	str	r3, [r2, #0]
  OldTick50ms = HAL_GetTick();
 80024fa:	f001 ff91 	bl	8004420 <HAL_GetTick>
 80024fe:	4603      	mov	r3, r0
 8002500:	4a43      	ldr	r2, [pc, #268]	; (8002610 <main+0x16c>)
 8002502:	6013      	str	r3, [r2, #0]

  if (ds18b20_read_address(ds1) != HAL_OK)
 8002504:	4843      	ldr	r0, [pc, #268]	; (8002614 <main+0x170>)
 8002506:	f7ff fd55 	bl	8001fb4 <ds18b20_read_address>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <main+0x70>
  {
    Error_Handler();
 8002510:	f000 fbf6 	bl	8002d00 <Error_Handler>
  }

  ButtonInitKey(&KeyUp, BUTTON_UP_GPIO_Port, BUTTON_UP_Pin, 20, 1000, 500);
 8002514:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002518:	9301      	str	r3, [sp, #4]
 800251a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	2314      	movs	r3, #20
 8002522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002526:	493c      	ldr	r1, [pc, #240]	; (8002618 <main+0x174>)
 8002528:	483c      	ldr	r0, [pc, #240]	; (800261c <main+0x178>)
 800252a:	f7ff fbd3 	bl	8001cd4 <ButtonInitKey>
  ButtonInitKey(&KeyDown, BUTTON_DOWN_GPIO_Port, BUTTON_DOWN_Pin, 20, 1000, 500);
 800252e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002532:	9301      	str	r3, [sp, #4]
 8002534:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	2314      	movs	r3, #20
 800253c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002540:	4935      	ldr	r1, [pc, #212]	; (8002618 <main+0x174>)
 8002542:	4837      	ldr	r0, [pc, #220]	; (8002620 <main+0x17c>)
 8002544:	f7ff fbc6 	bl	8001cd4 <ButtonInitKey>

  ShowMenu();
 8002548:	f000 f942 	bl	80027d0 <ShowMenu>


  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800254c:	2100      	movs	r1, #0
 800254e:	4835      	ldr	r0, [pc, #212]	; (8002624 <main+0x180>)
 8002550:	f008 fa5e 	bl	800aa10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8002554:	2104      	movs	r1, #4
 8002556:	4833      	ldr	r0, [pc, #204]	; (8002624 <main+0x180>)
 8002558:	f008 fa5a 	bl	800aa10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800255c:	2108      	movs	r1, #8
 800255e:	4831      	ldr	r0, [pc, #196]	; (8002624 <main+0x180>)
 8002560:	f008 fa56 	bl	800aa10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002564:	210c      	movs	r1, #12
 8002566:	482f      	ldr	r0, [pc, #188]	; (8002624 <main+0x180>)
 8002568:	f008 fa52 	bl	800aa10 <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 100);
 800256c:	4b2d      	ldr	r3, [pc, #180]	; (8002624 <main+0x180>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2264      	movs	r2, #100	; 0x64
 8002572:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  m24cxxInit(&M24C02, &hi2c1, EEPROM_ADDRES, M24C02_MEM_SIZE, WC_EEPROM_GPIO_Port, WC_EEPROM_Pin);
 8002574:	2320      	movs	r3, #32
 8002576:	9301      	str	r3, [sp, #4]
 8002578:	4b2b      	ldr	r3, [pc, #172]	; (8002628 <main+0x184>)
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002580:	2250      	movs	r2, #80	; 0x50
 8002582:	4920      	ldr	r1, [pc, #128]	; (8002604 <main+0x160>)
 8002584:	4829      	ldr	r0, [pc, #164]	; (800262c <main+0x188>)
 8002586:	f7ff fa73 	bl	8001a70 <m24cxxInit>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)Measurements.Adc1Value, 4);
 800258a:	2204      	movs	r2, #4
 800258c:	4928      	ldr	r1, [pc, #160]	; (8002630 <main+0x18c>)
 800258e:	4829      	ldr	r0, [pc, #164]	; (8002634 <main+0x190>)
 8002590:	f002 f85e 	bl	8004650 <HAL_ADC_Start_DMA>

  while (1)
  {


	  if(LineCounter)
 8002594:	4b28      	ldr	r3, [pc, #160]	; (8002638 <main+0x194>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00c      	beq.n	80025b6 <main+0x112>
	  {
		  Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 800259c:	4927      	ldr	r1, [pc, #156]	; (800263c <main+0x198>)
 800259e:	4828      	ldr	r0, [pc, #160]	; (8002640 <main+0x19c>)
 80025a0:	f000 fffc 	bl	800359c <Parser_TakeLine>

		  LineCounter--;
 80025a4:	4b24      	ldr	r3, [pc, #144]	; (8002638 <main+0x194>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	3b01      	subs	r3, #1
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	4b22      	ldr	r3, [pc, #136]	; (8002638 <main+0x194>)
 80025ae:	701a      	strb	r2, [r3, #0]

		  Parser_parse(ReceivedData);
 80025b0:	4822      	ldr	r0, [pc, #136]	; (800263c <main+0x198>)
 80025b2:	f001 f81b 	bl	80035ec <Parser_parse>
	  }
	  if(DataToTransmit > 0 )
 80025b6:	4b23      	ldr	r3, [pc, #140]	; (8002644 <main+0x1a0>)
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d010      	beq.n	80025e0 <main+0x13c>
	  {

		  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80025be:	4b22      	ldr	r3, [pc, #136]	; (8002648 <main+0x1a4>)
 80025c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80025c4:	607b      	str	r3, [r7, #4]
		  if (hcdc->TxState == 0)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d107      	bne.n	80025e0 <main+0x13c>
		  {
			  UsbTransmitTask();
 80025d0:	f000 fb6c 	bl	8002cac <UsbTransmitTask>

			  DataToTransmit--;
 80025d4:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <main+0x1a0>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	3b01      	subs	r3, #1
 80025da:	b2da      	uxtb	r2, r3
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <main+0x1a0>)
 80025de:	701a      	strb	r2, [r3, #0]
		  }

	  }

	  IntervalFunc100ms();
 80025e0:	f000 fa64 	bl	8002aac <IntervalFunc100ms>
	  IntervalFunc500ms();
 80025e4:	f000 fa18 	bl	8002a18 <IntervalFunc500ms>
	  IntervalFunc50ms();
 80025e8:	f000 fab4 	bl	8002b54 <IntervalFunc50ms>

	  ButtonTask(&KeyDown);
 80025ec:	480c      	ldr	r0, [pc, #48]	; (8002620 <main+0x17c>)
 80025ee:	f7ff fc65 	bl	8001ebc <ButtonTask>
	  ButtonTask(&KeyUp);
 80025f2:	480a      	ldr	r0, [pc, #40]	; (800261c <main+0x178>)
 80025f4:	f7ff fc62 	bl	8001ebc <ButtonTask>

	  MeasurementConversion();
 80025f8:	f000 f9ce 	bl	8002998 <MeasurementConversion>
	  if(LineCounter)
 80025fc:	e7ca      	b.n	8002594 <main+0xf0>
 80025fe:	bf00      	nop
 8002600:	20000688 	.word	0x20000688
 8002604:	200006cc 	.word	0x200006cc
 8002608:	20001810 	.word	0x20001810
 800260c:	20001814 	.word	0x20001814
 8002610:	20001818 	.word	0x20001818
 8002614:	20001824 	.word	0x20001824
 8002618:	40011000 	.word	0x40011000
 800261c:	200007a8 	.word	0x200007a8
 8002620:	200007d4 	.word	0x200007d4
 8002624:	2000210c 	.word	0x2000210c
 8002628:	40010c00 	.word	0x40010c00
 800262c:	2000182c 	.word	0x2000182c
 8002630:	20001844 	.word	0x20001844
 8002634:	20000614 	.word	0x20000614
 8002638:	20001008 	.word	0x20001008
 800263c:	2000100c 	.word	0x2000100c
 8002640:	20000800 	.word	0x20000800
 8002644:	2000180c 	.word	0x2000180c
 8002648:	20002234 	.word	0x20002234

0800264c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b096      	sub	sp, #88	; 0x58
 8002650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002652:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002656:	2228      	movs	r2, #40	; 0x28
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f00d fe0a 	bl	8010274 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002660:	f107 031c 	add.w	r3, r7, #28
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002670:	1d3b      	adds	r3, r7, #4
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	609a      	str	r2, [r3, #8]
 800267a:	60da      	str	r2, [r3, #12]
 800267c:	611a      	str	r2, [r3, #16]
 800267e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002680:	2301      	movs	r3, #1
 8002682:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002684:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002688:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800268e:	2301      	movs	r3, #1
 8002690:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002692:	2302      	movs	r3, #2
 8002694:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002696:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800269a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800269c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026a6:	4618      	mov	r0, r3
 80026a8:	f007 fc42 	bl	8009f30 <HAL_RCC_OscConfig>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80026b2:	f000 fb25 	bl	8002d00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026b6:	230f      	movs	r3, #15
 80026b8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026ba:	2302      	movs	r3, #2
 80026bc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026be:	2300      	movs	r3, #0
 80026c0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c8:	2300      	movs	r3, #0
 80026ca:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026cc:	f107 031c 	add.w	r3, r7, #28
 80026d0:	2102      	movs	r1, #2
 80026d2:	4618      	mov	r0, r3
 80026d4:	f007 feae 	bl	800a434 <HAL_RCC_ClockConfig>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80026de:	f000 fb0f 	bl	8002d00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80026e2:	2312      	movs	r3, #18
 80026e4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80026e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80026ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026f0:	1d3b      	adds	r3, r7, #4
 80026f2:	4618      	mov	r0, r3
 80026f4:	f008 f82e 	bl	800a754 <HAL_RCCEx_PeriphCLKConfig>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80026fe:	f000 faff 	bl	8002d00 <Error_Handler>
  }
}
 8002702:	bf00      	nop
 8002704:	3758      	adds	r7, #88	; 0x58
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	af00      	add	r7, sp, #0
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800270e:	2200      	movs	r2, #0
 8002710:	2100      	movs	r1, #0
 8002712:	201f      	movs	r0, #31
 8002714:	f002 fc2d 	bl	8004f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002718:	201f      	movs	r0, #31
 800271a:	f002 fc46 	bl	8004faa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800271e:	2200      	movs	r2, #0
 8002720:	2100      	movs	r1, #0
 8002722:	2011      	movs	r0, #17
 8002724:	f002 fc25 	bl	8004f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002728:	2011      	movs	r0, #17
 800272a:	f002 fc3e 	bl	8004faa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800272e:	2200      	movs	r2, #0
 8002730:	2100      	movs	r1, #0
 8002732:	2010      	movs	r0, #16
 8002734:	f002 fc1d 	bl	8004f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002738:	2010      	movs	r0, #16
 800273a:	f002 fc36 	bl	8004faa <HAL_NVIC_EnableIRQ>
  /* USB_LP_CAN1_RX0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	2014      	movs	r0, #20
 8002744:	f002 fc15 	bl	8004f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8002748:	2014      	movs	r0, #20
 800274a:	f002 fc2e 	bl	8004faa <HAL_NVIC_EnableIRQ>
  /* ADC1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800274e:	2200      	movs	r2, #0
 8002750:	2100      	movs	r1, #0
 8002752:	2012      	movs	r0, #18
 8002754:	f002 fc0d 	bl	8004f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002758:	2012      	movs	r0, #18
 800275a:	f002 fc26 	bl	8004faa <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800275e:	2200      	movs	r2, #0
 8002760:	2100      	movs	r1, #0
 8002762:	2038      	movs	r0, #56	; 0x38
 8002764:	f002 fc05 	bl	8004f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002768:	2038      	movs	r0, #56	; 0x38
 800276a:	f002 fc1e 	bl	8004faa <HAL_NVIC_EnableIRQ>
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
	if(hadc ->Instance == ADC1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a08      	ldr	r2, [pc, #32]	; (80027a4 <HAL_ADC_ConvCpltCallback+0x30>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d109      	bne.n	800279a <HAL_ADC_ConvCpltCallback+0x26>
	{
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)Measurements.Adc1Value, 4);
 8002786:	2204      	movs	r2, #4
 8002788:	4907      	ldr	r1, [pc, #28]	; (80027a8 <HAL_ADC_ConvCpltCallback+0x34>)
 800278a:	4808      	ldr	r0, [pc, #32]	; (80027ac <HAL_ADC_ConvCpltCallback+0x38>)
 800278c:	f001 ff60 	bl	8004650 <HAL_ADC_Start_DMA>
		ITCount++;
 8002790:	4b07      	ldr	r3, [pc, #28]	; (80027b0 <HAL_ADC_ConvCpltCallback+0x3c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	3301      	adds	r3, #1
 8002796:	4a06      	ldr	r2, [pc, #24]	; (80027b0 <HAL_ADC_ConvCpltCallback+0x3c>)
 8002798:	6013      	str	r3, [r2, #0]
	}
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40012400 	.word	0x40012400
 80027a8:	20001844 	.word	0x20001844
 80027ac:	20000614 	.word	0x20000614
 80027b0:	20001840 	.word	0x20001840

080027b4 <all>:

void all(uint8_t x)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(x);
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f001 fe37 	bl	8004434 <HAL_Delay>
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <ShowMenu>:



void ShowMenu(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
	ButtonRegisterPressCallback(&KeyDown, MenuNext);
 80027d4:	4909      	ldr	r1, [pc, #36]	; (80027fc <ShowMenu+0x2c>)
 80027d6:	480a      	ldr	r0, [pc, #40]	; (8002800 <ShowMenu+0x30>)
 80027d8:	f7ff fa9b 	bl	8001d12 <ButtonRegisterPressCallback>
	ButtonRegisterRepeatCallback(&KeyDown, MenuPrev);
 80027dc:	4909      	ldr	r1, [pc, #36]	; (8002804 <ShowMenu+0x34>)
 80027de:	4808      	ldr	r0, [pc, #32]	; (8002800 <ShowMenu+0x30>)
 80027e0:	f7ff faa4 	bl	8001d2c <ButtonRegisterRepeatCallback>
	ButtonRegisterPressCallback(&KeyUp, MenuEnter);
 80027e4:	4908      	ldr	r1, [pc, #32]	; (8002808 <ShowMenu+0x38>)
 80027e6:	4809      	ldr	r0, [pc, #36]	; (800280c <ShowMenu+0x3c>)
 80027e8:	f7ff fa93 	bl	8001d12 <ButtonRegisterPressCallback>
	ActualVisibleFunc = ScrollString;
 80027ec:	4b08      	ldr	r3, [pc, #32]	; (8002810 <ShowMenu+0x40>)
 80027ee:	4a09      	ldr	r2, [pc, #36]	; (8002814 <ShowMenu+0x44>)
 80027f0:	601a      	str	r2, [r3, #0]
	MenuRefresh();
 80027f2:	f000 fc7f 	bl	80030f4 <MenuRefresh>
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	08002e79 	.word	0x08002e79
 8002800:	200007d4 	.word	0x200007d4
 8002804:	08002efd 	.word	0x08002efd
 8002808:	08002f75 	.word	0x08002f75
 800280c:	200007a8 	.word	0x200007a8
 8002810:	2000185c 	.word	0x2000185c
 8002814:	08003289 	.word	0x08003289

08002818 <HideMenu>:

void HideMenu(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
	ButtonRegisterPressCallback(&KeyDown, NULL);
 800281c:	2100      	movs	r1, #0
 800281e:	4808      	ldr	r0, [pc, #32]	; (8002840 <HideMenu+0x28>)
 8002820:	f7ff fa77 	bl	8001d12 <ButtonRegisterPressCallback>
	ButtonRegisterRepeatCallback(&KeyDown, NULL);
 8002824:	2100      	movs	r1, #0
 8002826:	4806      	ldr	r0, [pc, #24]	; (8002840 <HideMenu+0x28>)
 8002828:	f7ff fa80 	bl	8001d2c <ButtonRegisterRepeatCallback>
	ButtonRegisterPressCallback(&KeyUp, NULL);
 800282c:	2100      	movs	r1, #0
 800282e:	4805      	ldr	r0, [pc, #20]	; (8002844 <HideMenu+0x2c>)
 8002830:	f7ff fa6f 	bl	8001d12 <ButtonRegisterPressCallback>
	ActualVisibleFunc = NULL;
 8002834:	4b04      	ldr	r3, [pc, #16]	; (8002848 <HideMenu+0x30>)
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	200007d4 	.word	0x200007d4
 8002844:	200007a8 	.word	0x200007a8
 8002848:	2000185c 	.word	0x2000185c

0800284c <ShowMeasurements>:

void ShowMeasurements(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af02      	add	r7, sp, #8
	HideMenu();
 8002852:	f7ff ffe1 	bl	8002818 <HideMenu>
	ActualVisibleFunc = ShowMeasurements;
 8002856:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <ShowMeasurements+0x98>)
 8002858:	4a23      	ldr	r2, [pc, #140]	; (80028e8 <ShowMeasurements+0x9c>)
 800285a:	601a      	str	r2, [r3, #0]
	ButtonRegisterPressCallback(&KeyDown, ShowMenu);
 800285c:	4923      	ldr	r1, [pc, #140]	; (80028ec <ShowMeasurements+0xa0>)
 800285e:	4824      	ldr	r0, [pc, #144]	; (80028f0 <ShowMeasurements+0xa4>)
 8002860:	f7ff fa57 	bl	8001d12 <ButtonRegisterPressCallback>
	SSD1306_Clear(BLACK);
 8002864:	2000      	movs	r0, #0
 8002866:	f001 f83b 	bl	80038e0 <SSD1306_Clear>
	char buff[16];
	sprintf(buff, "5V:   %.2fV", Measurements.Voltage5);
 800286a:	4b22      	ldr	r3, [pc, #136]	; (80028f4 <ShowMeasurements+0xa8>)
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	4618      	mov	r0, r3
 8002870:	f7fd fe46 	bl	8000500 <__aeabi_f2d>
 8002874:	4602      	mov	r2, r0
 8002876:	460b      	mov	r3, r1
 8002878:	4638      	mov	r0, r7
 800287a:	491f      	ldr	r1, [pc, #124]	; (80028f8 <ShowMeasurements+0xac>)
 800287c:	f00e f962 	bl	8010b44 <siprintf>
	GFX_DrawString(0, 0, buff, WHITE, 1);
 8002880:	463a      	mov	r2, r7
 8002882:	2301      	movs	r3, #1
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	2301      	movs	r3, #1
 8002888:	2100      	movs	r1, #0
 800288a:	2000      	movs	r0, #0
 800288c:	f7fe fdc8 	bl	8001420 <GFX_DrawString>
	sprintf(buff, "12V:  %.2fV", Measurements.Voltage12);
 8002890:	4b18      	ldr	r3, [pc, #96]	; (80028f4 <ShowMeasurements+0xa8>)
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	4618      	mov	r0, r3
 8002896:	f7fd fe33 	bl	8000500 <__aeabi_f2d>
 800289a:	4602      	mov	r2, r0
 800289c:	460b      	mov	r3, r1
 800289e:	4638      	mov	r0, r7
 80028a0:	4916      	ldr	r1, [pc, #88]	; (80028fc <ShowMeasurements+0xb0>)
 80028a2:	f00e f94f 	bl	8010b44 <siprintf>
	GFX_DrawString(0, 16, buff, WHITE, 1);
 80028a6:	463a      	mov	r2, r7
 80028a8:	2301      	movs	r3, #1
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	2301      	movs	r3, #1
 80028ae:	2110      	movs	r1, #16
 80028b0:	2000      	movs	r0, #0
 80028b2:	f7fe fdb5 	bl	8001420 <GFX_DrawString>
	sprintf(buff, "Curr: %.2fA", Measurements.Current);
 80028b6:	4b0f      	ldr	r3, [pc, #60]	; (80028f4 <ShowMeasurements+0xa8>)
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fe20 	bl	8000500 <__aeabi_f2d>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4638      	mov	r0, r7
 80028c6:	490e      	ldr	r1, [pc, #56]	; (8002900 <ShowMeasurements+0xb4>)
 80028c8:	f00e f93c 	bl	8010b44 <siprintf>
	GFX_DrawString(0, 32, buff, WHITE, 1);
 80028cc:	463a      	mov	r2, r7
 80028ce:	2301      	movs	r3, #1
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	2301      	movs	r3, #1
 80028d4:	2120      	movs	r1, #32
 80028d6:	2000      	movs	r0, #0
 80028d8:	f7fe fda2 	bl	8001420 <GFX_DrawString>
}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	2000185c 	.word	0x2000185c
 80028e8:	0800284d 	.word	0x0800284d
 80028ec:	080027d1 	.word	0x080027d1
 80028f0:	200007d4 	.word	0x200007d4
 80028f4:	20001844 	.word	0x20001844
 80028f8:	08013218 	.word	0x08013218
 80028fc:	08013224 	.word	0x08013224
 8002900:	08013230 	.word	0x08013230

08002904 <ShowTemperature>:

void ShowTemperature(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af02      	add	r7, sp, #8
	HideMenu();
 800290a:	f7ff ff85 	bl	8002818 <HideMenu>
	ActualVisibleFunc = ShowTemperature;
 800290e:	4b1a      	ldr	r3, [pc, #104]	; (8002978 <ShowTemperature+0x74>)
 8002910:	4a1a      	ldr	r2, [pc, #104]	; (800297c <ShowTemperature+0x78>)
 8002912:	601a      	str	r2, [r3, #0]
	ButtonRegisterPressCallback(&KeyDown, ShowMenu);
 8002914:	491a      	ldr	r1, [pc, #104]	; (8002980 <ShowTemperature+0x7c>)
 8002916:	481b      	ldr	r0, [pc, #108]	; (8002984 <ShowTemperature+0x80>)
 8002918:	f7ff f9fb 	bl	8001d12 <ButtonRegisterPressCallback>
	SSD1306_Clear(BLACK);
 800291c:	2000      	movs	r0, #0
 800291e:	f000 ffdf 	bl	80038e0 <SSD1306_Clear>
	char buff[16];
	sprintf(buff, "MCU: %.2fC", Measurements.InternalTemperature);
 8002922:	4b19      	ldr	r3, [pc, #100]	; (8002988 <ShowTemperature+0x84>)
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	4618      	mov	r0, r3
 8002928:	f7fd fdea 	bl	8000500 <__aeabi_f2d>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	4638      	mov	r0, r7
 8002932:	4916      	ldr	r1, [pc, #88]	; (800298c <ShowTemperature+0x88>)
 8002934:	f00e f906 	bl	8010b44 <siprintf>
	GFX_DrawString(0, 0, buff, WHITE, 1);
 8002938:	463a      	mov	r2, r7
 800293a:	2301      	movs	r3, #1
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	2301      	movs	r3, #1
 8002940:	2100      	movs	r1, #0
 8002942:	2000      	movs	r0, #0
 8002944:	f7fe fd6c 	bl	8001420 <GFX_DrawString>
	sprintf(buff, "Amb: %.2fC", Temperature);
 8002948:	4b11      	ldr	r3, [pc, #68]	; (8002990 <ShowTemperature+0x8c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f7fd fdd7 	bl	8000500 <__aeabi_f2d>
 8002952:	4602      	mov	r2, r0
 8002954:	460b      	mov	r3, r1
 8002956:	4638      	mov	r0, r7
 8002958:	490e      	ldr	r1, [pc, #56]	; (8002994 <ShowTemperature+0x90>)
 800295a:	f00e f8f3 	bl	8010b44 <siprintf>
	GFX_DrawString(0, 16, buff, WHITE, 1);
 800295e:	463a      	mov	r2, r7
 8002960:	2301      	movs	r3, #1
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2301      	movs	r3, #1
 8002966:	2110      	movs	r1, #16
 8002968:	2000      	movs	r0, #0
 800296a:	f7fe fd59 	bl	8001420 <GFX_DrawString>
}
 800296e:	bf00      	nop
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	2000185c 	.word	0x2000185c
 800297c:	08002905 	.word	0x08002905
 8002980:	080027d1 	.word	0x080027d1
 8002984:	200007d4 	.word	0x200007d4
 8002988:	20001844 	.word	0x20001844
 800298c:	0801323c 	.word	0x0801323c
 8002990:	20001820 	.word	0x20001820
 8002994:	08013248 	.word	0x08013248

08002998 <MeasurementConversion>:



void MeasurementConversion(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
	Measurements.Voltage5 = Measurements.Voltage5Raw /1241.0F*2;
 800299c:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <MeasurementConversion+0x6c>)
 800299e:	885b      	ldrh	r3, [r3, #2]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe f996 	bl	8000cd4 <__aeabi_i2f>
 80029a8:	4603      	mov	r3, r0
 80029aa:	4917      	ldr	r1, [pc, #92]	; (8002a08 <MeasurementConversion+0x70>)
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fe fa99 	bl	8000ee4 <__aeabi_fdiv>
 80029b2:	4603      	mov	r3, r0
 80029b4:	4619      	mov	r1, r3
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe f8d8 	bl	8000b6c <__addsf3>
 80029bc:	4603      	mov	r3, r0
 80029be:	461a      	mov	r2, r3
 80029c0:	4b10      	ldr	r3, [pc, #64]	; (8002a04 <MeasurementConversion+0x6c>)
 80029c2:	60da      	str	r2, [r3, #12]
	Measurements.InternalTemperature = ((Measurements.InternalTemperatureRaw /1241.0F) - V25) / AVG_SLOPE + 25;
 80029c4:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <MeasurementConversion+0x6c>)
 80029c6:	88db      	ldrh	r3, [r3, #6]
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fe f982 	bl	8000cd4 <__aeabi_i2f>
 80029d0:	4603      	mov	r3, r0
 80029d2:	490d      	ldr	r1, [pc, #52]	; (8002a08 <MeasurementConversion+0x70>)
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fe fa85 	bl	8000ee4 <__aeabi_fdiv>
 80029da:	4603      	mov	r3, r0
 80029dc:	490b      	ldr	r1, [pc, #44]	; (8002a0c <MeasurementConversion+0x74>)
 80029de:	4618      	mov	r0, r3
 80029e0:	f7fe f8c2 	bl	8000b68 <__aeabi_fsub>
 80029e4:	4603      	mov	r3, r0
 80029e6:	490a      	ldr	r1, [pc, #40]	; (8002a10 <MeasurementConversion+0x78>)
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7fe fa7b 	bl	8000ee4 <__aeabi_fdiv>
 80029ee:	4603      	mov	r3, r0
 80029f0:	4908      	ldr	r1, [pc, #32]	; (8002a14 <MeasurementConversion+0x7c>)
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7fe f8ba 	bl	8000b6c <__addsf3>
 80029f8:	4603      	mov	r3, r0
 80029fa:	461a      	mov	r2, r3
 80029fc:	4b01      	ldr	r3, [pc, #4]	; (8002a04 <MeasurementConversion+0x6c>)
 80029fe:	615a      	str	r2, [r3, #20]
}
 8002a00:	bf00      	nop
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20001844 	.word	0x20001844
 8002a08:	449b2000 	.word	0x449b2000
 8002a0c:	3fb70a3d 	.word	0x3fb70a3d
 8002a10:	4089999a 	.word	0x4089999a
 8002a14:	41c80000 	.word	0x41c80000

08002a18 <IntervalFunc500ms>:



void IntervalFunc500ms(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
	  if(HAL_GetTick() - OldTick500ms >500)
 8002a1c:	f001 fd00 	bl	8004420 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	4b1c      	ldr	r3, [pc, #112]	; (8002a94 <IntervalFunc500ms+0x7c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a2c:	d92f      	bls.n	8002a8e <IntervalFunc500ms+0x76>
	  {
		  OldTick500ms = HAL_GetTick();
 8002a2e:	f001 fcf7 	bl	8004420 <HAL_GetTick>
 8002a32:	4603      	mov	r3, r0
 8002a34:	4a17      	ldr	r2, [pc, #92]	; (8002a94 <IntervalFunc500ms+0x7c>)
 8002a36:	6013      	str	r3, [r2, #0]
//		  {
//			  m24cxxFullRead(&M24C02, EpromBufer);
//		  }


		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8002a38:	2102      	movs	r1, #2
 8002a3a:	4817      	ldr	r0, [pc, #92]	; (8002a98 <IntervalFunc500ms+0x80>)
 8002a3c:	f003 f8e7 	bl	8005c0e <HAL_GPIO_TogglePin>

		  static uint8_t TempMeasureFlag = 0;
		  if(!TempMeasureFlag)
 8002a40:	4b16      	ldr	r3, [pc, #88]	; (8002a9c <IntervalFunc500ms+0x84>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d106      	bne.n	8002a56 <IntervalFunc500ms+0x3e>
		  {
			  ds18b20_start_measure(NULL);
 8002a48:	2000      	movs	r0, #0
 8002a4a:	f7ff fb14 	bl	8002076 <ds18b20_start_measure>
			  TempMeasureFlag = 1;
 8002a4e:	4b13      	ldr	r3, [pc, #76]	; (8002a9c <IntervalFunc500ms+0x84>)
 8002a50:	2201      	movs	r2, #1
 8002a52:	701a      	strb	r2, [r3, #0]
			  Temperature = Temp;
			  Temperature = Temperature/100;
			  TempMeasureFlag = 0;
		  }
	  }
}
 8002a54:	e01b      	b.n	8002a8e <IntervalFunc500ms+0x76>
			  Temp = ds18b20_get_temp_wo_fp(NULL);
 8002a56:	2000      	movs	r0, #0
 8002a58:	f7ff fb4b 	bl	80020f2 <ds18b20_get_temp_wo_fp>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	461a      	mov	r2, r3
 8002a60:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <IntervalFunc500ms+0x88>)
 8002a62:	601a      	str	r2, [r3, #0]
			  Temperature = Temp;
 8002a64:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <IntervalFunc500ms+0x88>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fe f933 	bl	8000cd4 <__aeabi_i2f>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <IntervalFunc500ms+0x8c>)
 8002a72:	6013      	str	r3, [r2, #0]
			  Temperature = Temperature/100;
 8002a74:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <IntervalFunc500ms+0x8c>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	490b      	ldr	r1, [pc, #44]	; (8002aa8 <IntervalFunc500ms+0x90>)
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fe fa32 	bl	8000ee4 <__aeabi_fdiv>
 8002a80:	4603      	mov	r3, r0
 8002a82:	461a      	mov	r2, r3
 8002a84:	4b07      	ldr	r3, [pc, #28]	; (8002aa4 <IntervalFunc500ms+0x8c>)
 8002a86:	601a      	str	r2, [r3, #0]
			  TempMeasureFlag = 0;
 8002a88:	4b04      	ldr	r3, [pc, #16]	; (8002a9c <IntervalFunc500ms+0x84>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20001810 	.word	0x20001810
 8002a98:	40010800 	.word	0x40010800
 8002a9c:	20001860 	.word	0x20001860
 8002aa0:	2000181c 	.word	0x2000181c
 8002aa4:	20001820 	.word	0x20001820
 8002aa8:	42c80000 	.word	0x42c80000

08002aac <IntervalFunc100ms>:

void IntervalFunc100ms(void)
{
 8002aac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ab0:	b0c9      	sub	sp, #292	; 0x124
 8002ab2:	af06      	add	r7, sp, #24
	if(HAL_GetTick() - OldTick100ms >100)
 8002ab4:	f001 fcb4 	bl	8004420 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	4b20      	ldr	r3, [pc, #128]	; (8002b3c <IntervalFunc100ms+0x90>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b64      	cmp	r3, #100	; 0x64
 8002ac2:	d934      	bls.n	8002b2e <IntervalFunc100ms+0x82>
		char MsgToSend[255];
		/*
		 * Message to send id. 0.
		 * 0/Input 16bit/Output 16bit/PWM1/PWM2/PWM3/PWM4/Temperature/12V/5V/Current
		 */
		sprintf(MsgToSend, "0/%u/%u/%u/%u/%u/%u/%.2f",   (uint16_t*)GPIOG->IDR,
 8002ac4:	4b1e      	ldr	r3, [pc, #120]	; (8002b40 <IntervalFunc100ms+0x94>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	4698      	mov	r8, r3
									(uint16_t*)GPIOE->ODR,
 8002aca:	4b1e      	ldr	r3, [pc, #120]	; (8002b44 <IntervalFunc100ms+0x98>)
 8002acc:	68db      	ldr	r3, [r3, #12]
		sprintf(MsgToSend, "0/%u/%u/%u/%u/%u/%u/%.2f",   (uint16_t*)GPIOG->IDR,
 8002ace:	4699      	mov	r9, r3
									(uint16_t*)__HAL_TIM_GetCompare(&htim4, TIM_CHANNEL_1),
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	; (8002b48 <IntervalFunc100ms+0x9c>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
		sprintf(MsgToSend, "0/%u/%u/%u/%u/%u/%u/%.2f",   (uint16_t*)GPIOG->IDR,
 8002ad6:	461c      	mov	r4, r3
									(uint16_t*)__HAL_TIM_GetCompare(&htim4, TIM_CHANNEL_2),
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	; (8002b48 <IntervalFunc100ms+0x9c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		sprintf(MsgToSend, "0/%u/%u/%u/%u/%u/%u/%.2f",   (uint16_t*)GPIOG->IDR,
 8002ade:	461d      	mov	r5, r3
									(uint16_t*)__HAL_TIM_GetCompare(&htim4, TIM_CHANNEL_3),
 8002ae0:	4b19      	ldr	r3, [pc, #100]	; (8002b48 <IntervalFunc100ms+0x9c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		sprintf(MsgToSend, "0/%u/%u/%u/%u/%u/%u/%.2f",   (uint16_t*)GPIOG->IDR,
 8002ae6:	461e      	mov	r6, r3
									(uint16_t*)__HAL_TIM_GetCompare(&htim4, TIM_CHANNEL_4),
 8002ae8:	4b17      	ldr	r3, [pc, #92]	; (8002b48 <IntervalFunc100ms+0x9c>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
		sprintf(MsgToSend, "0/%u/%u/%u/%u/%u/%u/%.2f",   (uint16_t*)GPIOG->IDR,
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	4b16      	ldr	r3, [pc, #88]	; (8002b4c <IntervalFunc100ms+0xa0>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fd fd03 	bl	8000500 <__aeabi_f2d>
 8002afa:	4602      	mov	r2, r0
 8002afc:	460b      	mov	r3, r1
 8002afe:	f107 0008 	add.w	r0, r7, #8
 8002b02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	9303      	str	r3, [sp, #12]
 8002b0a:	9602      	str	r6, [sp, #8]
 8002b0c:	9501      	str	r5, [sp, #4]
 8002b0e:	9400      	str	r4, [sp, #0]
 8002b10:	464b      	mov	r3, r9
 8002b12:	4642      	mov	r2, r8
 8002b14:	490e      	ldr	r1, [pc, #56]	; (8002b50 <IntervalFunc100ms+0xa4>)
 8002b16:	f00e f815 	bl	8010b44 <siprintf>
									Temperature);
		UsbBuffWrite(MsgToSend);
 8002b1a:	f107 0308 	add.w	r3, r7, #8
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 f880 	bl	8002c24 <UsbBuffWrite>
		OldTick100ms = HAL_GetTick();
 8002b24:	f001 fc7c 	bl	8004420 <HAL_GetTick>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	4a04      	ldr	r2, [pc, #16]	; (8002b3c <IntervalFunc100ms+0x90>)
 8002b2c:	6013      	str	r3, [r2, #0]
	}

}
 8002b2e:	bf00      	nop
 8002b30:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 8002b34:	46bd      	mov	sp, r7
 8002b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b3a:	bf00      	nop
 8002b3c:	20001814 	.word	0x20001814
 8002b40:	40012000 	.word	0x40012000
 8002b44:	40011800 	.word	0x40011800
 8002b48:	2000210c 	.word	0x2000210c
 8002b4c:	20001820 	.word	0x20001820
 8002b50:	08013254 	.word	0x08013254

08002b54 <IntervalFunc50ms>:

void IntervalFunc50ms(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - OldTick50ms >50)
 8002b58:	f001 fc62 	bl	8004420 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	4b0a      	ldr	r3, [pc, #40]	; (8002b88 <IntervalFunc50ms+0x34>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b32      	cmp	r3, #50	; 0x32
 8002b66:	d90d      	bls.n	8002b84 <IntervalFunc50ms+0x30>
	{
		if(ActualVisibleFunc != NULL)
 8002b68:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <IntervalFunc50ms+0x38>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d002      	beq.n	8002b76 <IntervalFunc50ms+0x22>
		{
			ActualVisibleFunc();
 8002b70:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <IntervalFunc50ms+0x38>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4798      	blx	r3
		}

		SSD1306_Display();
 8002b76:	f000 fed1 	bl	800391c <SSD1306_Display>

		OldTick50ms = HAL_GetTick();
 8002b7a:	f001 fc51 	bl	8004420 <HAL_GetTick>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	4a01      	ldr	r2, [pc, #4]	; (8002b88 <IntervalFunc50ms+0x34>)
 8002b82:	6013      	str	r3, [r2, #0]
	}

}
 8002b84:	bf00      	nop
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	20001818 	.word	0x20001818
 8002b8c:	2000185c 	.word	0x2000185c

08002b90 <HAL_I2C_MemTxCpltCallback>:



void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
	m24cxxWcSetIt(&M24C02, hi2c);
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	4803      	ldr	r0, [pc, #12]	; (8002ba8 <HAL_I2C_MemTxCpltCallback+0x18>)
 8002b9c:	f7fe ff90 	bl	8001ac0 <m24cxxWcSetIt>
}
 8002ba0:	bf00      	nop
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	2000182c 	.word	0x2000182c

08002bac <CDC_ReveiveCallback>:

void CDC_ReveiveCallback(uint8_t *Buffer, uint8_t Length)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	70fb      	strb	r3, [r7, #3]
	if(Length > 0)
 8002bb8:	78fb      	ldrb	r3, [r7, #3]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d027      	beq.n	8002c0e <CDC_ReveiveCallback+0x62>
	{
		uint8_t i = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	73fb      	strb	r3, [r7, #15]
		while(i < Length)
 8002bc2:	e020      	b.n	8002c06 <CDC_ReveiveCallback+0x5a>
		{
		if (RB_OK == Ring_Buffer_Write(&ReceiveBuffer, Buffer[i]))
 8002bc4:	7bfb      	ldrb	r3, [r7, #15]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4812      	ldr	r0, [pc, #72]	; (8002c18 <CDC_ReveiveCallback+0x6c>)
 8002bd0:	f000 fd86 	bl	80036e0 <Ring_Buffer_Write>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10c      	bne.n	8002bf4 <CDC_ReveiveCallback+0x48>
		{
			if(Buffer[i] == ENDLINE)
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	4413      	add	r3, r2
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b5e      	cmp	r3, #94	; 0x5e
 8002be4:	d10c      	bne.n	8002c00 <CDC_ReveiveCallback+0x54>
			{
				LineCounter++;
 8002be6:	4b0d      	ldr	r3, [pc, #52]	; (8002c1c <CDC_ReveiveCallback+0x70>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	3301      	adds	r3, #1
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <CDC_ReveiveCallback+0x70>)
 8002bf0:	701a      	strb	r2, [r3, #0]
 8002bf2:	e005      	b.n	8002c00 <CDC_ReveiveCallback+0x54>
			}
		}
		else
		{
			Ring_Buffer_Flush(&ReceiveBuffer);
 8002bf4:	4808      	ldr	r0, [pc, #32]	; (8002c18 <CDC_ReveiveCallback+0x6c>)
 8002bf6:	f000 fd9b 	bl	8003730 <Ring_Buffer_Flush>
			UsbBuffWrite("ERROR");
 8002bfa:	4809      	ldr	r0, [pc, #36]	; (8002c20 <CDC_ReveiveCallback+0x74>)
 8002bfc:	f000 f812 	bl	8002c24 <UsbBuffWrite>
		}
		i++;
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
 8002c02:	3301      	adds	r3, #1
 8002c04:	73fb      	strb	r3, [r7, #15]
		while(i < Length)
 8002c06:	7bfa      	ldrb	r2, [r7, #15]
 8002c08:	78fb      	ldrb	r3, [r7, #3]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d3da      	bcc.n	8002bc4 <CDC_ReveiveCallback+0x18>
		}
	}
}
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000800 	.word	0x20000800
 8002c1c:	20001008 	.word	0x20001008
 8002c20:	08013270 	.word	0x08013270

08002c24 <UsbBuffWrite>:

void UsbBuffWrite(char * Message)
{
 8002c24:	b590      	push	{r4, r7, lr}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]

	DataToTransmit++;
 8002c2c:	4b1d      	ldr	r3, [pc, #116]	; (8002ca4 <UsbBuffWrite+0x80>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	3301      	adds	r3, #1
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	4b1b      	ldr	r3, [pc, #108]	; (8002ca4 <UsbBuffWrite+0x80>)
 8002c36:	701a      	strb	r2, [r3, #0]
	for(uint8_t y = 0 ; y < strlen(Message) ; y++)
 8002c38:	2300      	movs	r3, #0
 8002c3a:	73fb      	strb	r3, [r7, #15]
 8002c3c:	e016      	b.n	8002c6c <UsbBuffWrite+0x48>
	{
		if(RB_OK == Ring_Buffer_Write(&TransmitBuffer, Message[y]))
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	4413      	add	r3, r2
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	4619      	mov	r1, r3
 8002c48:	4817      	ldr	r0, [pc, #92]	; (8002ca8 <UsbBuffWrite+0x84>)
 8002c4a:	f000 fd49 	bl	80036e0 <Ring_Buffer_Write>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d008      	beq.n	8002c66 <UsbBuffWrite+0x42>
		{

		}
		else
		{
			Ring_Buffer_Flush(&TransmitBuffer);
 8002c54:	4814      	ldr	r0, [pc, #80]	; (8002ca8 <UsbBuffWrite+0x84>)
 8002c56:	f000 fd6b 	bl	8003730 <Ring_Buffer_Flush>
			DataToTransmit--;
 8002c5a:	4b12      	ldr	r3, [pc, #72]	; (8002ca4 <UsbBuffWrite+0x80>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	4b10      	ldr	r3, [pc, #64]	; (8002ca4 <UsbBuffWrite+0x80>)
 8002c64:	701a      	strb	r2, [r3, #0]
	for(uint8_t y = 0 ; y < strlen(Message) ; y++)
 8002c66:	7bfb      	ldrb	r3, [r7, #15]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
 8002c6c:	7bfc      	ldrb	r4, [r7, #15]
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7fd fada 	bl	8000228 <strlen>
 8002c74:	4603      	mov	r3, r0
 8002c76:	429c      	cmp	r4, r3
 8002c78:	d3e1      	bcc.n	8002c3e <UsbBuffWrite+0x1a>
		}
	}

	if(RB_OK == Ring_Buffer_Write(&TransmitBuffer, '^'))
 8002c7a:	215e      	movs	r1, #94	; 0x5e
 8002c7c:	480a      	ldr	r0, [pc, #40]	; (8002ca8 <UsbBuffWrite+0x84>)
 8002c7e:	f000 fd2f 	bl	80036e0 <Ring_Buffer_Write>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d008      	beq.n	8002c9a <UsbBuffWrite+0x76>
	{

	}
	else
	{
		Ring_Buffer_Flush(&TransmitBuffer);
 8002c88:	4807      	ldr	r0, [pc, #28]	; (8002ca8 <UsbBuffWrite+0x84>)
 8002c8a:	f000 fd51 	bl	8003730 <Ring_Buffer_Flush>
		DataToTransmit--;
 8002c8e:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <UsbBuffWrite+0x80>)
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	4b03      	ldr	r3, [pc, #12]	; (8002ca4 <UsbBuffWrite+0x80>)
 8002c98:	701a      	strb	r2, [r3, #0]
	}

}
 8002c9a:	bf00      	nop
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd90      	pop	{r4, r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	2000180c 	.word	0x2000180c
 8002ca8:	20000c04 	.word	0x20000c04

08002cac <UsbTransmitTask>:

void UsbTransmitTask(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	71bb      	strb	r3, [r7, #6]
		do
		{
			if(Ring_Buffer_Read(&TransmitBuffer, &tmp) == RB_OK)
 8002cba:	1dbb      	adds	r3, r7, #6
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	480e      	ldr	r0, [pc, #56]	; (8002cf8 <UsbTransmitTask+0x4c>)
 8002cc0:	f000 fce6 	bl	8003690 <Ring_Buffer_Read>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10a      	bne.n	8002ce0 <UsbTransmitTask+0x34>
			{
			TransmitData[i] = tmp;
 8002cca:	79fb      	ldrb	r3, [r7, #7]
 8002ccc:	79b9      	ldrb	r1, [r7, #6]
 8002cce:	4a0b      	ldr	r2, [pc, #44]	; (8002cfc <UsbTransmitTask+0x50>)
 8002cd0:	54d1      	strb	r1, [r2, r3]
			i++;
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	71fb      	strb	r3, [r7, #7]
			else
			{
				break;
			}

		} while(tmp != '^');
 8002cd8:	79bb      	ldrb	r3, [r7, #6]
 8002cda:	2b5e      	cmp	r3, #94	; 0x5e
 8002cdc:	d1ed      	bne.n	8002cba <UsbTransmitTask+0xe>
 8002cde:	e000      	b.n	8002ce2 <UsbTransmitTask+0x36>
				break;
 8002ce0:	bf00      	nop

		CDC_Transmit_FS(TransmitData, i);
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4804      	ldr	r0, [pc, #16]	; (8002cfc <UsbTransmitTask+0x50>)
 8002cea:	f00c febf 	bl	800fa6c <CDC_Transmit_FS>
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000c04 	.word	0x20000c04
 8002cfc:	2000140c 	.word	0x2000140c

08002d00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d04:	b672      	cpsid	i
}
 8002d06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d08:	e7fe      	b.n	8002d08 <Error_Handler+0x8>
	...

08002d0c <HeaderDraw>:
	menu_t sub_menu6_3 = { BackStr, NULL, &sub_menu6_2, NULL, &menu6, MenuBack };


static void HeaderDraw(char *header)

{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08c      	sub	sp, #48	; 0x30
 8002d10:	af02      	add	r7, sp, #8
 8002d12:	6078      	str	r0, [r7, #4]
	  GFX_SetFont(font_8x5);
 8002d14:	4857      	ldr	r0, [pc, #348]	; (8002e74 <HeaderDraw+0x168>)
 8002d16:	f7fe faa9 	bl	800126c <GFX_SetFont>
	  GFX_SetFontSize(1);
 8002d1a:	2001      	movs	r0, #1
 8002d1c:	f7fe fab4 	bl	8001288 <GFX_SetFontSize>
	  size_t headerLen = strlen(header);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7fd fa81 	bl	8000228 <strlen>
 8002d26:	6238      	str	r0, [r7, #32]
	  char buff[20];
	  if(headerLen % 2)
 8002d28:	6a3b      	ldr	r3, [r7, #32]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d04e      	beq.n	8002dd0 <HeaderDraw+0xc4>
	  {
		  for(uint8_t i = 0; i<19; i++)
 8002d32:	2300      	movs	r3, #0
 8002d34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002d38:	e03a      	b.n	8002db0 <HeaderDraw+0xa4>
		  {
			  if(i<9-(headerLen/2))
 8002d3a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002d3e:	6a3b      	ldr	r3, [r7, #32]
 8002d40:	085b      	lsrs	r3, r3, #1
 8002d42:	f1c3 0309 	rsb	r3, r3, #9
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d207      	bcs.n	8002d5a <HeaderDraw+0x4e>
			  {
				  buff[i] = '-';
 8002d4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d4e:	3328      	adds	r3, #40	; 0x28
 8002d50:	443b      	add	r3, r7
 8002d52:	222d      	movs	r2, #45	; 0x2d
 8002d54:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002d58:	e025      	b.n	8002da6 <HeaderDraw+0x9a>
			  }
			  else if(i>=9-(headerLen/2) && i<9+(headerLen/2) + 1)
 8002d5a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002d5e:	6a3b      	ldr	r3, [r7, #32]
 8002d60:	085b      	lsrs	r3, r3, #1
 8002d62:	f1c3 0309 	rsb	r3, r3, #9
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d316      	bcc.n	8002d98 <HeaderDraw+0x8c>
 8002d6a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	085b      	lsrs	r3, r3, #1
 8002d72:	330a      	adds	r3, #10
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d20f      	bcs.n	8002d98 <HeaderDraw+0x8c>
			  {
				  buff[i] = header[i-9+(headerLen/2)];
 8002d78:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	085b      	lsrs	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	3b09      	subs	r3, #9
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	441a      	add	r2, r3
 8002d88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d8c:	7812      	ldrb	r2, [r2, #0]
 8002d8e:	3328      	adds	r3, #40	; 0x28
 8002d90:	443b      	add	r3, r7
 8002d92:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002d96:	e006      	b.n	8002da6 <HeaderDraw+0x9a>
			  }
			  else
			  {
				  buff[i] = '-';
 8002d98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d9c:	3328      	adds	r3, #40	; 0x28
 8002d9e:	443b      	add	r3, r7
 8002da0:	222d      	movs	r2, #45	; 0x2d
 8002da2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		  for(uint8_t i = 0; i<19; i++)
 8002da6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002daa:	3301      	adds	r3, #1
 8002dac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002db0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002db4:	2b12      	cmp	r3, #18
 8002db6:	d9c0      	bls.n	8002d3a <HeaderDraw+0x2e>
			  }
		  }
		  buff[19] = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	77fb      	strb	r3, [r7, #31]
		  GFX_DrawString(9, 0, buff, WHITE, 0);
 8002dbc:	f107 020c 	add.w	r2, r7, #12
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	2009      	movs	r0, #9
 8002dca:	f7fe fb29 	bl	8001420 <GFX_DrawString>
			  }
		  }
		  buff[18] = 0;
		  GFX_DrawString(11, 0, buff, WHITE, 0);
	  }
}
 8002dce:	e04d      	b.n	8002e6c <HeaderDraw+0x160>
		  for(uint8_t i = 0; i<18; i++)
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002dd6:	e03a      	b.n	8002e4e <HeaderDraw+0x142>
			  if(i<9-(headerLen/2))
 8002dd8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	085b      	lsrs	r3, r3, #1
 8002de0:	f1c3 0309 	rsb	r3, r3, #9
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d207      	bcs.n	8002df8 <HeaderDraw+0xec>
				  buff[i] = '-';
 8002de8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002dec:	3328      	adds	r3, #40	; 0x28
 8002dee:	443b      	add	r3, r7
 8002df0:	222d      	movs	r2, #45	; 0x2d
 8002df2:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002df6:	e025      	b.n	8002e44 <HeaderDraw+0x138>
			  else if(i>=9-(headerLen/2) && i<9+(headerLen/2))
 8002df8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002dfc:	6a3b      	ldr	r3, [r7, #32]
 8002dfe:	085b      	lsrs	r3, r3, #1
 8002e00:	f1c3 0309 	rsb	r3, r3, #9
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d316      	bcc.n	8002e36 <HeaderDraw+0x12a>
 8002e08:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	085b      	lsrs	r3, r3, #1
 8002e10:	3309      	adds	r3, #9
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d20f      	bcs.n	8002e36 <HeaderDraw+0x12a>
				  buff[i] = header[i-9+(headerLen/2)];
 8002e16:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002e1a:	6a3b      	ldr	r3, [r7, #32]
 8002e1c:	085b      	lsrs	r3, r3, #1
 8002e1e:	4413      	add	r3, r2
 8002e20:	3b09      	subs	r3, #9
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	441a      	add	r2, r3
 8002e26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002e2a:	7812      	ldrb	r2, [r2, #0]
 8002e2c:	3328      	adds	r3, #40	; 0x28
 8002e2e:	443b      	add	r3, r7
 8002e30:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002e34:	e006      	b.n	8002e44 <HeaderDraw+0x138>
				  buff[i] = '-';
 8002e36:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002e3a:	3328      	adds	r3, #40	; 0x28
 8002e3c:	443b      	add	r3, r7
 8002e3e:	222d      	movs	r2, #45	; 0x2d
 8002e40:	f803 2c1c 	strb.w	r2, [r3, #-28]
		  for(uint8_t i = 0; i<18; i++)
 8002e44:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002e48:	3301      	adds	r3, #1
 8002e4a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002e4e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002e52:	2b11      	cmp	r3, #17
 8002e54:	d9c0      	bls.n	8002dd8 <HeaderDraw+0xcc>
		  buff[18] = 0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	77bb      	strb	r3, [r7, #30]
		  GFX_DrawString(11, 0, buff, WHITE, 0);
 8002e5a:	f107 020c 	add.w	r2, r7, #12
 8002e5e:	2300      	movs	r3, #0
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	2301      	movs	r3, #1
 8002e64:	2100      	movs	r1, #0
 8002e66:	200b      	movs	r0, #11
 8002e68:	f7fe fada 	bl	8001420 <GFX_DrawString>
}
 8002e6c:	bf00      	nop
 8002e6e:	3728      	adds	r7, #40	; 0x28
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	0801338c 	.word	0x0801338c

08002e78 <MenuNext>:

void MenuNext(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
	if(CurrentPointer->next)
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <MenuNext+0x74>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d018      	beq.n	8002eb8 <MenuNext+0x40>
	{
		CurrentPointer = CurrentPointer->next;
 8002e86:	4b19      	ldr	r3, [pc, #100]	; (8002eec <MenuNext+0x74>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	4a17      	ldr	r2, [pc, #92]	; (8002eec <MenuNext+0x74>)
 8002e8e:	6013      	str	r3, [r2, #0]
		MenuIndex++;
 8002e90:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <MenuNext+0x78>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	3301      	adds	r3, #1
 8002e96:	b2da      	uxtb	r2, r3
 8002e98:	4b15      	ldr	r3, [pc, #84]	; (8002ef0 <MenuNext+0x78>)
 8002e9a:	701a      	strb	r2, [r3, #0]
		if(++OledRowPos > OLED_ROWS - 1)
 8002e9c:	4b15      	ldr	r3, [pc, #84]	; (8002ef4 <MenuNext+0x7c>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	4b13      	ldr	r3, [pc, #76]	; (8002ef4 <MenuNext+0x7c>)
 8002ea6:	701a      	strb	r2, [r3, #0]
 8002ea8:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <MenuNext+0x7c>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d918      	bls.n	8002ee2 <MenuNext+0x6a>
		{
			OledRowPos = OLED_ROWS - 1;
 8002eb0:	4b10      	ldr	r3, [pc, #64]	; (8002ef4 <MenuNext+0x7c>)
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	701a      	strb	r2, [r3, #0]
 8002eb6:	e014      	b.n	8002ee2 <MenuNext+0x6a>
		}
	}
	else
	{
		MenuIndex = 0;
 8002eb8:	4b0d      	ldr	r3, [pc, #52]	; (8002ef0 <MenuNext+0x78>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	701a      	strb	r2, [r3, #0]
		OledRowPos = 0;
 8002ebe:	4b0d      	ldr	r3, [pc, #52]	; (8002ef4 <MenuNext+0x7c>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	701a      	strb	r2, [r3, #0]
		if(CurrentPointer->parent)
 8002ec4:	4b09      	ldr	r3, [pc, #36]	; (8002eec <MenuNext+0x74>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d006      	beq.n	8002edc <MenuNext+0x64>
		{
			CurrentPointer = (CurrentPointer -> parent) -> child;
 8002ece:	4b07      	ldr	r3, [pc, #28]	; (8002eec <MenuNext+0x74>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	4a05      	ldr	r2, [pc, #20]	; (8002eec <MenuNext+0x74>)
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	e002      	b.n	8002ee2 <MenuNext+0x6a>
		}
		else
		{
			CurrentPointer = &menu1;
 8002edc:	4b03      	ldr	r3, [pc, #12]	; (8002eec <MenuNext+0x74>)
 8002ede:	4a06      	ldr	r2, [pc, #24]	; (8002ef8 <MenuNext+0x80>)
 8002ee0:	601a      	str	r2, [r3, #0]
		}
	}
	MenuRefresh();
 8002ee2:	f000 f907 	bl	80030f4 <MenuRefresh>
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20000004 	.word	0x20000004
 8002ef0:	20001861 	.word	0x20001861
 8002ef4:	20001862 	.word	0x20001862
 8002ef8:	20000008 	.word	0x20000008

08002efc <MenuPrev>:

void MenuPrev(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
	CurrentPointer = CurrentPointer -> prev;
 8002f00:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <MenuPrev+0x6c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	4a18      	ldr	r2, [pc, #96]	; (8002f68 <MenuPrev+0x6c>)
 8002f08:	6013      	str	r3, [r2, #0]

	if(MenuIndex)
 8002f0a:	4b18      	ldr	r3, [pc, #96]	; (8002f6c <MenuPrev+0x70>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d010      	beq.n	8002f34 <MenuPrev+0x38>
	{
		MenuIndex--;
 8002f12:	4b16      	ldr	r3, [pc, #88]	; (8002f6c <MenuPrev+0x70>)
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	4b14      	ldr	r3, [pc, #80]	; (8002f6c <MenuPrev+0x70>)
 8002f1c:	701a      	strb	r2, [r3, #0]
		if(OledRowPos > 0)
 8002f1e:	4b14      	ldr	r3, [pc, #80]	; (8002f70 <MenuPrev+0x74>)
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d01b      	beq.n	8002f5e <MenuPrev+0x62>
		{
			OledRowPos--;
 8002f26:	4b12      	ldr	r3, [pc, #72]	; (8002f70 <MenuPrev+0x74>)
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	4b10      	ldr	r3, [pc, #64]	; (8002f70 <MenuPrev+0x74>)
 8002f30:	701a      	strb	r2, [r3, #0]
 8002f32:	e014      	b.n	8002f5e <MenuPrev+0x62>
		}
	}
	else
	{
		MenuIndex = MenuGetIndex(CurrentPointer);
 8002f34:	4b0c      	ldr	r3, [pc, #48]	; (8002f68 <MenuPrev+0x6c>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 f899 	bl	8003070 <MenuGetIndex>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	461a      	mov	r2, r3
 8002f42:	4b0a      	ldr	r3, [pc, #40]	; (8002f6c <MenuPrev+0x70>)
 8002f44:	701a      	strb	r2, [r3, #0]
		{
			if(MenuIndex >= OLED_ROWS)
 8002f46:	4b09      	ldr	r3, [pc, #36]	; (8002f6c <MenuPrev+0x70>)
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d903      	bls.n	8002f56 <MenuPrev+0x5a>
			{
				OledRowPos = OLED_ROWS - 1;
 8002f4e:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <MenuPrev+0x74>)
 8002f50:	2202      	movs	r2, #2
 8002f52:	701a      	strb	r2, [r3, #0]
 8002f54:	e003      	b.n	8002f5e <MenuPrev+0x62>
			}
			else
			{
				OledRowPos = MenuIndex;
 8002f56:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <MenuPrev+0x70>)
 8002f58:	781a      	ldrb	r2, [r3, #0]
 8002f5a:	4b05      	ldr	r3, [pc, #20]	; (8002f70 <MenuPrev+0x74>)
 8002f5c:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	MenuRefresh();
 8002f5e:	f000 f8c9 	bl	80030f4 <MenuRefresh>
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000004 	.word	0x20000004
 8002f6c:	20001861 	.word	0x20001861
 8002f70:	20001862 	.word	0x20001862

08002f74 <MenuEnter>:

void MenuEnter(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
	uint8_t Back = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	71fb      	strb	r3, [r7, #7]

	if(CurrentPointer->menu_function != NULL && CurrentPointer->menu_function !=MenuBack)
 8002f7e:	4b21      	ldr	r3, [pc, #132]	; (8003004 <MenuEnter+0x90>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00a      	beq.n	8002f9e <MenuEnter+0x2a>
 8002f88:	4b1e      	ldr	r3, [pc, #120]	; (8003004 <MenuEnter+0x90>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	4a1e      	ldr	r2, [pc, #120]	; (8003008 <MenuEnter+0x94>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d004      	beq.n	8002f9e <MenuEnter+0x2a>
	{
		CurrentPointer -> menu_function();
 8002f94:	4b1b      	ldr	r3, [pc, #108]	; (8003004 <MenuEnter+0x90>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	4798      	blx	r3
 8002f9c:	e00c      	b.n	8002fb8 <MenuEnter+0x44>
	}
	else if(CurrentPointer->menu_function != NULL && CurrentPointer->menu_function == MenuBack)
 8002f9e:	4b19      	ldr	r3, [pc, #100]	; (8003004 <MenuEnter+0x90>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d007      	beq.n	8002fb8 <MenuEnter+0x44>
 8002fa8:	4b16      	ldr	r3, [pc, #88]	; (8003004 <MenuEnter+0x90>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	4a16      	ldr	r2, [pc, #88]	; (8003008 <MenuEnter+0x94>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d101      	bne.n	8002fb8 <MenuEnter+0x44>
	{
		Back = 1;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	71fb      	strb	r3, [r7, #7]
	}

	if(CurrentPointer->child != NULL)
 8002fb8:	4b12      	ldr	r3, [pc, #72]	; (8003004 <MenuEnter+0x90>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d015      	beq.n	8002fee <MenuEnter+0x7a>
	{

			OledRowPosLevel[MenuGetLevel(CurrentPointer)] = OledRowPos;
 8002fc2:	4b10      	ldr	r3, [pc, #64]	; (8003004 <MenuEnter+0x90>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f000 f876 	bl	80030b8 <MenuGetLevel>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	461a      	mov	r2, r3
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	; (800300c <MenuEnter+0x98>)
 8002fd2:	7819      	ldrb	r1, [r3, #0]
 8002fd4:	4b0e      	ldr	r3, [pc, #56]	; (8003010 <MenuEnter+0x9c>)
 8002fd6:	5499      	strb	r1, [r3, r2]

		MenuIndex = 0;
 8002fd8:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <MenuEnter+0xa0>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	701a      	strb	r2, [r3, #0]
		OledRowPos = 0;
 8002fde:	4b0b      	ldr	r3, [pc, #44]	; (800300c <MenuEnter+0x98>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	701a      	strb	r2, [r3, #0]
		CurrentPointer = CurrentPointer -> child;
 8002fe4:	4b07      	ldr	r3, [pc, #28]	; (8003004 <MenuEnter+0x90>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	4a06      	ldr	r2, [pc, #24]	; (8003004 <MenuEnter+0x90>)
 8002fec:	6013      	str	r3, [r2, #0]
	}

	if(Back == 1)
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d101      	bne.n	8002ff8 <MenuEnter+0x84>
	{
		MenuBack();
 8002ff4:	f000 f810 	bl	8003018 <MenuBack>
	}

	MenuRefresh();
 8002ff8:	f000 f87c 	bl	80030f4 <MenuRefresh>
}
 8002ffc:	bf00      	nop
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	20000004 	.word	0x20000004
 8003008:	08003019 	.word	0x08003019
 800300c:	20001862 	.word	0x20001862
 8003010:	20001864 	.word	0x20001864
 8003014:	20001861 	.word	0x20001861

08003018 <MenuBack>:

void MenuBack(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
	if(CurrentPointer->parent != NULL)
 800301c:	4b10      	ldr	r3, [pc, #64]	; (8003060 <MenuBack+0x48>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00f      	beq.n	8003046 <MenuBack+0x2e>
	{
		CurrentPointer = CurrentPointer -> parent;
 8003026:	4b0e      	ldr	r3, [pc, #56]	; (8003060 <MenuBack+0x48>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	4a0c      	ldr	r2, [pc, #48]	; (8003060 <MenuBack+0x48>)
 800302e:	6013      	str	r3, [r2, #0]
		OledRowPos = OledRowPosLevel[MenuGetLevel(CurrentPointer)];
 8003030:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <MenuBack+0x48>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f000 f83f 	bl	80030b8 <MenuGetLevel>
 800303a:	4603      	mov	r3, r0
 800303c:	461a      	mov	r2, r3
 800303e:	4b09      	ldr	r3, [pc, #36]	; (8003064 <MenuBack+0x4c>)
 8003040:	5c9a      	ldrb	r2, [r3, r2]
 8003042:	4b09      	ldr	r3, [pc, #36]	; (8003068 <MenuBack+0x50>)
 8003044:	701a      	strb	r2, [r3, #0]
	}

//	CurrentPointer = CurrentPointer -> parent;
	MenuIndex = MenuGetIndex(CurrentPointer);
 8003046:	4b06      	ldr	r3, [pc, #24]	; (8003060 <MenuBack+0x48>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f000 f810 	bl	8003070 <MenuGetIndex>
 8003050:	4603      	mov	r3, r0
 8003052:	461a      	mov	r2, r3
 8003054:	4b05      	ldr	r3, [pc, #20]	; (800306c <MenuBack+0x54>)
 8003056:	701a      	strb	r2, [r3, #0]

	MenuRefresh();
 8003058:	f000 f84c 	bl	80030f4 <MenuRefresh>
}
 800305c:	bf00      	nop
 800305e:	bd80      	pop	{r7, pc}
 8003060:	20000004 	.word	0x20000004
 8003064:	20001864 	.word	0x20001864
 8003068:	20001862 	.word	0x20001862
 800306c:	20001861 	.word	0x20001861

08003070 <MenuGetIndex>:

static uint8_t MenuGetIndex(menu_t *menu)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
	menu_t *temp;
	uint8_t i = 0;
 8003078:	2300      	movs	r3, #0
 800307a:	72fb      	strb	r3, [r7, #11]

	if(menu->parent)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d004      	beq.n	800308e <MenuGetIndex+0x1e>
	{
		temp = (menu->parent) -> child;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	e008      	b.n	80030a0 <MenuGetIndex+0x30>
	}
	else
	{
		temp = &menu1;
 800308e:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <MenuGetIndex+0x44>)
 8003090:	60fb      	str	r3, [r7, #12]
	}

	while(temp != menu)
 8003092:	e005      	b.n	80030a0 <MenuGetIndex+0x30>
	{
		temp = temp -> next;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	60fb      	str	r3, [r7, #12]
		i++;
 800309a:	7afb      	ldrb	r3, [r7, #11]
 800309c:	3301      	adds	r3, #1
 800309e:	72fb      	strb	r3, [r7, #11]
	while(temp != menu)
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d1f5      	bne.n	8003094 <MenuGetIndex+0x24>
	}

	return i;
 80030a8:	7afb      	ldrb	r3, [r7, #11]
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr
 80030b4:	20000008 	.word	0x20000008

080030b8 <MenuGetLevel>:

uint8_t MenuGetLevel(menu_t *menu)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
	menu_t *temp = menu;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	60fb      	str	r3, [r7, #12]
	uint8_t i = 0;
 80030c4:	2300      	movs	r3, #0
 80030c6:	72fb      	strb	r3, [r7, #11]

	if(menu->parent == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d107      	bne.n	80030e0 <MenuGetLevel+0x28>
	{
		return 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	e00a      	b.n	80030ea <MenuGetLevel+0x32>
	}

	while(temp->parent != NULL)
	{
		temp = temp -> parent;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	60fb      	str	r3, [r7, #12]
		i++;
 80030da:	7afb      	ldrb	r3, [r7, #11]
 80030dc:	3301      	adds	r3, #1
 80030de:	72fb      	strb	r3, [r7, #11]
	while(temp->parent != NULL)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1f5      	bne.n	80030d4 <MenuGetLevel+0x1c>
	}
	return i;
 80030e8:	7afb      	ldrb	r3, [r7, #11]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr

080030f4 <MenuRefresh>:

void MenuRefresh(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af02      	add	r7, sp, #8
	menu_t *temp;
	uint8_t i;

	SSD1306_Clear(BLACK);
 80030fa:	2000      	movs	r0, #0
 80030fc:	f000 fbf0 	bl	80038e0 <SSD1306_Clear>

	if(CurrentPointer->parent)
 8003100:	4b56      	ldr	r3, [pc, #344]	; (800325c <MenuRefresh+0x168>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00c      	beq.n	8003124 <MenuRefresh+0x30>
	{
		temp = (CurrentPointer->parent) -> child;
 800310a:	4b54      	ldr	r3, [pc, #336]	; (800325c <MenuRefresh+0x168>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	607b      	str	r3, [r7, #4]
		HeaderDraw((CurrentPointer->parent) -> name);
 8003114:	4b51      	ldr	r3, [pc, #324]	; (800325c <MenuRefresh+0x168>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff fdf5 	bl	8002d0c <HeaderDraw>
 8003122:	e004      	b.n	800312e <MenuRefresh+0x3a>
	}
	else
	{
		temp = &menu1;
 8003124:	4b4e      	ldr	r3, [pc, #312]	; (8003260 <MenuRefresh+0x16c>)
 8003126:	607b      	str	r3, [r7, #4]
		HeaderDraw("Menu");
 8003128:	484e      	ldr	r0, [pc, #312]	; (8003264 <MenuRefresh+0x170>)
 800312a:	f7ff fdef 	bl	8002d0c <HeaderDraw>
	}

	for(i=0; i!=MenuIndex - OledRowPos; i++)
 800312e:	2300      	movs	r3, #0
 8003130:	70fb      	strb	r3, [r7, #3]
 8003132:	e009      	b.n	8003148 <MenuRefresh+0x54>
	{
		if(temp -> next == NULL) break; // Hard fault protection
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00f      	beq.n	800315c <MenuRefresh+0x68>

		temp = temp -> next;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	607b      	str	r3, [r7, #4]
	for(i=0; i!=MenuIndex - OledRowPos; i++)
 8003142:	78fb      	ldrb	r3, [r7, #3]
 8003144:	3301      	adds	r3, #1
 8003146:	70fb      	strb	r3, [r7, #3]
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	4b47      	ldr	r3, [pc, #284]	; (8003268 <MenuRefresh+0x174>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	4619      	mov	r1, r3
 8003150:	4b46      	ldr	r3, [pc, #280]	; (800326c <MenuRefresh+0x178>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	1acb      	subs	r3, r1, r3
 8003156:	429a      	cmp	r2, r3
 8003158:	d1ec      	bne.n	8003134 <MenuRefresh+0x40>
 800315a:	e000      	b.n	800315e <MenuRefresh+0x6a>
		if(temp -> next == NULL) break; // Hard fault protection
 800315c:	bf00      	nop
	}

	GFX_SetFont(font_8x5);
 800315e:	4844      	ldr	r0, [pc, #272]	; (8003270 <MenuRefresh+0x17c>)
 8003160:	f7fe f884 	bl	800126c <GFX_SetFont>
	GFX_SetFontSize(2);
 8003164:	2002      	movs	r0, #2
 8003166:	f7fe f88f 	bl	8001288 <GFX_SetFontSize>
	for(i=0; i<OLED_ROWS; i++)
 800316a:	2300      	movs	r3, #0
 800316c:	70fb      	strb	r3, [r7, #3]
 800316e:	e06c      	b.n	800324a <MenuRefresh+0x156>
	{
		if(temp == CurrentPointer)
 8003170:	4b3a      	ldr	r3, [pc, #232]	; (800325c <MenuRefresh+0x168>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	429a      	cmp	r2, r3
 8003178:	d14a      	bne.n	8003210 <MenuRefresh+0x11c>
		{
//			GFX_DrawFillRectangle(5, (i*20) + OLED_MENU_Y_OFFSET, 123, 16, WHITE);
//			GFX_DrawFillCircle(10, (i*20) + OLED_MENU_Y_OFFSET + 8, 4, BLACK);
//			GFX_DrawString(20, (i*20) + OLED_MENU_Y_OFFSET + 1, temp->name, BLACK, 1);

			TempStr = temp->name;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a3d      	ldr	r2, [pc, #244]	; (8003274 <MenuRefresh+0x180>)
 8003180:	6013      	str	r3, [r2, #0]
			uint8_t TempStrLength = strlen(TempStr);
 8003182:	4b3c      	ldr	r3, [pc, #240]	; (8003274 <MenuRefresh+0x180>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4618      	mov	r0, r3
 8003188:	f7fd f84e 	bl	8000228 <strlen>
 800318c:	4603      	mov	r3, r0
 800318e:	70bb      	strb	r3, [r7, #2]
			TempStrLengthVar = -(TempStrLength * 5);
 8003190:	78bb      	ldrb	r3, [r7, #2]
 8003192:	b29b      	uxth	r3, r3
 8003194:	461a      	mov	r2, r3
 8003196:	0392      	lsls	r2, r2, #14
 8003198:	1ad2      	subs	r2, r2, r3
 800319a:	0092      	lsls	r2, r2, #2
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	b29b      	uxth	r3, r3
 80031a0:	b21a      	sxth	r2, r3
 80031a2:	4b35      	ldr	r3, [pc, #212]	; (8003278 <MenuRefresh+0x184>)
 80031a4:	801a      	strh	r2, [r3, #0]
			TempId = i;
 80031a6:	4a35      	ldr	r2, [pc, #212]	; (800327c <MenuRefresh+0x188>)
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	7013      	strb	r3, [r2, #0]

			if(TempStrLength >= 10)
 80031ac:	78bb      	ldrb	r3, [r7, #2]
 80031ae:	2b09      	cmp	r3, #9
 80031b0:	d908      	bls.n	80031c4 <MenuRefresh+0xd0>
			{
				ScrollEn = 1;
 80031b2:	4b33      	ldr	r3, [pc, #204]	; (8003280 <MenuRefresh+0x18c>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	701a      	strb	r2, [r3, #0]
				ScrollFirst =1;
 80031b8:	4b32      	ldr	r3, [pc, #200]	; (8003284 <MenuRefresh+0x190>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	701a      	strb	r2, [r3, #0]
				ScrollString();
 80031be:	f000 f863 	bl	8003288 <ScrollString>
 80031c2:	e039      	b.n	8003238 <MenuRefresh+0x144>
			}
			else
			{
				ScrollEn = 0;
 80031c4:	4b2e      	ldr	r3, [pc, #184]	; (8003280 <MenuRefresh+0x18c>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	701a      	strb	r2, [r3, #0]
				GFX_DrawRectangle(17, ((i*OLED_MENU_Y_SPACE)-1) + OLED_MENU_Y_OFFSET, 111, 18, WHITE);
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	4613      	mov	r3, r2
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	4413      	add	r3, r2
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	f103 0108 	add.w	r1, r3, #8
 80031d8:	2301      	movs	r3, #1
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	2312      	movs	r3, #18
 80031de:	226f      	movs	r2, #111	; 0x6f
 80031e0:	2011      	movs	r0, #17
 80031e2:	f7fe fa35 	bl	8001650 <GFX_DrawRectangle>
//				GFX_DrawFillCircle(10, (i*20) + OLED_MENU_Y_OFFSET + 8, 4, BLACK);
//				GFX_DrawChar(5, (i*20) + OLED_MENU_Y_OFFSET + 1, '>', BLACK, 1);
				StateIndicator(temp, i);
 80031e6:	78fb      	ldrb	r3, [r7, #3]
 80031e8:	4619      	mov	r1, r3
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f914 	bl	8003418 <StateIndicator>
				GFX_DrawString(20, (i*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 1, temp->name, WHITE, 1);
 80031f0:	78fa      	ldrb	r2, [r7, #3]
 80031f2:	4613      	mov	r3, r2
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	4413      	add	r3, r2
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	f103 010a 	add.w	r1, r3, #10
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	2301      	movs	r3, #1
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	2301      	movs	r3, #1
 8003208:	2014      	movs	r0, #20
 800320a:	f7fe f909 	bl	8001420 <GFX_DrawString>
 800320e:	e013      	b.n	8003238 <MenuRefresh+0x144>

		}
		else
		{
//			GFX_DrawChar(5, (i*20) + OLED_MENU_Y_OFFSET + 1, '>', WHITE, 0);
			StateIndicator(temp, i);
 8003210:	78fb      	ldrb	r3, [r7, #3]
 8003212:	4619      	mov	r1, r3
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f8ff 	bl	8003418 <StateIndicator>
			GFX_DrawString(20, (i*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET, temp->name, WHITE, 0);
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	4613      	mov	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	4413      	add	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	f103 0109 	add.w	r1, r3, #9
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	2300      	movs	r3, #0
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	2301      	movs	r3, #1
 8003232:	2014      	movs	r0, #20
 8003234:	f7fe f8f4 	bl	8001420 <GFX_DrawString>
		}

		temp = temp -> next;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	607b      	str	r3, [r7, #4]
		if(!temp) break;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d006      	beq.n	8003252 <MenuRefresh+0x15e>
	for(i=0; i<OLED_ROWS; i++)
 8003244:	78fb      	ldrb	r3, [r7, #3]
 8003246:	3301      	adds	r3, #1
 8003248:	70fb      	strb	r3, [r7, #3]
 800324a:	78fb      	ldrb	r3, [r7, #3]
 800324c:	2b02      	cmp	r3, #2
 800324e:	d98f      	bls.n	8003170 <MenuRefresh+0x7c>
	}
}
 8003250:	e000      	b.n	8003254 <MenuRefresh+0x160>
		if(!temp) break;
 8003252:	bf00      	nop
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	20000004 	.word	0x20000004
 8003260:	20000008 	.word	0x20000008
 8003264:	08013340 	.word	0x08013340
 8003268:	20001861 	.word	0x20001861
 800326c:	20001862 	.word	0x20001862
 8003270:	0801338c 	.word	0x0801338c
 8003274:	2000186c 	.word	0x2000186c
 8003278:	2000186a 	.word	0x2000186a
 800327c:	20001870 	.word	0x20001870
 8003280:	20001871 	.word	0x20001871
 8003284:	20001872 	.word	0x20001872

08003288 <ScrollString>:

void ScrollString(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af02      	add	r7, sp, #8
	  static int16_t ScrollVar = 20;
	  static int16_t ScrollVar2 = 123;

	  static uint32_t OldTick = 0;

	  if(ScrollFirst)
 800328e:	4b59      	ldr	r3, [pc, #356]	; (80033f4 <ScrollString+0x16c>)
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <ScrollString+0x2a>
	  {
		  ScrollFirst = 0;
 8003296:	4b57      	ldr	r3, [pc, #348]	; (80033f4 <ScrollString+0x16c>)
 8003298:	2200      	movs	r2, #0
 800329a:	701a      	strb	r2, [r3, #0]
		  ScrollVar = 20;
 800329c:	4b56      	ldr	r3, [pc, #344]	; (80033f8 <ScrollString+0x170>)
 800329e:	2214      	movs	r2, #20
 80032a0:	801a      	strh	r2, [r3, #0]
		  ScrollVar2 = 123;
 80032a2:	4b56      	ldr	r3, [pc, #344]	; (80033fc <ScrollString+0x174>)
 80032a4:	227b      	movs	r2, #123	; 0x7b
 80032a6:	801a      	strh	r2, [r3, #0]
		  OldTick = HAL_GetTick();
 80032a8:	f001 f8ba 	bl	8004420 <HAL_GetTick>
 80032ac:	4603      	mov	r3, r0
 80032ae:	4a54      	ldr	r2, [pc, #336]	; (8003400 <ScrollString+0x178>)
 80032b0:	6013      	str	r3, [r2, #0]
	  }

	  if(ScrollEn)
 80032b2:	4b54      	ldr	r3, [pc, #336]	; (8003404 <ScrollString+0x17c>)
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 8098 	beq.w	80033ec <ScrollString+0x164>
	  {

	  int16_t var = TempStrLengthVar;
 80032bc:	4b52      	ldr	r3, [pc, #328]	; (8003408 <ScrollString+0x180>)
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	80fb      	strh	r3, [r7, #6]

	  	GFX_DrawFillRectangle(0, ((TempId*OLED_MENU_Y_SPACE)-1) + OLED_MENU_Y_OFFSET, 128, 18, BLACK);
 80032c2:	4b52      	ldr	r3, [pc, #328]	; (800340c <ScrollString+0x184>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	4613      	mov	r3, r2
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	4413      	add	r3, r2
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	f103 0108 	add.w	r1, r3, #8
 80032d4:	2300      	movs	r3, #0
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	2312      	movs	r3, #18
 80032da:	2280      	movs	r2, #128	; 0x80
 80032dc:	2000      	movs	r0, #0
 80032de:	f7fe f9e4 	bl	80016aa <GFX_DrawFillRectangle>
		if(ScrollVar>var-75)
 80032e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032e6:	3b4a      	subs	r3, #74	; 0x4a
 80032e8:	4a43      	ldr	r2, [pc, #268]	; (80033f8 <ScrollString+0x170>)
 80032ea:	f9b2 2000 	ldrsh.w	r2, [r2]
 80032ee:	4293      	cmp	r3, r2
 80032f0:	dc13      	bgt.n	800331a <ScrollString+0x92>
		{
		GFX_DrawString(ScrollVar, (TempId*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 1, TempStr, WHITE, 1);
 80032f2:	4b41      	ldr	r3, [pc, #260]	; (80033f8 <ScrollString+0x170>)
 80032f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032f8:	4618      	mov	r0, r3
 80032fa:	4b44      	ldr	r3, [pc, #272]	; (800340c <ScrollString+0x184>)
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	461a      	mov	r2, r3
 8003300:	4613      	mov	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4413      	add	r3, r2
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	f103 010a 	add.w	r1, r3, #10
 800330c:	4b40      	ldr	r3, [pc, #256]	; (8003410 <ScrollString+0x188>)
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	2301      	movs	r3, #1
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	2301      	movs	r3, #1
 8003316:	f7fe f883 	bl	8001420 <GFX_DrawString>
		}

		GFX_DrawFillRectangle(0, ((TempId*OLED_MENU_Y_SPACE)-1) + OLED_MENU_Y_OFFSET, 17, 18, BLACK);
 800331a:	4b3c      	ldr	r3, [pc, #240]	; (800340c <ScrollString+0x184>)
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	4613      	mov	r3, r2
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	4413      	add	r3, r2
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	f103 0108 	add.w	r1, r3, #8
 800332c:	2300      	movs	r3, #0
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	2312      	movs	r3, #18
 8003332:	2211      	movs	r2, #17
 8003334:	2000      	movs	r0, #0
 8003336:	f7fe f9b8 	bl	80016aa <GFX_DrawFillRectangle>
//		GFX_DrawFillCircle(10, (TempId*20) + OLED_MENU_Y_OFFSET + 8, 4, BLACK);
//		GFX_DrawChar(5, (TempId*20) + OLED_MENU_Y_OFFSET + 1, '>', BLACK, 1);
		StateIndicator(CurrentPointer, TempId);
 800333a:	4b36      	ldr	r3, [pc, #216]	; (8003414 <ScrollString+0x18c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a33      	ldr	r2, [pc, #204]	; (800340c <ScrollString+0x184>)
 8003340:	7812      	ldrb	r2, [r2, #0]
 8003342:	4611      	mov	r1, r2
 8003344:	4618      	mov	r0, r3
 8003346:	f000 f867 	bl	8003418 <StateIndicator>
		GFX_DrawRectangle(17, ((TempId*OLED_MENU_Y_SPACE)-1) + OLED_MENU_Y_OFFSET, 111, 18, WHITE);
 800334a:	4b30      	ldr	r3, [pc, #192]	; (800340c <ScrollString+0x184>)
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	4613      	mov	r3, r2
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	4413      	add	r3, r2
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	f103 0108 	add.w	r1, r3, #8
 800335c:	2301      	movs	r3, #1
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2312      	movs	r3, #18
 8003362:	226f      	movs	r2, #111	; 0x6f
 8003364:	2011      	movs	r0, #17
 8003366:	f7fe f973 	bl	8001650 <GFX_DrawRectangle>

		if(HAL_GetTick() - OldTick >= SCROLL_FREEZE) ScrollVar--;
 800336a:	f001 f859 	bl	8004420 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	4b23      	ldr	r3, [pc, #140]	; (8003400 <ScrollString+0x178>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800337a:	d308      	bcc.n	800338e <ScrollString+0x106>
 800337c:	4b1e      	ldr	r3, [pc, #120]	; (80033f8 <ScrollString+0x170>)
 800337e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003382:	b29b      	uxth	r3, r3
 8003384:	3b01      	subs	r3, #1
 8003386:	b29b      	uxth	r3, r3
 8003388:	b21a      	sxth	r2, r3
 800338a:	4b1b      	ldr	r3, [pc, #108]	; (80033f8 <ScrollString+0x170>)
 800338c:	801a      	strh	r2, [r3, #0]

		  if(ScrollVar < var)
 800338e:	4b1a      	ldr	r3, [pc, #104]	; (80033f8 <ScrollString+0x170>)
 8003390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003394:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003398:	429a      	cmp	r2, r3
 800339a:	dd27      	ble.n	80033ec <ScrollString+0x164>
		  {
			  GFX_DrawString(ScrollVar2, (TempId*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 1, TempStr, WHITE, 1);
 800339c:	4b17      	ldr	r3, [pc, #92]	; (80033fc <ScrollString+0x174>)
 800339e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033a2:	4618      	mov	r0, r3
 80033a4:	4b19      	ldr	r3, [pc, #100]	; (800340c <ScrollString+0x184>)
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	461a      	mov	r2, r3
 80033aa:	4613      	mov	r3, r2
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	4413      	add	r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	f103 010a 	add.w	r1, r3, #10
 80033b6:	4b16      	ldr	r3, [pc, #88]	; (8003410 <ScrollString+0x188>)
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	2301      	movs	r3, #1
 80033bc:	9300      	str	r3, [sp, #0]
 80033be:	2301      	movs	r3, #1
 80033c0:	f7fe f82e 	bl	8001420 <GFX_DrawString>
			  ScrollVar2--;
 80033c4:	4b0d      	ldr	r3, [pc, #52]	; (80033fc <ScrollString+0x174>)
 80033c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	b21a      	sxth	r2, r3
 80033d2:	4b0a      	ldr	r3, [pc, #40]	; (80033fc <ScrollString+0x174>)
 80033d4:	801a      	strh	r2, [r3, #0]
			  if(ScrollVar2 == 20)
 80033d6:	4b09      	ldr	r3, [pc, #36]	; (80033fc <ScrollString+0x174>)
 80033d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033dc:	2b14      	cmp	r3, #20
 80033de:	d105      	bne.n	80033ec <ScrollString+0x164>
			  {
				  ScrollVar = 20;
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <ScrollString+0x170>)
 80033e2:	2214      	movs	r2, #20
 80033e4:	801a      	strh	r2, [r3, #0]
				  ScrollVar2 = 123;
 80033e6:	4b05      	ldr	r3, [pc, #20]	; (80033fc <ScrollString+0x174>)
 80033e8:	227b      	movs	r2, #123	; 0x7b
 80033ea:	801a      	strh	r2, [r3, #0]
			  }
		  }

	  }

}
 80033ec:	bf00      	nop
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20001872 	.word	0x20001872
 80033f8:	20000254 	.word	0x20000254
 80033fc:	20000256 	.word	0x20000256
 8003400:	20001874 	.word	0x20001874
 8003404:	20001871 	.word	0x20001871
 8003408:	2000186a 	.word	0x2000186a
 800340c:	20001870 	.word	0x20001870
 8003410:	2000186c 	.word	0x2000186c
 8003414:	20000004 	.word	0x20000004

08003418 <StateIndicator>:

static void StateIndicator(menu_t *menu, uint8_t pos)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af02      	add	r7, sp, #8
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
	if(menu == CurrentPointer)
 8003424:	4b5b      	ldr	r3, [pc, #364]	; (8003594 <StateIndicator+0x17c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	429a      	cmp	r2, r3
 800342c:	d156      	bne.n	80034dc <StateIndicator+0xc4>
	{
		if(menu->menu_state == 0 && menu->name != BackStr)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d113      	bne.n	8003460 <StateIndicator+0x48>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a56      	ldr	r2, [pc, #344]	; (8003598 <StateIndicator+0x180>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d00e      	beq.n	8003460 <StateIndicator+0x48>
		{
			GFX_DrawChar(5, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 1, '>', WHITE, 0);
 8003442:	78fa      	ldrb	r2, [r7, #3]
 8003444:	4613      	mov	r3, r2
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	4413      	add	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	f103 010a 	add.w	r1, r3, #10
 8003450:	2300      	movs	r3, #0
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	2301      	movs	r3, #1
 8003456:	223e      	movs	r2, #62	; 0x3e
 8003458:	2005      	movs	r0, #5
 800345a:	f7fd ff27 	bl	80012ac <GFX_DrawChar>
 800345e:	e094      	b.n	800358a <StateIndicator+0x172>
		}
		else if(menu->menu_state == 0 && menu->name == BackStr)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d113      	bne.n	8003492 <StateIndicator+0x7a>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a4a      	ldr	r2, [pc, #296]	; (8003598 <StateIndicator+0x180>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d10e      	bne.n	8003492 <StateIndicator+0x7a>
		{
			GFX_DrawChar(5, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 1, '<', WHITE, 0);
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	4613      	mov	r3, r2
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	4413      	add	r3, r2
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	f103 010a 	add.w	r1, r3, #10
 8003482:	2300      	movs	r3, #0
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	2301      	movs	r3, #1
 8003488:	223c      	movs	r2, #60	; 0x3c
 800348a:	2005      	movs	r0, #5
 800348c:	f7fd ff0e 	bl	80012ac <GFX_DrawChar>
 8003490:	e07b      	b.n	800358a <StateIndicator+0x172>
		}
		else if(menu->menu_state == 1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d10c      	bne.n	80034b6 <StateIndicator+0x9e>
		{
			GFX_DrawFillCircle(10, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 8, 4, WHITE);
 800349c:	78fa      	ldrb	r2, [r7, #3]
 800349e:	4613      	mov	r3, r2
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	4413      	add	r3, r2
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	f103 0111 	add.w	r1, r3, #17
 80034aa:	2301      	movs	r3, #1
 80034ac:	2204      	movs	r2, #4
 80034ae:	200a      	movs	r0, #10
 80034b0:	f7fe fabb 	bl	8001a2a <GFX_DrawFillCircle>
		else if(menu->menu_state == -1)
		{
			GFX_DrawCircle(10, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 8, 4, WHITE);
		}
	}
}
 80034b4:	e069      	b.n	800358a <StateIndicator+0x172>
		else if(menu->menu_state == -1)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80034bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c0:	d163      	bne.n	800358a <StateIndicator+0x172>
			GFX_DrawCircle(10, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 8, 4, WHITE);
 80034c2:	78fa      	ldrb	r2, [r7, #3]
 80034c4:	4613      	mov	r3, r2
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	4413      	add	r3, r2
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	f103 0111 	add.w	r1, r3, #17
 80034d0:	2301      	movs	r3, #1
 80034d2:	2204      	movs	r2, #4
 80034d4:	200a      	movs	r0, #10
 80034d6:	f7fe f90b 	bl	80016f0 <GFX_DrawCircle>
}
 80034da:	e056      	b.n	800358a <StateIndicator+0x172>
		if(menu->menu_state == 0 && menu->name != BackStr)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d113      	bne.n	800350e <StateIndicator+0xf6>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a2b      	ldr	r2, [pc, #172]	; (8003598 <StateIndicator+0x180>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d00e      	beq.n	800350e <StateIndicator+0xf6>
			GFX_DrawChar(5, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 1, '>', WHITE, 0);
 80034f0:	78fa      	ldrb	r2, [r7, #3]
 80034f2:	4613      	mov	r3, r2
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	4413      	add	r3, r2
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	f103 010a 	add.w	r1, r3, #10
 80034fe:	2300      	movs	r3, #0
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	2301      	movs	r3, #1
 8003504:	223e      	movs	r2, #62	; 0x3e
 8003506:	2005      	movs	r0, #5
 8003508:	f7fd fed0 	bl	80012ac <GFX_DrawChar>
 800350c:	e03d      	b.n	800358a <StateIndicator+0x172>
		else if(menu->menu_state == 0 && menu->name == BackStr)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d113      	bne.n	8003540 <StateIndicator+0x128>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a1e      	ldr	r2, [pc, #120]	; (8003598 <StateIndicator+0x180>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d10e      	bne.n	8003540 <StateIndicator+0x128>
			GFX_DrawChar(5, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 1, '<', WHITE, 0);
 8003522:	78fa      	ldrb	r2, [r7, #3]
 8003524:	4613      	mov	r3, r2
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	4413      	add	r3, r2
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	f103 010a 	add.w	r1, r3, #10
 8003530:	2300      	movs	r3, #0
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	2301      	movs	r3, #1
 8003536:	223c      	movs	r2, #60	; 0x3c
 8003538:	2005      	movs	r0, #5
 800353a:	f7fd feb7 	bl	80012ac <GFX_DrawChar>
 800353e:	e024      	b.n	800358a <StateIndicator+0x172>
		else if(menu->menu_state == 1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d10c      	bne.n	8003564 <StateIndicator+0x14c>
			GFX_DrawFillCircle(10, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 8, 4, WHITE);
 800354a:	78fa      	ldrb	r2, [r7, #3]
 800354c:	4613      	mov	r3, r2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4413      	add	r3, r2
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	f103 0111 	add.w	r1, r3, #17
 8003558:	2301      	movs	r3, #1
 800355a:	2204      	movs	r2, #4
 800355c:	200a      	movs	r0, #10
 800355e:	f7fe fa64 	bl	8001a2a <GFX_DrawFillCircle>
}
 8003562:	e012      	b.n	800358a <StateIndicator+0x172>
		else if(menu->menu_state == -1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f993 3018 	ldrsb.w	r3, [r3, #24]
 800356a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356e:	d10c      	bne.n	800358a <StateIndicator+0x172>
			GFX_DrawCircle(10, (pos*OLED_MENU_Y_SPACE) + OLED_MENU_Y_OFFSET + 8, 4, WHITE);
 8003570:	78fa      	ldrb	r2, [r7, #3]
 8003572:	4613      	mov	r3, r2
 8003574:	00db      	lsls	r3, r3, #3
 8003576:	4413      	add	r3, r2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	f103 0111 	add.w	r1, r3, #17
 800357e:	2301      	movs	r3, #1
 8003580:	2204      	movs	r2, #4
 8003582:	200a      	movs	r0, #10
 8003584:	f7fe f8b4 	bl	80016f0 <GFX_DrawCircle>
}
 8003588:	e7ff      	b.n	800358a <StateIndicator+0x172>
 800358a:	bf00      	nop
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	20000004 	.word	0x20000004
 8003598:	0801356c 	.word	0x0801356c

0800359c <Parser_TakeLine>:
		{PWM3, all, 1},
		{PWM4, all, 1},
};

void Parser_TakeLine(RingBuffer_t *Buff, uint8_t *Destination)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
	  uint8_t i = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]
	  uint8_t tmp = 0;
 80035aa:	2300      	movs	r3, #0
 80035ac:	73bb      	strb	r3, [r7, #14]
	do
	{
		 Ring_Buffer_Read(Buff, &tmp);
 80035ae:	f107 030e 	add.w	r3, r7, #14
 80035b2:	4619      	mov	r1, r3
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f86b 	bl	8003690 <Ring_Buffer_Read>
		 if(tmp == ENDLINE)
 80035ba:	7bbb      	ldrb	r3, [r7, #14]
 80035bc:	2b5e      	cmp	r3, #94	; 0x5e
 80035be:	d105      	bne.n	80035cc <Parser_TakeLine+0x30>
			{
			 Destination[i] = 0;
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	4413      	add	r3, r2
 80035c6:	2200      	movs	r2, #0
 80035c8:	701a      	strb	r2, [r3, #0]
 80035ca:	e004      	b.n	80035d6 <Parser_TakeLine+0x3a>
			}
		else
			{
			Destination[i] = tmp;
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	4413      	add	r3, r2
 80035d2:	7bba      	ldrb	r2, [r7, #14]
 80035d4:	701a      	strb	r2, [r3, #0]
			}

			i++;
 80035d6:	7bfb      	ldrb	r3, [r7, #15]
 80035d8:	3301      	adds	r3, #1
 80035da:	73fb      	strb	r3, [r7, #15]

	} while(tmp != ENDLINE);
 80035dc:	7bbb      	ldrb	r3, [r7, #14]
 80035de:	2b5e      	cmp	r3, #94	; 0x5e
 80035e0:	d1e5      	bne.n	80035ae <Parser_TakeLine+0x12>
}
 80035e2:	bf00      	nop
 80035e4:	bf00      	nop
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <Parser_parse>:




void Parser_parse(uint8_t * DataToParse)
{
 80035ec:	b590      	push	{r4, r7, lr}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
	char * ParsePointer = strtok((char*)DataToParse, "/");
 80035f4:	4923      	ldr	r1, [pc, #140]	; (8003684 <Parser_parse+0x98>)
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f00d fac4 	bl	8010b84 <strtok>
 80035fc:	6138      	str	r0, [r7, #16]
	uint8_t CommandID = atoi(ParsePointer);
 80035fe:	6938      	ldr	r0, [r7, #16]
 8003600:	f00c fe0a 	bl	8010218 <atoi>
 8003604:	4603      	mov	r3, r0
 8003606:	73fb      	strb	r3, [r7, #15]

	if(CommandMapper[CommandID].Action != NULL)
 8003608:	7bfa      	ldrb	r2, [r7, #15]
 800360a:	491f      	ldr	r1, [pc, #124]	; (8003688 <Parser_parse+0x9c>)
 800360c:	4613      	mov	r3, r2
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	4413      	add	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	440b      	add	r3, r1
 8003616:	3304      	adds	r3, #4
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d02e      	beq.n	800367c <Parser_parse+0x90>
	{
		for(uint8_t i = 0; i<CommandMapper[CommandID].CommandArgQ; i++)
 800361e:	2300      	movs	r3, #0
 8003620:	75fb      	strb	r3, [r7, #23]
 8003622:	e00f      	b.n	8003644 <Parser_parse+0x58>
		{
			char * ParsePointer = strtok(NULL, "/");
 8003624:	4917      	ldr	r1, [pc, #92]	; (8003684 <Parser_parse+0x98>)
 8003626:	2000      	movs	r0, #0
 8003628:	f00d faac 	bl	8010b84 <strtok>
 800362c:	60b8      	str	r0, [r7, #8]
			ReceivedCommandArgument[i] = atoi(ParsePointer);
 800362e:	7dfc      	ldrb	r4, [r7, #23]
 8003630:	68b8      	ldr	r0, [r7, #8]
 8003632:	f00c fdf1 	bl	8010218 <atoi>
 8003636:	4603      	mov	r3, r0
 8003638:	4a14      	ldr	r2, [pc, #80]	; (800368c <Parser_parse+0xa0>)
 800363a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		for(uint8_t i = 0; i<CommandMapper[CommandID].CommandArgQ; i++)
 800363e:	7dfb      	ldrb	r3, [r7, #23]
 8003640:	3301      	adds	r3, #1
 8003642:	75fb      	strb	r3, [r7, #23]
 8003644:	7bfa      	ldrb	r2, [r7, #15]
 8003646:	4910      	ldr	r1, [pc, #64]	; (8003688 <Parser_parse+0x9c>)
 8003648:	4613      	mov	r3, r2
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	4413      	add	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	3308      	adds	r3, #8
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	7dfa      	ldrb	r2, [r7, #23]
 8003658:	429a      	cmp	r2, r3
 800365a:	d3e3      	bcc.n	8003624 <Parser_parse+0x38>
		}

		CommandMapper[CommandID].Action(ReceivedCommandArgument[0], ReceivedCommandArgument[1], ReceivedCommandArgument[2]);
 800365c:	7bfa      	ldrb	r2, [r7, #15]
 800365e:	490a      	ldr	r1, [pc, #40]	; (8003688 <Parser_parse+0x9c>)
 8003660:	4613      	mov	r3, r2
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	4413      	add	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	3304      	adds	r3, #4
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a07      	ldr	r2, [pc, #28]	; (800368c <Parser_parse+0xa0>)
 8003670:	6810      	ldr	r0, [r2, #0]
 8003672:	4a06      	ldr	r2, [pc, #24]	; (800368c <Parser_parse+0xa0>)
 8003674:	6851      	ldr	r1, [r2, #4]
 8003676:	4a05      	ldr	r2, [pc, #20]	; (800368c <Parser_parse+0xa0>)
 8003678:	6892      	ldr	r2, [r2, #8]
 800367a:	4798      	blx	r3
	}
}
 800367c:	bf00      	nop
 800367e:	371c      	adds	r7, #28
 8003680:	46bd      	mov	sp, r7
 8003682:	bd90      	pop	{r4, r7, pc}
 8003684:	08013348 	.word	0x08013348
 8003688:	20000258 	.word	0x20000258
 800368c:	20001878 	.word	0x20001878

08003690 <Ring_Buffer_Read>:
 */
#include "main.h"
#include "ring_buffer.h"

RbStatus_t Ring_Buffer_Read(RingBuffer_t * Buff, uint8_t *value)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
	if(Buff->Head == Buff->Tail)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	881a      	ldrh	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	885b      	ldrh	r3, [r3, #2]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d101      	bne.n	80036aa <Ring_Buffer_Read+0x1a>
	{
		return RB_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e015      	b.n	80036d6 <Ring_Buffer_Read+0x46>
	}
	*value = Buff->Buffer[Buff->Tail];
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	885b      	ldrh	r3, [r3, #2]
 80036ae:	461a      	mov	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4413      	add	r3, r2
 80036b4:	791a      	ldrb	r2, [r3, #4]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	701a      	strb	r2, [r3, #0]

	Buff->Tail = (Buff->Tail + 1) % RING_BUFFER_SIZE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	885b      	ldrh	r3, [r3, #2]
 80036be:	3301      	adds	r3, #1
 80036c0:	425a      	negs	r2, r3
 80036c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036c6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80036ca:	bf58      	it	pl
 80036cc:	4253      	negpl	r3, r2
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr

080036e0 <Ring_Buffer_Write>:

RbStatus_t Ring_Buffer_Write(RingBuffer_t * Buff, uint8_t value)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	70fb      	strb	r3, [r7, #3]
	uint16_t Head_tmp = (Buff->Head + 1) % RING_BUFFER_SIZE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	3301      	adds	r3, #1
 80036f2:	425a      	negs	r2, r3
 80036f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036f8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80036fc:	bf58      	it	pl
 80036fe:	4253      	negpl	r3, r2
 8003700:	81fb      	strh	r3, [r7, #14]

	if(Head_tmp == Buff->Tail)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	885b      	ldrh	r3, [r3, #2]
 8003706:	89fa      	ldrh	r2, [r7, #14]
 8003708:	429a      	cmp	r2, r3
 800370a:	d101      	bne.n	8003710 <Ring_Buffer_Write+0x30>
	{
		return RB_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e00a      	b.n	8003726 <Ring_Buffer_Write+0x46>
	}
	Buff->Buffer[Buff->Head] = value;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4413      	add	r3, r2
 800371a:	78fa      	ldrb	r2, [r7, #3]
 800371c:	711a      	strb	r2, [r3, #4]
	Buff->Head = Head_tmp;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	89fa      	ldrh	r2, [r7, #14]
 8003722:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr

08003730 <Ring_Buffer_Flush>:

void Ring_Buffer_Flush(RingBuffer_t * Buff)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	Buff->Head = 0;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	801a      	strh	r2, [r3, #0]
	Buff->Tail = 0;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	805a      	strh	r2, [r3, #2]
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	bc80      	pop	{r7}
 800374c:	4770      	bx	lr
	...

08003750 <SSD1306_Command>:

static uint8_t buffer[SSD1306_BUFFER_SIZE];
static uint8_t buffer_disp[SSD1306_BUFFER_SIZE];

static void SSD1306_Command(uint8_t Command)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af04      	add	r7, sp, #16
 8003756:	4603      	mov	r3, r0
 8003758:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADRESS<<1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 800375a:	4b09      	ldr	r3, [pc, #36]	; (8003780 <SSD1306_Command+0x30>)
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003762:	9302      	str	r3, [sp, #8]
 8003764:	2301      	movs	r3, #1
 8003766:	9301      	str	r3, [sp, #4]
 8003768:	1dfb      	adds	r3, r7, #7
 800376a:	9300      	str	r3, [sp, #0]
 800376c:	2301      	movs	r3, #1
 800376e:	2200      	movs	r2, #0
 8003770:	2178      	movs	r1, #120	; 0x78
 8003772:	f002 fbbd 	bl	8005ef0 <HAL_I2C_Mem_Write>
}
 8003776:	bf00      	nop
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	200018b8 	.word	0x200018b8

08003784 <SSD1306_Data>:

static void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af02      	add	r7, sp, #8
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	807b      	strh	r3, [r7, #2]
#ifdef SSD1306_USE_DMA

	if(oled_i2c -> hdmatx -> State == HAL_DMA_STATE_READY)
 8003790:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <SSD1306_Data+0x3c>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003796:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b01      	cmp	r3, #1
 800379e:	d10a      	bne.n	80037b6 <SSD1306_Data+0x32>
	{
		HAL_I2C_Mem_Write_DMA(oled_i2c, (SSD1306_ADRESS<<1), 0x40, 1, Data, Size);
 80037a0:	4b07      	ldr	r3, [pc, #28]	; (80037c0 <SSD1306_Data+0x3c>)
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	887b      	ldrh	r3, [r7, #2]
 80037a6:	9301      	str	r3, [sp, #4]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	2301      	movs	r3, #1
 80037ae:	2240      	movs	r2, #64	; 0x40
 80037b0:	2178      	movs	r1, #120	; 0x78
 80037b2:	f002 fc97 	bl	80060e4 <HAL_I2C_Mem_Write_DMA>
	}
#else
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADRESS<<1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
#endif
}
 80037b6:	bf00      	nop
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	200018b8 	.word	0x200018b8

080037c4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	80fb      	strh	r3, [r7, #6]
 80037ce:	460b      	mov	r3, r1
 80037d0:	80bb      	strh	r3, [r7, #4]
 80037d2:	4613      	mov	r3, r2
 80037d4:	70fb      	strb	r3, [r7, #3]
	if((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 80037d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	db79      	blt.n	80038d2 <SSD1306_DrawPixel+0x10e>
 80037de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037e2:	2b7f      	cmp	r3, #127	; 0x7f
 80037e4:	dc75      	bgt.n	80038d2 <SSD1306_DrawPixel+0x10e>
 80037e6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	db71      	blt.n	80038d2 <SSD1306_DrawPixel+0x10e>
 80037ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80037f2:	2b3f      	cmp	r3, #63	; 0x3f
 80037f4:	dc6d      	bgt.n	80038d2 <SSD1306_DrawPixel+0x10e>
	  return;

    switch(Color)
 80037f6:	78fb      	ldrb	r3, [r7, #3]
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d049      	beq.n	8003890 <SSD1306_DrawPixel+0xcc>
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	dc69      	bgt.n	80038d4 <SSD1306_DrawPixel+0x110>
 8003800:	2b00      	cmp	r3, #0
 8003802:	d022      	beq.n	800384a <SSD1306_DrawPixel+0x86>
 8003804:	2b01      	cmp	r3, #1
 8003806:	d165      	bne.n	80038d4 <SSD1306_DrawPixel+0x110>
    {
    case SSD1306_WHITE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 8003808:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800380c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	da00      	bge.n	8003816 <SSD1306_DrawPixel+0x52>
 8003814:	3307      	adds	r3, #7
 8003816:	10db      	asrs	r3, r3, #3
 8003818:	b218      	sxth	r0, r3
 800381a:	4603      	mov	r3, r0
 800381c:	01db      	lsls	r3, r3, #7
 800381e:	4413      	add	r3, r2
 8003820:	4a2e      	ldr	r2, [pc, #184]	; (80038dc <SSD1306_DrawPixel+0x118>)
 8003822:	5cd3      	ldrb	r3, [r2, r3]
 8003824:	b25a      	sxtb	r2, r3
 8003826:	88bb      	ldrh	r3, [r7, #4]
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	2101      	movs	r1, #1
 800382e:	fa01 f303 	lsl.w	r3, r1, r3
 8003832:	b25b      	sxtb	r3, r3
 8003834:	4313      	orrs	r3, r2
 8003836:	b259      	sxtb	r1, r3
 8003838:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800383c:	4603      	mov	r3, r0
 800383e:	01db      	lsls	r3, r3, #7
 8003840:	4413      	add	r3, r2
 8003842:	b2c9      	uxtb	r1, r1
 8003844:	4a25      	ldr	r2, [pc, #148]	; (80038dc <SSD1306_DrawPixel+0x118>)
 8003846:	54d1      	strb	r1, [r2, r3]
      break;
 8003848:	e044      	b.n	80038d4 <SSD1306_DrawPixel+0x110>
    case SSD1306_BLACK:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 800384a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800384e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	da00      	bge.n	8003858 <SSD1306_DrawPixel+0x94>
 8003856:	3307      	adds	r3, #7
 8003858:	10db      	asrs	r3, r3, #3
 800385a:	b218      	sxth	r0, r3
 800385c:	4603      	mov	r3, r0
 800385e:	01db      	lsls	r3, r3, #7
 8003860:	4413      	add	r3, r2
 8003862:	4a1e      	ldr	r2, [pc, #120]	; (80038dc <SSD1306_DrawPixel+0x118>)
 8003864:	5cd3      	ldrb	r3, [r2, r3]
 8003866:	b25a      	sxtb	r2, r3
 8003868:	88bb      	ldrh	r3, [r7, #4]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	2101      	movs	r1, #1
 8003870:	fa01 f303 	lsl.w	r3, r1, r3
 8003874:	b25b      	sxtb	r3, r3
 8003876:	43db      	mvns	r3, r3
 8003878:	b25b      	sxtb	r3, r3
 800387a:	4013      	ands	r3, r2
 800387c:	b259      	sxtb	r1, r3
 800387e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003882:	4603      	mov	r3, r0
 8003884:	01db      	lsls	r3, r3, #7
 8003886:	4413      	add	r3, r2
 8003888:	b2c9      	uxtb	r1, r1
 800388a:	4a14      	ldr	r2, [pc, #80]	; (80038dc <SSD1306_DrawPixel+0x118>)
 800388c:	54d1      	strb	r1, [r2, r3]
      break;
 800388e:	e021      	b.n	80038d4 <SSD1306_DrawPixel+0x110>
    case SSD1306_INVERSE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 8003890:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003894:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	da00      	bge.n	800389e <SSD1306_DrawPixel+0xda>
 800389c:	3307      	adds	r3, #7
 800389e:	10db      	asrs	r3, r3, #3
 80038a0:	b218      	sxth	r0, r3
 80038a2:	4603      	mov	r3, r0
 80038a4:	01db      	lsls	r3, r3, #7
 80038a6:	4413      	add	r3, r2
 80038a8:	4a0c      	ldr	r2, [pc, #48]	; (80038dc <SSD1306_DrawPixel+0x118>)
 80038aa:	5cd3      	ldrb	r3, [r2, r3]
 80038ac:	b25a      	sxtb	r2, r3
 80038ae:	88bb      	ldrh	r3, [r7, #4]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	2101      	movs	r1, #1
 80038b6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ba:	b25b      	sxtb	r3, r3
 80038bc:	4053      	eors	r3, r2
 80038be:	b259      	sxtb	r1, r3
 80038c0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80038c4:	4603      	mov	r3, r0
 80038c6:	01db      	lsls	r3, r3, #7
 80038c8:	4413      	add	r3, r2
 80038ca:	b2c9      	uxtb	r1, r1
 80038cc:	4a03      	ldr	r2, [pc, #12]	; (80038dc <SSD1306_DrawPixel+0x118>)
 80038ce:	54d1      	strb	r1, [r2, r3]
      break;
 80038d0:	e000      	b.n	80038d4 <SSD1306_DrawPixel+0x110>
	  return;
 80038d2:	bf00      	nop
    }
}
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	200018c0 	.word	0x200018c0

080038e0 <SSD1306_Clear>:


void SSD1306_Clear(uint8_t Color)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	4603      	mov	r3, r0
 80038e8:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 80038ea:	79fb      	ldrb	r3, [r7, #7]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d008      	beq.n	8003902 <SSD1306_Clear+0x22>
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d10d      	bne.n	8003910 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(buffer, 0xff, SSD1306_BUFFER_SIZE);
 80038f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038f8:	21ff      	movs	r1, #255	; 0xff
 80038fa:	4807      	ldr	r0, [pc, #28]	; (8003918 <SSD1306_Clear+0x38>)
 80038fc:	f00c fcba 	bl	8010274 <memset>
		break;
 8003900:	e006      	b.n	8003910 <SSD1306_Clear+0x30>
	case BLACK:
		memset(buffer, 0x00, SSD1306_BUFFER_SIZE);
 8003902:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003906:	2100      	movs	r1, #0
 8003908:	4803      	ldr	r0, [pc, #12]	; (8003918 <SSD1306_Clear+0x38>)
 800390a:	f00c fcb3 	bl	8010274 <memset>
		break;
 800390e:	bf00      	nop
	}
}
 8003910:	bf00      	nop
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	200018c0 	.word	0x200018c0

0800391c <SSD1306_Display>:

void SSD1306_Display(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_PAGEADDR);
 8003920:	2022      	movs	r0, #34	; 0x22
 8003922:	f7ff ff15 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0);                      // Page start address
 8003926:	2000      	movs	r0, #0
 8003928:	f7ff ff12 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0xFF);                   // Page end (not really, but works here)
 800392c:	20ff      	movs	r0, #255	; 0xff
 800392e:	f7ff ff0f 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR);
 8003932:	2021      	movs	r0, #33	; 0x21
 8003934:	f7ff ff0c 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0); // Column start address
 8003938:	2000      	movs	r0, #0
 800393a:	f7ff ff09 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
 800393e:	207f      	movs	r0, #127	; 0x7f
 8003940:	f7ff ff06 	bl	8003750 <SSD1306_Command>

#ifdef SSD1306_USE_DMA_DOUBLE_BUFFERING
	HAL_DMA_Start_IT(&hdma_memtomem_dma2_channel1, (uint32_t*)buffer, (uint32_t*)buffer_disp, SSD1306_BUFFER_SIZE);
 8003944:	4904      	ldr	r1, [pc, #16]	; (8003958 <SSD1306_Display+0x3c>)
 8003946:	4a05      	ldr	r2, [pc, #20]	; (800395c <SSD1306_Display+0x40>)
 8003948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800394c:	4804      	ldr	r0, [pc, #16]	; (8003960 <SSD1306_Display+0x44>)
 800394e:	f001 fbbd 	bl	80050cc <HAL_DMA_Start_IT>

	SSD1306_Data(buffer_disp, SSD1306_BUFFER_SIZE);
#endif


}
 8003952:	bf00      	nop
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	200018c0 	.word	0x200018c0
 800395c:	20001cc0 	.word	0x20001cc0
 8003960:	20000688 	.word	0x20000688

08003964 <XferCpltCallback>:
#ifdef SSD1306_USE_DMA_DOUBLE_BUFFERING
static void XferCpltCallback(DMA_HandleTypeDef *hdma)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
	if(hdma->Instance == oled_buff_dma->Instance)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	4b06      	ldr	r3, [pc, #24]	; (800398c <XferCpltCallback+0x28>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	429a      	cmp	r2, r3
 8003978:	d104      	bne.n	8003984 <XferCpltCallback+0x20>
	{
		SSD1306_Data(buffer_disp, SSD1306_BUFFER_SIZE);
 800397a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800397e:	4804      	ldr	r0, [pc, #16]	; (8003990 <XferCpltCallback+0x2c>)
 8003980:	f7ff ff00 	bl	8003784 <SSD1306_Data>
	}
}
 8003984:	bf00      	nop
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	200018bc 	.word	0x200018bc
 8003990:	20001cc0 	.word	0x20001cc0

08003994 <SSD1306_Init>:
#endif


#ifdef SSD1306_USE_DMA_DOUBLE_BUFFERING
HAL_StatusTypeDef SSD1306_Init(I2C_HandleTypeDef *i2c, DMA_HandleTypeDef *dma)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
	oled_i2c = i2c;
 800399e:	4a35      	ldr	r2, [pc, #212]	; (8003a74 <SSD1306_Init+0xe0>)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6013      	str	r3, [r2, #0]
	oled_buff_dma = dma;
 80039a4:	4a34      	ldr	r2, [pc, #208]	; (8003a78 <SSD1306_Init+0xe4>)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	6013      	str	r3, [r2, #0]

	if(HAL_I2C_IsDeviceReady(oled_i2c, (SSD1306_ADRESS<<1), OLED_TRIALS, 10) != HAL_OK)
 80039aa:	4b32      	ldr	r3, [pc, #200]	; (8003a74 <SSD1306_Init+0xe0>)
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	230a      	movs	r3, #10
 80039b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039b4:	2178      	movs	r1, #120	; 0x78
 80039b6:	f002 fceb 	bl	8006390 <HAL_I2C_IsDeviceReady>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <SSD1306_Init+0x30>
	{
		return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e052      	b.n	8003a6a <SSD1306_Init+0xd6>
	}


	SSD1306_Command(SSD1306_DISPLAYOFF);
 80039c4:	20ae      	movs	r0, #174	; 0xae
 80039c6:	f7ff fec3 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 80039ca:	20d5      	movs	r0, #213	; 0xd5
 80039cc:	f7ff fec0 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0x80);
 80039d0:	2080      	movs	r0, #128	; 0x80
 80039d2:	f7ff febd 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETMULTIPLEX);
 80039d6:	20a8      	movs	r0, #168	; 0xa8
 80039d8:	f7ff feba 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 80039dc:	203f      	movs	r0, #63	; 0x3f
 80039de:	f7ff feb7 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 80039e2:	20d3      	movs	r0, #211	; 0xd3
 80039e4:	f7ff feb4 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0x00);
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7ff feb1 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 80039ee:	2040      	movs	r0, #64	; 0x40
 80039f0:	f7ff feae 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_CHARGEPUMP);
 80039f4:	208d      	movs	r0, #141	; 0x8d
 80039f6:	f7ff feab 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0x14);
 80039fa:	2014      	movs	r0, #20
 80039fc:	f7ff fea8 	bl	8003750 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE); // 0x20
 8003a00:	2020      	movs	r0, #32
 8003a02:	f7ff fea5 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0x00); // 0x0 act like ks0108
 8003a06:	2000      	movs	r0, #0
 8003a08:	f7ff fea2 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8003a0c:	20a1      	movs	r0, #161	; 0xa1
 8003a0e:	f7ff fe9f 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 8003a12:	20c8      	movs	r0, #200	; 0xc8
 8003a14:	f7ff fe9c 	bl	8003750 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8003a18:	20da      	movs	r0, #218	; 0xda
 8003a1a:	f7ff fe99 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0x12);
 8003a1e:	2012      	movs	r0, #18
 8003a20:	f7ff fe96 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 8003a24:	2081      	movs	r0, #129	; 0x81
 8003a26:	f7ff fe93 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0xFF);
 8003a2a:	20ff      	movs	r0, #255	; 0xff
 8003a2c:	f7ff fe90 	bl	8003750 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8003a30:	20d9      	movs	r0, #217	; 0xd9
 8003a32:	f7ff fe8d 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0xF1);
 8003a36:	20f1      	movs	r0, #241	; 0xf1
 8003a38:	f7ff fe8a 	bl	8003750 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8003a3c:	20db      	movs	r0, #219	; 0xdb
 8003a3e:	f7ff fe87 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(0x40);
 8003a42:	2040      	movs	r0, #64	; 0x40
 8003a44:	f7ff fe84 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 8003a48:	20a4      	movs	r0, #164	; 0xa4
 8003a4a:	f7ff fe81 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8003a4e:	20a6      	movs	r0, #166	; 0xa6
 8003a50:	f7ff fe7e 	bl	8003750 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 8003a54:	202e      	movs	r0, #46	; 0x2e
 8003a56:	f7ff fe7b 	bl	8003750 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON);
 8003a5a:	20af      	movs	r0, #175	; 0xaf
 8003a5c:	f7ff fe78 	bl	8003750 <SSD1306_Command>

	/*
	 * Bufforing DMA Cplt Callback
	 */
	oled_buff_dma->XferCpltCallback = XferCpltCallback;
 8003a60:	4b05      	ldr	r3, [pc, #20]	; (8003a78 <SSD1306_Init+0xe4>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a05      	ldr	r2, [pc, #20]	; (8003a7c <SSD1306_Init+0xe8>)
 8003a66:	629a      	str	r2, [r3, #40]	; 0x28
	return HAL_OK;
 8003a68:	2300      	movs	r3, #0

}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	200018b8 	.word	0x200018b8
 8003a78:	200018bc 	.word	0x200018bc
 8003a7c:	08003965 	.word	0x08003965

08003a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003a86:	4b15      	ldr	r3, [pc, #84]	; (8003adc <HAL_MspInit+0x5c>)
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	4a14      	ldr	r2, [pc, #80]	; (8003adc <HAL_MspInit+0x5c>)
 8003a8c:	f043 0301 	orr.w	r3, r3, #1
 8003a90:	6193      	str	r3, [r2, #24]
 8003a92:	4b12      	ldr	r3, [pc, #72]	; (8003adc <HAL_MspInit+0x5c>)
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	60bb      	str	r3, [r7, #8]
 8003a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a9e:	4b0f      	ldr	r3, [pc, #60]	; (8003adc <HAL_MspInit+0x5c>)
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	4a0e      	ldr	r2, [pc, #56]	; (8003adc <HAL_MspInit+0x5c>)
 8003aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa8:	61d3      	str	r3, [r2, #28]
 8003aaa:	4b0c      	ldr	r3, [pc, #48]	; (8003adc <HAL_MspInit+0x5c>)
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab2:	607b      	str	r3, [r7, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <HAL_MspInit+0x60>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003aca:	60fb      	str	r3, [r7, #12]
 8003acc:	4a04      	ldr	r2, [pc, #16]	; (8003ae0 <HAL_MspInit+0x60>)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ad2:	bf00      	nop
 8003ad4:	3714      	adds	r7, #20
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	40010000 	.word	0x40010000

08003ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ae8:	e7fe      	b.n	8003ae8 <NMI_Handler+0x4>

08003aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003aea:	b480      	push	{r7}
 8003aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aee:	e7fe      	b.n	8003aee <HardFault_Handler+0x4>

08003af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003af4:	e7fe      	b.n	8003af4 <MemManage_Handler+0x4>

08003af6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003af6:	b480      	push	{r7}
 8003af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003afa:	e7fe      	b.n	8003afa <BusFault_Handler+0x4>

08003afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b00:	e7fe      	b.n	8003b00 <UsageFault_Handler+0x4>

08003b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b02:	b480      	push	{r7}
 8003b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b06:	bf00      	nop
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bc80      	pop	{r7}
 8003b0c:	4770      	bx	lr

08003b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b12:	bf00      	nop
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bc80      	pop	{r7}
 8003b18:	4770      	bx	lr

08003b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b1e:	bf00      	nop
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b2a:	f000 fc67 	bl	80043fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b2e:	bf00      	nop
 8003b30:	bd80      	pop	{r7, pc}
	...

08003b34 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003b38:	4802      	ldr	r0, [pc, #8]	; (8003b44 <DMA1_Channel1_IRQHandler+0x10>)
 8003b3a:	f001 fc2f 	bl	800539c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003b3e:	bf00      	nop
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	20000644 	.word	0x20000644

08003b48 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003b4c:	4802      	ldr	r0, [pc, #8]	; (8003b58 <DMA1_Channel6_IRQHandler+0x10>)
 8003b4e:	f001 fc25 	bl	800539c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003b52:	bf00      	nop
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	20000764 	.word	0x20000764

08003b5c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003b60:	4802      	ldr	r0, [pc, #8]	; (8003b6c <DMA1_Channel7_IRQHandler+0x10>)
 8003b62:	f001 fc1b 	bl	800539c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8003b66:	bf00      	nop
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	20000720 	.word	0x20000720

08003b70 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003b74:	4802      	ldr	r0, [pc, #8]	; (8003b80 <ADC1_2_IRQHandler+0x10>)
 8003b76:	f000 fe49 	bl	800480c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003b7a:	bf00      	nop
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	20000614 	.word	0x20000614

08003b84 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003b88:	4802      	ldr	r0, [pc, #8]	; (8003b94 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8003b8a:	f004 fd88 	bl	800869e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8003b8e:	bf00      	nop
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20002ef8 	.word	0x20002ef8

08003b98 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003b9c:	4802      	ldr	r0, [pc, #8]	; (8003ba8 <I2C1_EV_IRQHandler+0x10>)
 8003b9e:	f002 fd25 	bl	80065ec <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003ba2:	bf00      	nop
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	200006cc 	.word	0x200006cc

08003bac <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_channel1);
 8003bb0:	4802      	ldr	r0, [pc, #8]	; (8003bbc <DMA2_Channel1_IRQHandler+0x10>)
 8003bb2:	f001 fbf3 	bl	800539c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8003bb6:	bf00      	nop
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000688 	.word	0x20000688

08003bc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  return 1;
 8003bc4:	2301      	movs	r3, #1
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr

08003bce <_kill>:

int _kill(int pid, int sig)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b082      	sub	sp, #8
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
 8003bd6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003bd8:	f00c fb22 	bl	8010220 <__errno>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2216      	movs	r2, #22
 8003be0:	601a      	str	r2, [r3, #0]
  return -1;
 8003be2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <_exit>:

void _exit (int status)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003bf6:	f04f 31ff 	mov.w	r1, #4294967295
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff ffe7 	bl	8003bce <_kill>
  while (1) {}    /* Make sure we hang here */
 8003c00:	e7fe      	b.n	8003c00 <_exit+0x12>

08003c02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b086      	sub	sp, #24
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c0e:	2300      	movs	r3, #0
 8003c10:	617b      	str	r3, [r7, #20]
 8003c12:	e00a      	b.n	8003c2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c14:	f3af 8000 	nop.w
 8003c18:	4601      	mov	r1, r0
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	60ba      	str	r2, [r7, #8]
 8003c20:	b2ca      	uxtb	r2, r1
 8003c22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	3301      	adds	r3, #1
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	dbf0      	blt.n	8003c14 <_read+0x12>
  }

  return len;
 8003c32:	687b      	ldr	r3, [r7, #4]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c48:	2300      	movs	r3, #0
 8003c4a:	617b      	str	r3, [r7, #20]
 8003c4c:	e009      	b.n	8003c62 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	60ba      	str	r2, [r7, #8]
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	dbf1      	blt.n	8003c4e <_write+0x12>
  }
  return len;
 8003c6a:	687b      	ldr	r3, [r7, #4]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <_close>:

int _close(int file)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bc80      	pop	{r7}
 8003c88:	4770      	bx	lr

08003c8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
 8003c92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c9a:	605a      	str	r2, [r3, #4]
  return 0;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bc80      	pop	{r7}
 8003ca6:	4770      	bx	lr

08003ca8 <_isatty>:

int _isatty(int file)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003cb0:	2301      	movs	r3, #1
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr

08003cbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b085      	sub	sp, #20
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr

08003cd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003cdc:	4a14      	ldr	r2, [pc, #80]	; (8003d30 <_sbrk+0x5c>)
 8003cde:	4b15      	ldr	r3, [pc, #84]	; (8003d34 <_sbrk+0x60>)
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ce8:	4b13      	ldr	r3, [pc, #76]	; (8003d38 <_sbrk+0x64>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d102      	bne.n	8003cf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003cf0:	4b11      	ldr	r3, [pc, #68]	; (8003d38 <_sbrk+0x64>)
 8003cf2:	4a12      	ldr	r2, [pc, #72]	; (8003d3c <_sbrk+0x68>)
 8003cf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003cf6:	4b10      	ldr	r3, [pc, #64]	; (8003d38 <_sbrk+0x64>)
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d207      	bcs.n	8003d14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d04:	f00c fa8c 	bl	8010220 <__errno>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	220c      	movs	r2, #12
 8003d0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d12:	e009      	b.n	8003d28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d14:	4b08      	ldr	r3, [pc, #32]	; (8003d38 <_sbrk+0x64>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d1a:	4b07      	ldr	r3, [pc, #28]	; (8003d38 <_sbrk+0x64>)
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4413      	add	r3, r2
 8003d22:	4a05      	ldr	r2, [pc, #20]	; (8003d38 <_sbrk+0x64>)
 8003d24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d26:	68fb      	ldr	r3, [r7, #12]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	20010000 	.word	0x20010000
 8003d34:	00001000 	.word	0x00001000
 8003d38:	200020c0 	.word	0x200020c0
 8003d3c:	20003418 	.word	0x20003418

08003d40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d44:	bf00      	nop
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bc80      	pop	{r7}
 8003d4a:	4770      	bx	lr

08003d4c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b08e      	sub	sp, #56	; 0x38
 8003d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	609a      	str	r2, [r3, #8]
 8003d5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d60:	f107 0320 	add.w	r3, r7, #32
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d6a:	1d3b      	adds	r3, r7, #4
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	605a      	str	r2, [r3, #4]
 8003d72:	609a      	str	r2, [r3, #8]
 8003d74:	60da      	str	r2, [r3, #12]
 8003d76:	611a      	str	r2, [r3, #16]
 8003d78:	615a      	str	r2, [r3, #20]
 8003d7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d7c:	4b2c      	ldr	r3, [pc, #176]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003d7e:	4a2d      	ldr	r2, [pc, #180]	; (8003e34 <MX_TIM3_Init+0xe8>)
 8003d80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003d82:	4b2b      	ldr	r3, [pc, #172]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d88:	4b29      	ldr	r3, [pc, #164]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003d8e:	4b28      	ldr	r3, [pc, #160]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003d90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d96:	4b26      	ldr	r3, [pc, #152]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d9c:	4b24      	ldr	r3, [pc, #144]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003da2:	4823      	ldr	r0, [pc, #140]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003da4:	f006 fd8c 	bl	800a8c0 <HAL_TIM_Base_Init>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003dae:	f7fe ffa7 	bl	8002d00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003db6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003db8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	481c      	ldr	r0, [pc, #112]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003dc0:	f006 ffa2 	bl	800ad08 <HAL_TIM_ConfigClockSource>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003dca:	f7fe ff99 	bl	8002d00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003dce:	4818      	ldr	r0, [pc, #96]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003dd0:	f006 fdc5 	bl	800a95e <HAL_TIM_PWM_Init>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003dda:	f7fe ff91 	bl	8002d00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dde:	2300      	movs	r3, #0
 8003de0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003de2:	2300      	movs	r3, #0
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003de6:	f107 0320 	add.w	r3, r7, #32
 8003dea:	4619      	mov	r1, r3
 8003dec:	4810      	ldr	r0, [pc, #64]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003dee:	f007 fb33 	bl	800b458 <HAL_TIMEx_MasterConfigSynchronization>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003df8:	f7fe ff82 	bl	8002d00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003dfc:	2360      	movs	r3, #96	; 0x60
 8003dfe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003e00:	2300      	movs	r3, #0
 8003e02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e04:	2300      	movs	r3, #0
 8003e06:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003e0c:	1d3b      	adds	r3, r7, #4
 8003e0e:	2200      	movs	r2, #0
 8003e10:	4619      	mov	r1, r3
 8003e12:	4807      	ldr	r0, [pc, #28]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003e14:	f006 feb6 	bl	800ab84 <HAL_TIM_PWM_ConfigChannel>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003e1e:	f7fe ff6f 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003e22:	4803      	ldr	r0, [pc, #12]	; (8003e30 <MX_TIM3_Init+0xe4>)
 8003e24:	f000 f8d4 	bl	8003fd0 <HAL_TIM_MspPostInit>

}
 8003e28:	bf00      	nop
 8003e2a:	3738      	adds	r7, #56	; 0x38
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	200020c4 	.word	0x200020c4
 8003e34:	40000400 	.word	0x40000400

08003e38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b08e      	sub	sp, #56	; 0x38
 8003e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e42:	2200      	movs	r2, #0
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	605a      	str	r2, [r3, #4]
 8003e48:	609a      	str	r2, [r3, #8]
 8003e4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e4c:	f107 0320 	add.w	r3, r7, #32
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003e56:	1d3b      	adds	r3, r7, #4
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	605a      	str	r2, [r3, #4]
 8003e5e:	609a      	str	r2, [r3, #8]
 8003e60:	60da      	str	r2, [r3, #12]
 8003e62:	611a      	str	r2, [r3, #16]
 8003e64:	615a      	str	r2, [r3, #20]
 8003e66:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003e68:	4b3e      	ldr	r3, [pc, #248]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003e6a:	4a3f      	ldr	r2, [pc, #252]	; (8003f68 <MX_TIM4_Init+0x130>)
 8003e6c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 719;
 8003e6e:	4b3d      	ldr	r3, [pc, #244]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003e70:	f240 22cf 	movw	r2, #719	; 0x2cf
 8003e74:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e76:	4b3b      	ldr	r3, [pc, #236]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8003e7c:	4b39      	ldr	r3, [pc, #228]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003e7e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003e82:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e84:	4b37      	ldr	r3, [pc, #220]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e8a:	4b36      	ldr	r3, [pc, #216]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003e90:	4834      	ldr	r0, [pc, #208]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003e92:	f006 fd15 	bl	800a8c0 <HAL_TIM_Base_Init>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8003e9c:	f7fe ff30 	bl	8002d00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ea4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003ea6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003eaa:	4619      	mov	r1, r3
 8003eac:	482d      	ldr	r0, [pc, #180]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003eae:	f006 ff2b 	bl	800ad08 <HAL_TIM_ConfigClockSource>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8003eb8:	f7fe ff22 	bl	8002d00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003ebc:	4829      	ldr	r0, [pc, #164]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003ebe:	f006 fd4e 	bl	800a95e <HAL_TIM_PWM_Init>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d001      	beq.n	8003ecc <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8003ec8:	f7fe ff1a 	bl	8002d00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003ed4:	f107 0320 	add.w	r3, r7, #32
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4822      	ldr	r0, [pc, #136]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003edc:	f007 fabc 	bl	800b458 <HAL_TIMEx_MasterConfigSynchronization>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8003ee6:	f7fe ff0b 	bl	8002d00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003eea:	2360      	movs	r3, #96	; 0x60
 8003eec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 499;
 8003eee:	f240 13f3 	movw	r3, #499	; 0x1f3
 8003ef2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003efc:	1d3b      	adds	r3, r7, #4
 8003efe:	2200      	movs	r2, #0
 8003f00:	4619      	mov	r1, r3
 8003f02:	4818      	ldr	r0, [pc, #96]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003f04:	f006 fe3e 	bl	800ab84 <HAL_TIM_PWM_ConfigChannel>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d001      	beq.n	8003f12 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8003f0e:	f7fe fef7 	bl	8002d00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f12:	1d3b      	adds	r3, r7, #4
 8003f14:	2204      	movs	r2, #4
 8003f16:	4619      	mov	r1, r3
 8003f18:	4812      	ldr	r0, [pc, #72]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003f1a:	f006 fe33 	bl	800ab84 <HAL_TIM_PWM_ConfigChannel>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d001      	beq.n	8003f28 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8003f24:	f7fe feec 	bl	8002d00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003f28:	1d3b      	adds	r3, r7, #4
 8003f2a:	2208      	movs	r2, #8
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	480d      	ldr	r0, [pc, #52]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003f30:	f006 fe28 	bl	800ab84 <HAL_TIM_PWM_ConfigChannel>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8003f3a:	f7fe fee1 	bl	8002d00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f3e:	1d3b      	adds	r3, r7, #4
 8003f40:	220c      	movs	r2, #12
 8003f42:	4619      	mov	r1, r3
 8003f44:	4807      	ldr	r0, [pc, #28]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003f46:	f006 fe1d 	bl	800ab84 <HAL_TIM_PWM_ConfigChannel>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8003f50:	f7fe fed6 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003f54:	4803      	ldr	r0, [pc, #12]	; (8003f64 <MX_TIM4_Init+0x12c>)
 8003f56:	f000 f83b 	bl	8003fd0 <HAL_TIM_MspPostInit>

}
 8003f5a:	bf00      	nop
 8003f5c:	3738      	adds	r7, #56	; 0x38
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	2000210c 	.word	0x2000210c
 8003f68:	40000800 	.word	0x40000800

08003f6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a12      	ldr	r2, [pc, #72]	; (8003fc4 <HAL_TIM_Base_MspInit+0x58>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d10c      	bne.n	8003f98 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f7e:	4b12      	ldr	r3, [pc, #72]	; (8003fc8 <HAL_TIM_Base_MspInit+0x5c>)
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	4a11      	ldr	r2, [pc, #68]	; (8003fc8 <HAL_TIM_Base_MspInit+0x5c>)
 8003f84:	f043 0302 	orr.w	r3, r3, #2
 8003f88:	61d3      	str	r3, [r2, #28]
 8003f8a:	4b0f      	ldr	r3, [pc, #60]	; (8003fc8 <HAL_TIM_Base_MspInit+0x5c>)
 8003f8c:	69db      	ldr	r3, [r3, #28]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	60fb      	str	r3, [r7, #12]
 8003f94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003f96:	e010      	b.n	8003fba <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM4)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a0b      	ldr	r2, [pc, #44]	; (8003fcc <HAL_TIM_Base_MspInit+0x60>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d10b      	bne.n	8003fba <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003fa2:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <HAL_TIM_Base_MspInit+0x5c>)
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	4a08      	ldr	r2, [pc, #32]	; (8003fc8 <HAL_TIM_Base_MspInit+0x5c>)
 8003fa8:	f043 0304 	orr.w	r3, r3, #4
 8003fac:	61d3      	str	r3, [r2, #28]
 8003fae:	4b06      	ldr	r3, [pc, #24]	; (8003fc8 <HAL_TIM_Base_MspInit+0x5c>)
 8003fb0:	69db      	ldr	r3, [r3, #28]
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	60bb      	str	r3, [r7, #8]
 8003fb8:	68bb      	ldr	r3, [r7, #8]
}
 8003fba:	bf00      	nop
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bc80      	pop	{r7}
 8003fc2:	4770      	bx	lr
 8003fc4:	40000400 	.word	0x40000400
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	40000800 	.word	0x40000800

08003fd0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b08a      	sub	sp, #40	; 0x28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fd8:	f107 0310 	add.w	r3, r7, #16
 8003fdc:	2200      	movs	r2, #0
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	605a      	str	r2, [r3, #4]
 8003fe2:	609a      	str	r2, [r3, #8]
 8003fe4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a2f      	ldr	r2, [pc, #188]	; (80040a8 <HAL_TIM_MspPostInit+0xd8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d12a      	bne.n	8004046 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ff0:	4b2e      	ldr	r3, [pc, #184]	; (80040ac <HAL_TIM_MspPostInit+0xdc>)
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	4a2d      	ldr	r2, [pc, #180]	; (80040ac <HAL_TIM_MspPostInit+0xdc>)
 8003ff6:	f043 0310 	orr.w	r3, r3, #16
 8003ffa:	6193      	str	r3, [r2, #24]
 8003ffc:	4b2b      	ldr	r3, [pc, #172]	; (80040ac <HAL_TIM_MspPostInit+0xdc>)
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	f003 0310 	and.w	r3, r3, #16
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004008:	2340      	movs	r3, #64	; 0x40
 800400a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800400c:	2302      	movs	r3, #2
 800400e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004010:	2302      	movs	r3, #2
 8004012:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004014:	f107 0310 	add.w	r3, r7, #16
 8004018:	4619      	mov	r1, r3
 800401a:	4825      	ldr	r0, [pc, #148]	; (80040b0 <HAL_TIM_MspPostInit+0xe0>)
 800401c:	f001 fc34 	bl	8005888 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8004020:	4b24      	ldr	r3, [pc, #144]	; (80040b4 <HAL_TIM_MspPostInit+0xe4>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	623b      	str	r3, [r7, #32]
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800402c:	623b      	str	r3, [r7, #32]
 800402e:	6a3b      	ldr	r3, [r7, #32]
 8004030:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004034:	623b      	str	r3, [r7, #32]
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800403c:	623b      	str	r3, [r7, #32]
 800403e:	4a1d      	ldr	r2, [pc, #116]	; (80040b4 <HAL_TIM_MspPostInit+0xe4>)
 8004040:	6a3b      	ldr	r3, [r7, #32]
 8004042:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004044:	e02b      	b.n	800409e <HAL_TIM_MspPostInit+0xce>
  else if(timHandle->Instance==TIM4)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a1b      	ldr	r2, [pc, #108]	; (80040b8 <HAL_TIM_MspPostInit+0xe8>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d126      	bne.n	800409e <HAL_TIM_MspPostInit+0xce>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004050:	4b16      	ldr	r3, [pc, #88]	; (80040ac <HAL_TIM_MspPostInit+0xdc>)
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	4a15      	ldr	r2, [pc, #84]	; (80040ac <HAL_TIM_MspPostInit+0xdc>)
 8004056:	f043 0320 	orr.w	r3, r3, #32
 800405a:	6193      	str	r3, [r2, #24]
 800405c:	4b13      	ldr	r3, [pc, #76]	; (80040ac <HAL_TIM_MspPostInit+0xdc>)
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	f003 0320 	and.w	r3, r3, #32
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004068:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800406c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406e:	2302      	movs	r3, #2
 8004070:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004072:	2302      	movs	r3, #2
 8004074:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004076:	f107 0310 	add.w	r3, r7, #16
 800407a:	4619      	mov	r1, r3
 800407c:	480f      	ldr	r0, [pc, #60]	; (80040bc <HAL_TIM_MspPostInit+0xec>)
 800407e:	f001 fc03 	bl	8005888 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8004082:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <HAL_TIM_MspPostInit+0xe4>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	627b      	str	r3, [r7, #36]	; 0x24
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800408e:	627b      	str	r3, [r7, #36]	; 0x24
 8004090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004092:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004096:	627b      	str	r3, [r7, #36]	; 0x24
 8004098:	4a06      	ldr	r2, [pc, #24]	; (80040b4 <HAL_TIM_MspPostInit+0xe4>)
 800409a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409c:	6053      	str	r3, [r2, #4]
}
 800409e:	bf00      	nop
 80040a0:	3728      	adds	r7, #40	; 0x28
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40000400 	.word	0x40000400
 80040ac:	40021000 	.word	0x40021000
 80040b0:	40011000 	.word	0x40011000
 80040b4:	40010000 	.word	0x40010000
 80040b8:	40000800 	.word	0x40000800
 80040bc:	40011400 	.word	0x40011400

080040c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80040c4:	4b11      	ldr	r3, [pc, #68]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040c6:	4a12      	ldr	r2, [pc, #72]	; (8004110 <MX_USART1_UART_Init+0x50>)
 80040c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80040ca:	4b10      	ldr	r3, [pc, #64]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80040d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040d2:	4b0e      	ldr	r3, [pc, #56]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80040d8:	4b0c      	ldr	r3, [pc, #48]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040da:	2200      	movs	r2, #0
 80040dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80040de:	4b0b      	ldr	r3, [pc, #44]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040e4:	4b09      	ldr	r3, [pc, #36]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040e6:	220c      	movs	r2, #12
 80040e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040ea:	4b08      	ldr	r3, [pc, #32]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80040f0:	4b06      	ldr	r3, [pc, #24]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040f6:	4805      	ldr	r0, [pc, #20]	; (800410c <MX_USART1_UART_Init+0x4c>)
 80040f8:	f007 fa1a 	bl	800b530 <HAL_UART_Init>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004102:	f7fe fdfd 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004106:	bf00      	nop
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	20002154 	.word	0x20002154
 8004110:	40013800 	.word	0x40013800

08004114 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004118:	4b11      	ldr	r3, [pc, #68]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 800411a:	4a12      	ldr	r2, [pc, #72]	; (8004164 <MX_USART2_UART_Init+0x50>)
 800411c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800411e:	4b10      	ldr	r3, [pc, #64]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 8004120:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004124:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004126:	4b0e      	ldr	r3, [pc, #56]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 8004128:	2200      	movs	r2, #0
 800412a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800412c:	4b0c      	ldr	r3, [pc, #48]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 800412e:	2200      	movs	r2, #0
 8004130:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004132:	4b0b      	ldr	r3, [pc, #44]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 8004134:	2200      	movs	r2, #0
 8004136:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004138:	4b09      	ldr	r3, [pc, #36]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 800413a:	220c      	movs	r2, #12
 800413c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800413e:	4b08      	ldr	r3, [pc, #32]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 8004140:	2200      	movs	r2, #0
 8004142:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004144:	4b06      	ldr	r3, [pc, #24]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 8004146:	2200      	movs	r2, #0
 8004148:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800414a:	4805      	ldr	r0, [pc, #20]	; (8004160 <MX_USART2_UART_Init+0x4c>)
 800414c:	f007 f9f0 	bl	800b530 <HAL_UART_Init>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004156:	f7fe fdd3 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800415a:	bf00      	nop
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	2000219c 	.word	0x2000219c
 8004164:	40004400 	.word	0x40004400

08004168 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800416c:	4b11      	ldr	r3, [pc, #68]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 800416e:	4a12      	ldr	r2, [pc, #72]	; (80041b8 <MX_USART3_UART_Init+0x50>)
 8004170:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004172:	4b10      	ldr	r3, [pc, #64]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 8004174:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004178:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800417a:	4b0e      	ldr	r3, [pc, #56]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 800417c:	2200      	movs	r2, #0
 800417e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004180:	4b0c      	ldr	r3, [pc, #48]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 8004182:	2200      	movs	r2, #0
 8004184:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004186:	4b0b      	ldr	r3, [pc, #44]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 8004188:	2200      	movs	r2, #0
 800418a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800418c:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 800418e:	220c      	movs	r2, #12
 8004190:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004192:	4b08      	ldr	r3, [pc, #32]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 8004194:	2200      	movs	r2, #0
 8004196:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004198:	4b06      	ldr	r3, [pc, #24]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 800419a:	2200      	movs	r2, #0
 800419c:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 800419e:	4805      	ldr	r0, [pc, #20]	; (80041b4 <MX_USART3_UART_Init+0x4c>)
 80041a0:	f007 fa16 	bl	800b5d0 <HAL_HalfDuplex_Init>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80041aa:	f7fe fda9 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80041ae:	bf00      	nop
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	200021e4 	.word	0x200021e4
 80041b8:	40004800 	.word	0x40004800

080041bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08c      	sub	sp, #48	; 0x30
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041c4:	f107 0320 	add.w	r3, r7, #32
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	605a      	str	r2, [r3, #4]
 80041ce:	609a      	str	r2, [r3, #8]
 80041d0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a4d      	ldr	r2, [pc, #308]	; (800430c <HAL_UART_MspInit+0x150>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d132      	bne.n	8004242 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80041dc:	4b4c      	ldr	r3, [pc, #304]	; (8004310 <HAL_UART_MspInit+0x154>)
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	4a4b      	ldr	r2, [pc, #300]	; (8004310 <HAL_UART_MspInit+0x154>)
 80041e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041e6:	6193      	str	r3, [r2, #24]
 80041e8:	4b49      	ldr	r3, [pc, #292]	; (8004310 <HAL_UART_MspInit+0x154>)
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041f0:	61fb      	str	r3, [r7, #28]
 80041f2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041f4:	4b46      	ldr	r3, [pc, #280]	; (8004310 <HAL_UART_MspInit+0x154>)
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	4a45      	ldr	r2, [pc, #276]	; (8004310 <HAL_UART_MspInit+0x154>)
 80041fa:	f043 0304 	orr.w	r3, r3, #4
 80041fe:	6193      	str	r3, [r2, #24]
 8004200:	4b43      	ldr	r3, [pc, #268]	; (8004310 <HAL_UART_MspInit+0x154>)
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	f003 0304 	and.w	r3, r3, #4
 8004208:	61bb      	str	r3, [r7, #24]
 800420a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800420c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004210:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004212:	2302      	movs	r3, #2
 8004214:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004216:	2303      	movs	r3, #3
 8004218:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800421a:	f107 0320 	add.w	r3, r7, #32
 800421e:	4619      	mov	r1, r3
 8004220:	483c      	ldr	r0, [pc, #240]	; (8004314 <HAL_UART_MspInit+0x158>)
 8004222:	f001 fb31 	bl	8005888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004226:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800422a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800422c:	2300      	movs	r3, #0
 800422e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004230:	2300      	movs	r3, #0
 8004232:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004234:	f107 0320 	add.w	r3, r7, #32
 8004238:	4619      	mov	r1, r3
 800423a:	4836      	ldr	r0, [pc, #216]	; (8004314 <HAL_UART_MspInit+0x158>)
 800423c:	f001 fb24 	bl	8005888 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004240:	e05f      	b.n	8004302 <HAL_UART_MspInit+0x146>
  else if(uartHandle->Instance==USART2)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a34      	ldr	r2, [pc, #208]	; (8004318 <HAL_UART_MspInit+0x15c>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d130      	bne.n	80042ae <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800424c:	4b30      	ldr	r3, [pc, #192]	; (8004310 <HAL_UART_MspInit+0x154>)
 800424e:	69db      	ldr	r3, [r3, #28]
 8004250:	4a2f      	ldr	r2, [pc, #188]	; (8004310 <HAL_UART_MspInit+0x154>)
 8004252:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004256:	61d3      	str	r3, [r2, #28]
 8004258:	4b2d      	ldr	r3, [pc, #180]	; (8004310 <HAL_UART_MspInit+0x154>)
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004260:	617b      	str	r3, [r7, #20]
 8004262:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004264:	4b2a      	ldr	r3, [pc, #168]	; (8004310 <HAL_UART_MspInit+0x154>)
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	4a29      	ldr	r2, [pc, #164]	; (8004310 <HAL_UART_MspInit+0x154>)
 800426a:	f043 0304 	orr.w	r3, r3, #4
 800426e:	6193      	str	r3, [r2, #24]
 8004270:	4b27      	ldr	r3, [pc, #156]	; (8004310 <HAL_UART_MspInit+0x154>)
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	613b      	str	r3, [r7, #16]
 800427a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800427c:	2304      	movs	r3, #4
 800427e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004280:	2302      	movs	r3, #2
 8004282:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004284:	2303      	movs	r3, #3
 8004286:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004288:	f107 0320 	add.w	r3, r7, #32
 800428c:	4619      	mov	r1, r3
 800428e:	4821      	ldr	r0, [pc, #132]	; (8004314 <HAL_UART_MspInit+0x158>)
 8004290:	f001 fafa 	bl	8005888 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004294:	2308      	movs	r3, #8
 8004296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004298:	2300      	movs	r3, #0
 800429a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429c:	2300      	movs	r3, #0
 800429e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042a0:	f107 0320 	add.w	r3, r7, #32
 80042a4:	4619      	mov	r1, r3
 80042a6:	481b      	ldr	r0, [pc, #108]	; (8004314 <HAL_UART_MspInit+0x158>)
 80042a8:	f001 faee 	bl	8005888 <HAL_GPIO_Init>
}
 80042ac:	e029      	b.n	8004302 <HAL_UART_MspInit+0x146>
  else if(uartHandle->Instance==USART3)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a1a      	ldr	r2, [pc, #104]	; (800431c <HAL_UART_MspInit+0x160>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d124      	bne.n	8004302 <HAL_UART_MspInit+0x146>
    __HAL_RCC_USART3_CLK_ENABLE();
 80042b8:	4b15      	ldr	r3, [pc, #84]	; (8004310 <HAL_UART_MspInit+0x154>)
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	4a14      	ldr	r2, [pc, #80]	; (8004310 <HAL_UART_MspInit+0x154>)
 80042be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042c2:	61d3      	str	r3, [r2, #28]
 80042c4:	4b12      	ldr	r3, [pc, #72]	; (8004310 <HAL_UART_MspInit+0x154>)
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042d0:	4b0f      	ldr	r3, [pc, #60]	; (8004310 <HAL_UART_MspInit+0x154>)
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	4a0e      	ldr	r2, [pc, #56]	; (8004310 <HAL_UART_MspInit+0x154>)
 80042d6:	f043 0308 	orr.w	r3, r3, #8
 80042da:	6193      	str	r3, [r2, #24]
 80042dc:	4b0c      	ldr	r3, [pc, #48]	; (8004310 <HAL_UART_MspInit+0x154>)
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	f003 0308 	and.w	r3, r3, #8
 80042e4:	60bb      	str	r3, [r7, #8]
 80042e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80042e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042ee:	2312      	movs	r3, #18
 80042f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042f2:	2303      	movs	r3, #3
 80042f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042f6:	f107 0320 	add.w	r3, r7, #32
 80042fa:	4619      	mov	r1, r3
 80042fc:	4808      	ldr	r0, [pc, #32]	; (8004320 <HAL_UART_MspInit+0x164>)
 80042fe:	f001 fac3 	bl	8005888 <HAL_GPIO_Init>
}
 8004302:	bf00      	nop
 8004304:	3730      	adds	r7, #48	; 0x30
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40013800 	.word	0x40013800
 8004310:	40021000 	.word	0x40021000
 8004314:	40010800 	.word	0x40010800
 8004318:	40004400 	.word	0x40004400
 800431c:	40004800 	.word	0x40004800
 8004320:	40010c00 	.word	0x40010c00

08004324 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004324:	f7ff fd0c 	bl	8003d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004328:	480b      	ldr	r0, [pc, #44]	; (8004358 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800432a:	490c      	ldr	r1, [pc, #48]	; (800435c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800432c:	4a0c      	ldr	r2, [pc, #48]	; (8004360 <LoopFillZerobss+0x16>)
  movs r3, #0
 800432e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004330:	e002      	b.n	8004338 <LoopCopyDataInit>

08004332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004336:	3304      	adds	r3, #4

08004338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800433a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800433c:	d3f9      	bcc.n	8004332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800433e:	4a09      	ldr	r2, [pc, #36]	; (8004364 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004340:	4c09      	ldr	r4, [pc, #36]	; (8004368 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004344:	e001      	b.n	800434a <LoopFillZerobss>

08004346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004348:	3204      	adds	r2, #4

0800434a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800434a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800434c:	d3fb      	bcc.n	8004346 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800434e:	f00b ff6d 	bl	801022c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004352:	f7fe f8a7 	bl	80024a4 <main>
  bx lr
 8004356:	4770      	bx	lr
  ldr r0, =_sdata
 8004358:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800435c:	200005f4 	.word	0x200005f4
  ldr r2, =_sidata
 8004360:	080139e4 	.word	0x080139e4
  ldr r2, =_sbss
 8004364:	200005f4 	.word	0x200005f4
  ldr r4, =_ebss
 8004368:	20003418 	.word	0x20003418

0800436c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800436c:	e7fe      	b.n	800436c <ADC3_IRQHandler>
	...

08004370 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004374:	4b08      	ldr	r3, [pc, #32]	; (8004398 <HAL_Init+0x28>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a07      	ldr	r2, [pc, #28]	; (8004398 <HAL_Init+0x28>)
 800437a:	f043 0310 	orr.w	r3, r3, #16
 800437e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004380:	2003      	movs	r0, #3
 8004382:	f000 fdeb 	bl	8004f5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004386:	200f      	movs	r0, #15
 8004388:	f000 f808 	bl	800439c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800438c:	f7ff fb78 	bl	8003a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	40022000 	.word	0x40022000

0800439c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043a4:	4b12      	ldr	r3, [pc, #72]	; (80043f0 <HAL_InitTick+0x54>)
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <HAL_InitTick+0x58>)
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	4619      	mov	r1, r3
 80043ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80043b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 fe03 	bl	8004fc6 <HAL_SYSTICK_Config>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e00e      	b.n	80043e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2b0f      	cmp	r3, #15
 80043ce:	d80a      	bhi.n	80043e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043d0:	2200      	movs	r2, #0
 80043d2:	6879      	ldr	r1, [r7, #4]
 80043d4:	f04f 30ff 	mov.w	r0, #4294967295
 80043d8:	f000 fdcb 	bl	8004f72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043dc:	4a06      	ldr	r2, [pc, #24]	; (80043f8 <HAL_InitTick+0x5c>)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
 80043e4:	e000      	b.n	80043e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3708      	adds	r7, #8
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	200002a0 	.word	0x200002a0
 80043f4:	200002a8 	.word	0x200002a8
 80043f8:	200002a4 	.word	0x200002a4

080043fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004400:	4b05      	ldr	r3, [pc, #20]	; (8004418 <HAL_IncTick+0x1c>)
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	461a      	mov	r2, r3
 8004406:	4b05      	ldr	r3, [pc, #20]	; (800441c <HAL_IncTick+0x20>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4413      	add	r3, r2
 800440c:	4a03      	ldr	r2, [pc, #12]	; (800441c <HAL_IncTick+0x20>)
 800440e:	6013      	str	r3, [r2, #0]
}
 8004410:	bf00      	nop
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr
 8004418:	200002a8 	.word	0x200002a8
 800441c:	2000222c 	.word	0x2000222c

08004420 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  return uwTick;
 8004424:	4b02      	ldr	r3, [pc, #8]	; (8004430 <HAL_GetTick+0x10>)
 8004426:	681b      	ldr	r3, [r3, #0]
}
 8004428:	4618      	mov	r0, r3
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr
 8004430:	2000222c 	.word	0x2000222c

08004434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800443c:	f7ff fff0 	bl	8004420 <HAL_GetTick>
 8004440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444c:	d005      	beq.n	800445a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800444e:	4b0a      	ldr	r3, [pc, #40]	; (8004478 <HAL_Delay+0x44>)
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4413      	add	r3, r2
 8004458:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800445a:	bf00      	nop
 800445c:	f7ff ffe0 	bl	8004420 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	429a      	cmp	r2, r3
 800446a:	d8f7      	bhi.n	800445c <HAL_Delay+0x28>
  {
  }
}
 800446c:	bf00      	nop
 800446e:	bf00      	nop
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	200002a8 	.word	0x200002a8

0800447c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004488:	2300      	movs	r3, #0
 800448a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004490:	2300      	movs	r3, #0
 8004492:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e0ce      	b.n	800463c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d109      	bne.n	80044c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f7fd fb8a 	bl	8001bd4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 fbcf 	bl	8004c64 <ADC_ConversionStop_Disable>
 80044c6:	4603      	mov	r3, r0
 80044c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ce:	f003 0310 	and.w	r3, r3, #16
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f040 80a9 	bne.w	800462a <HAL_ADC_Init+0x1ae>
 80044d8:	7dfb      	ldrb	r3, [r7, #23]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	f040 80a5 	bne.w	800462a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80044e8:	f023 0302 	bic.w	r3, r3, #2
 80044ec:	f043 0202 	orr.w	r2, r3, #2
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4951      	ldr	r1, [pc, #324]	; (8004644 <HAL_ADC_Init+0x1c8>)
 80044fe:	428b      	cmp	r3, r1
 8004500:	d10a      	bne.n	8004518 <HAL_ADC_Init+0x9c>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800450a:	d002      	beq.n	8004512 <HAL_ADC_Init+0x96>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	e004      	b.n	800451c <HAL_ADC_Init+0xa0>
 8004512:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004516:	e001      	b.n	800451c <HAL_ADC_Init+0xa0>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800451c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	7b1b      	ldrb	r3, [r3, #12]
 8004522:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004524:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	4313      	orrs	r3, r2
 800452a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004534:	d003      	beq.n	800453e <HAL_ADC_Init+0xc2>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d102      	bne.n	8004544 <HAL_ADC_Init+0xc8>
 800453e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004542:	e000      	b.n	8004546 <HAL_ADC_Init+0xca>
 8004544:	2300      	movs	r3, #0
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	4313      	orrs	r3, r2
 800454a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	7d1b      	ldrb	r3, [r3, #20]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d119      	bne.n	8004588 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	7b1b      	ldrb	r3, [r3, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d109      	bne.n	8004570 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	3b01      	subs	r3, #1
 8004562:	035a      	lsls	r2, r3, #13
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	4313      	orrs	r3, r2
 8004568:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800456c:	613b      	str	r3, [r7, #16]
 800456e:	e00b      	b.n	8004588 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004574:	f043 0220 	orr.w	r2, r3, #32
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004580:	f043 0201 	orr.w	r2, r3, #1
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	430a      	orrs	r2, r1
 800459a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	689a      	ldr	r2, [r3, #8]
 80045a2:	4b29      	ldr	r3, [pc, #164]	; (8004648 <HAL_ADC_Init+0x1cc>)
 80045a4:	4013      	ands	r3, r2
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6812      	ldr	r2, [r2, #0]
 80045aa:	68b9      	ldr	r1, [r7, #8]
 80045ac:	430b      	orrs	r3, r1
 80045ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045b8:	d003      	beq.n	80045c2 <HAL_ADC_Init+0x146>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d104      	bne.n	80045cc <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	3b01      	subs	r3, #1
 80045c8:	051b      	lsls	r3, r3, #20
 80045ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	430a      	orrs	r2, r1
 80045de:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689a      	ldr	r2, [r3, #8]
 80045e6:	4b19      	ldr	r3, [pc, #100]	; (800464c <HAL_ADC_Init+0x1d0>)
 80045e8:	4013      	ands	r3, r2
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d10b      	bne.n	8004608 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045fa:	f023 0303 	bic.w	r3, r3, #3
 80045fe:	f043 0201 	orr.w	r2, r3, #1
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004606:	e018      	b.n	800463a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460c:	f023 0312 	bic.w	r3, r3, #18
 8004610:	f043 0210 	orr.w	r2, r3, #16
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800461c:	f043 0201 	orr.w	r2, r3, #1
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004628:	e007      	b.n	800463a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462e:	f043 0210 	orr.w	r2, r3, #16
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800463a:	7dfb      	ldrb	r3, [r7, #23]
}
 800463c:	4618      	mov	r0, r3
 800463e:	3718      	adds	r7, #24
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40013c00 	.word	0x40013c00
 8004648:	ffe1f7fd 	.word	0xffe1f7fd
 800464c:	ff1f0efe 	.word	0xff1f0efe

08004650 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800465c:	2300      	movs	r3, #0
 800465e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a64      	ldr	r2, [pc, #400]	; (80047f8 <HAL_ADC_Start_DMA+0x1a8>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d004      	beq.n	8004674 <HAL_ADC_Start_DMA+0x24>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a63      	ldr	r2, [pc, #396]	; (80047fc <HAL_ADC_Start_DMA+0x1ac>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d106      	bne.n	8004682 <HAL_ADC_Start_DMA+0x32>
 8004674:	4b60      	ldr	r3, [pc, #384]	; (80047f8 <HAL_ADC_Start_DMA+0x1a8>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800467c:	2b00      	cmp	r3, #0
 800467e:	f040 80b3 	bne.w	80047e8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_ADC_Start_DMA+0x40>
 800468c:	2302      	movs	r3, #2
 800468e:	e0ae      	b.n	80047ee <HAL_ADC_Start_DMA+0x19e>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fa89 	bl	8004bb0 <ADC_Enable>
 800469e:	4603      	mov	r3, r0
 80046a0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80046a2:	7dfb      	ldrb	r3, [r7, #23]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f040 809a 	bne.w	80047de <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80046b2:	f023 0301 	bic.w	r3, r3, #1
 80046b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a4e      	ldr	r2, [pc, #312]	; (80047fc <HAL_ADC_Start_DMA+0x1ac>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d105      	bne.n	80046d4 <HAL_ADC_Start_DMA+0x84>
 80046c8:	4b4b      	ldr	r3, [pc, #300]	; (80047f8 <HAL_ADC_Start_DMA+0x1a8>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d115      	bne.n	8004700 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d026      	beq.n	800473c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80046f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80046fe:	e01d      	b.n	800473c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004704:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a39      	ldr	r2, [pc, #228]	; (80047f8 <HAL_ADC_Start_DMA+0x1a8>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d004      	beq.n	8004720 <HAL_ADC_Start_DMA+0xd0>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a38      	ldr	r2, [pc, #224]	; (80047fc <HAL_ADC_Start_DMA+0x1ac>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d10d      	bne.n	800473c <HAL_ADC_Start_DMA+0xec>
 8004720:	4b35      	ldr	r3, [pc, #212]	; (80047f8 <HAL_ADC_Start_DMA+0x1a8>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004728:	2b00      	cmp	r3, #0
 800472a:	d007      	beq.n	800473c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004730:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004734:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004740:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d006      	beq.n	8004756 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474c:	f023 0206 	bic.w	r2, r3, #6
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	62da      	str	r2, [r3, #44]	; 0x2c
 8004754:	e002      	b.n	800475c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	4a25      	ldr	r2, [pc, #148]	; (8004800 <HAL_ADC_Start_DMA+0x1b0>)
 800476a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	4a24      	ldr	r2, [pc, #144]	; (8004804 <HAL_ADC_Start_DMA+0x1b4>)
 8004772:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	4a23      	ldr	r2, [pc, #140]	; (8004808 <HAL_ADC_Start_DMA+0x1b8>)
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f06f 0202 	mvn.w	r2, #2
 8004784:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689a      	ldr	r2, [r3, #8]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004794:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6a18      	ldr	r0, [r3, #32]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	334c      	adds	r3, #76	; 0x4c
 80047a0:	4619      	mov	r1, r3
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f000 fc91 	bl	80050cc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80047b4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80047b8:	d108      	bne.n	80047cc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80047c8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80047ca:	e00f      	b.n	80047ec <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80047da:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80047dc:	e006      	b.n	80047ec <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80047e6:	e001      	b.n	80047ec <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80047ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3718      	adds	r7, #24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	40012400 	.word	0x40012400
 80047fc:	40012800 	.word	0x40012800
 8004800:	08004ce7 	.word	0x08004ce7
 8004804:	08004d63 	.word	0x08004d63
 8004808:	08004d7f 	.word	0x08004d7f

0800480c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f003 0320 	and.w	r3, r3, #32
 800482a:	2b00      	cmp	r3, #0
 800482c:	d03e      	beq.n	80048ac <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d039      	beq.n	80048ac <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483c:	f003 0310 	and.w	r3, r3, #16
 8004840:	2b00      	cmp	r3, #0
 8004842:	d105      	bne.n	8004850 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004848:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800485a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800485e:	d11d      	bne.n	800489c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004864:	2b00      	cmp	r3, #0
 8004866:	d119      	bne.n	800489c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685a      	ldr	r2, [r3, #4]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0220 	bic.w	r2, r2, #32
 8004876:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004888:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d105      	bne.n	800489c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004894:	f043 0201 	orr.w	r2, r3, #1
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7fd ff69 	bl	8002774 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f06f 0212 	mvn.w	r2, #18
 80048aa:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d04d      	beq.n	8004952 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d048      	beq.n	8004952 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	f003 0310 	and.w	r3, r3, #16
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d105      	bne.n	80048d8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80048e2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80048e6:	d012      	beq.n	800490e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d125      	bne.n	8004942 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8004900:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004904:	d11d      	bne.n	8004942 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800490a:	2b00      	cmp	r3, #0
 800490c:	d119      	bne.n	8004942 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800491c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004922:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004932:	2b00      	cmp	r3, #0
 8004934:	d105      	bne.n	8004942 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493a:	f043 0201 	orr.w	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 fa35 	bl	8004db2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f06f 020c 	mvn.w	r2, #12
 8004950:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004958:	2b00      	cmp	r3, #0
 800495a:	d012      	beq.n	8004982 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00d      	beq.n	8004982 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f812 	bl	800499c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f06f 0201 	mvn.w	r2, #1
 8004980:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8004982:	bf00      	nop
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	bc80      	pop	{r7}
 800499a:	4770      	bx	lr

0800499c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80049a4:	bf00      	nop
 80049a6:	370c      	adds	r7, #12
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr

080049ae <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr

080049c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049ca:	2300      	movs	r3, #0
 80049cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80049ce:	2300      	movs	r3, #0
 80049d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d101      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x20>
 80049dc:	2302      	movs	r3, #2
 80049de:	e0dc      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x1da>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b06      	cmp	r3, #6
 80049ee:	d81c      	bhi.n	8004a2a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	4613      	mov	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	4413      	add	r3, r2
 8004a00:	3b05      	subs	r3, #5
 8004a02:	221f      	movs	r2, #31
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	4019      	ands	r1, r3
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	6818      	ldr	r0, [r3, #0]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	4613      	mov	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	3b05      	subs	r3, #5
 8004a1c:	fa00 f203 	lsl.w	r2, r0, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	635a      	str	r2, [r3, #52]	; 0x34
 8004a28:	e03c      	b.n	8004aa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	2b0c      	cmp	r3, #12
 8004a30:	d81c      	bhi.n	8004a6c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4413      	add	r3, r2
 8004a42:	3b23      	subs	r3, #35	; 0x23
 8004a44:	221f      	movs	r2, #31
 8004a46:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4a:	43db      	mvns	r3, r3
 8004a4c:	4019      	ands	r1, r3
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	6818      	ldr	r0, [r3, #0]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	4613      	mov	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	4413      	add	r3, r2
 8004a5c:	3b23      	subs	r3, #35	; 0x23
 8004a5e:	fa00 f203 	lsl.w	r2, r0, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	631a      	str	r2, [r3, #48]	; 0x30
 8004a6a:	e01b      	b.n	8004aa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	4613      	mov	r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	4413      	add	r3, r2
 8004a7c:	3b41      	subs	r3, #65	; 0x41
 8004a7e:	221f      	movs	r2, #31
 8004a80:	fa02 f303 	lsl.w	r3, r2, r3
 8004a84:	43db      	mvns	r3, r3
 8004a86:	4019      	ands	r1, r3
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	6818      	ldr	r0, [r3, #0]
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	4613      	mov	r3, r2
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	4413      	add	r3, r2
 8004a96:	3b41      	subs	r3, #65	; 0x41
 8004a98:	fa00 f203 	lsl.w	r2, r0, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2b09      	cmp	r3, #9
 8004aaa:	d91c      	bls.n	8004ae6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68d9      	ldr	r1, [r3, #12]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	005b      	lsls	r3, r3, #1
 8004aba:	4413      	add	r3, r2
 8004abc:	3b1e      	subs	r3, #30
 8004abe:	2207      	movs	r2, #7
 8004ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac4:	43db      	mvns	r3, r3
 8004ac6:	4019      	ands	r1, r3
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	6898      	ldr	r0, [r3, #8]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	005b      	lsls	r3, r3, #1
 8004ad4:	4413      	add	r3, r2
 8004ad6:	3b1e      	subs	r3, #30
 8004ad8:	fa00 f203 	lsl.w	r2, r0, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	60da      	str	r2, [r3, #12]
 8004ae4:	e019      	b.n	8004b1a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	6919      	ldr	r1, [r3, #16]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	4613      	mov	r3, r2
 8004af2:	005b      	lsls	r3, r3, #1
 8004af4:	4413      	add	r3, r2
 8004af6:	2207      	movs	r2, #7
 8004af8:	fa02 f303 	lsl.w	r3, r2, r3
 8004afc:	43db      	mvns	r3, r3
 8004afe:	4019      	ands	r1, r3
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	6898      	ldr	r0, [r3, #8]
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	005b      	lsls	r3, r3, #1
 8004b0c:	4413      	add	r3, r2
 8004b0e:	fa00 f203 	lsl.w	r2, r0, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	430a      	orrs	r2, r1
 8004b18:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b10      	cmp	r3, #16
 8004b20:	d003      	beq.n	8004b2a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004b26:	2b11      	cmp	r3, #17
 8004b28:	d132      	bne.n	8004b90 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a1d      	ldr	r2, [pc, #116]	; (8004ba4 <HAL_ADC_ConfigChannel+0x1e4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d125      	bne.n	8004b80 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d126      	bne.n	8004b90 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004b50:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2b10      	cmp	r3, #16
 8004b58:	d11a      	bne.n	8004b90 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b5a:	4b13      	ldr	r3, [pc, #76]	; (8004ba8 <HAL_ADC_ConfigChannel+0x1e8>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a13      	ldr	r2, [pc, #76]	; (8004bac <HAL_ADC_ConfigChannel+0x1ec>)
 8004b60:	fba2 2303 	umull	r2, r3, r2, r3
 8004b64:	0c9a      	lsrs	r2, r3, #18
 8004b66:	4613      	mov	r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	4413      	add	r3, r2
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004b70:	e002      	b.n	8004b78 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	3b01      	subs	r3, #1
 8004b76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1f9      	bne.n	8004b72 <HAL_ADC_ConfigChannel+0x1b2>
 8004b7e:	e007      	b.n	8004b90 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b84:	f043 0220 	orr.w	r2, r3, #32
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bc80      	pop	{r7}
 8004ba2:	4770      	bx	lr
 8004ba4:	40012400 	.word	0x40012400
 8004ba8:	200002a0 	.word	0x200002a0
 8004bac:	431bde83 	.word	0x431bde83

08004bb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d040      	beq.n	8004c50 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	689a      	ldr	r2, [r3, #8]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004bde:	4b1f      	ldr	r3, [pc, #124]	; (8004c5c <ADC_Enable+0xac>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a1f      	ldr	r2, [pc, #124]	; (8004c60 <ADC_Enable+0xb0>)
 8004be4:	fba2 2303 	umull	r2, r3, r2, r3
 8004be8:	0c9b      	lsrs	r3, r3, #18
 8004bea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004bec:	e002      	b.n	8004bf4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f9      	bne.n	8004bee <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004bfa:	f7ff fc11 	bl	8004420 <HAL_GetTick>
 8004bfe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004c00:	e01f      	b.n	8004c42 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004c02:	f7ff fc0d 	bl	8004420 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d918      	bls.n	8004c42 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d011      	beq.n	8004c42 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c22:	f043 0210 	orr.w	r2, r3, #16
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2e:	f043 0201 	orr.w	r2, r3, #1
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e007      	b.n	8004c52 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d1d8      	bne.n	8004c02 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	200002a0 	.word	0x200002a0
 8004c60:	431bde83 	.word	0x431bde83

08004c64 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d12e      	bne.n	8004cdc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f022 0201 	bic.w	r2, r2, #1
 8004c8c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004c8e:	f7ff fbc7 	bl	8004420 <HAL_GetTick>
 8004c92:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004c94:	e01b      	b.n	8004cce <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004c96:	f7ff fbc3 	bl	8004420 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d914      	bls.n	8004cce <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d10d      	bne.n	8004cce <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb6:	f043 0210 	orr.w	r2, r3, #16
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc2:	f043 0201 	orr.w	r2, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e007      	b.n	8004cde <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d0dc      	beq.n	8004c96 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3710      	adds	r7, #16
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ce6:	b580      	push	{r7, lr}
 8004ce8:	b084      	sub	sp, #16
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d127      	bne.n	8004d50 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d04:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004d16:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004d1a:	d115      	bne.n	8004d48 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d111      	bne.n	8004d48 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d105      	bne.n	8004d48 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d40:	f043 0201 	orr.w	r2, r3, #1
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f7fd fd13 	bl	8002774 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004d4e:	e004      	b.n	8004d5a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	4798      	blx	r3
}
 8004d5a:	bf00      	nop
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b084      	sub	sp, #16
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004d70:	68f8      	ldr	r0, [r7, #12]
 8004d72:	f7ff fe0a 	bl	800498a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d76:	bf00      	nop
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b084      	sub	sp, #16
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d90:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9c:	f043 0204 	orr.w	r2, r3, #4
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f7ff fe02 	bl	80049ae <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004daa:	bf00      	nop
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr

08004dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f003 0307 	and.w	r3, r3, #7
 8004dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004dd4:	4b0c      	ldr	r3, [pc, #48]	; (8004e08 <__NVIC_SetPriorityGrouping+0x44>)
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004de0:	4013      	ands	r3, r2
 8004de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004dec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004df0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004df4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004df6:	4a04      	ldr	r2, [pc, #16]	; (8004e08 <__NVIC_SetPriorityGrouping+0x44>)
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	60d3      	str	r3, [r2, #12]
}
 8004dfc:	bf00      	nop
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	e000ed00 	.word	0xe000ed00

08004e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e10:	4b04      	ldr	r3, [pc, #16]	; (8004e24 <__NVIC_GetPriorityGrouping+0x18>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	0a1b      	lsrs	r3, r3, #8
 8004e16:	f003 0307 	and.w	r3, r3, #7
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bc80      	pop	{r7}
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	e000ed00 	.word	0xe000ed00

08004e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	4603      	mov	r3, r0
 8004e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	db0b      	blt.n	8004e52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	f003 021f 	and.w	r2, r3, #31
 8004e40:	4906      	ldr	r1, [pc, #24]	; (8004e5c <__NVIC_EnableIRQ+0x34>)
 8004e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e46:	095b      	lsrs	r3, r3, #5
 8004e48:	2001      	movs	r0, #1
 8004e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8004e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr
 8004e5c:	e000e100 	.word	0xe000e100

08004e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	4603      	mov	r3, r0
 8004e68:	6039      	str	r1, [r7, #0]
 8004e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	db0a      	blt.n	8004e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	490c      	ldr	r1, [pc, #48]	; (8004eac <__NVIC_SetPriority+0x4c>)
 8004e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e7e:	0112      	lsls	r2, r2, #4
 8004e80:	b2d2      	uxtb	r2, r2
 8004e82:	440b      	add	r3, r1
 8004e84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e88:	e00a      	b.n	8004ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	b2da      	uxtb	r2, r3
 8004e8e:	4908      	ldr	r1, [pc, #32]	; (8004eb0 <__NVIC_SetPriority+0x50>)
 8004e90:	79fb      	ldrb	r3, [r7, #7]
 8004e92:	f003 030f 	and.w	r3, r3, #15
 8004e96:	3b04      	subs	r3, #4
 8004e98:	0112      	lsls	r2, r2, #4
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	440b      	add	r3, r1
 8004e9e:	761a      	strb	r2, [r3, #24]
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bc80      	pop	{r7}
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	e000e100 	.word	0xe000e100
 8004eb0:	e000ed00 	.word	0xe000ed00

08004eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b089      	sub	sp, #36	; 0x24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 0307 	and.w	r3, r3, #7
 8004ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	f1c3 0307 	rsb	r3, r3, #7
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	bf28      	it	cs
 8004ed2:	2304      	movcs	r3, #4
 8004ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	3304      	adds	r3, #4
 8004eda:	2b06      	cmp	r3, #6
 8004edc:	d902      	bls.n	8004ee4 <NVIC_EncodePriority+0x30>
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	3b03      	subs	r3, #3
 8004ee2:	e000      	b.n	8004ee6 <NVIC_EncodePriority+0x32>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef2:	43da      	mvns	r2, r3
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	401a      	ands	r2, r3
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004efc:	f04f 31ff 	mov.w	r1, #4294967295
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	fa01 f303 	lsl.w	r3, r1, r3
 8004f06:	43d9      	mvns	r1, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f0c:	4313      	orrs	r3, r2
         );
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3724      	adds	r7, #36	; 0x24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr

08004f18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f28:	d301      	bcc.n	8004f2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e00f      	b.n	8004f4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f2e:	4a0a      	ldr	r2, [pc, #40]	; (8004f58 <SysTick_Config+0x40>)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	3b01      	subs	r3, #1
 8004f34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f36:	210f      	movs	r1, #15
 8004f38:	f04f 30ff 	mov.w	r0, #4294967295
 8004f3c:	f7ff ff90 	bl	8004e60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f40:	4b05      	ldr	r3, [pc, #20]	; (8004f58 <SysTick_Config+0x40>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f46:	4b04      	ldr	r3, [pc, #16]	; (8004f58 <SysTick_Config+0x40>)
 8004f48:	2207      	movs	r2, #7
 8004f4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	e000e010 	.word	0xe000e010

08004f5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f7ff ff2d 	bl	8004dc4 <__NVIC_SetPriorityGrouping>
}
 8004f6a:	bf00      	nop
 8004f6c:	3708      	adds	r7, #8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b086      	sub	sp, #24
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	4603      	mov	r3, r0
 8004f7a:	60b9      	str	r1, [r7, #8]
 8004f7c:	607a      	str	r2, [r7, #4]
 8004f7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f84:	f7ff ff42 	bl	8004e0c <__NVIC_GetPriorityGrouping>
 8004f88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	68b9      	ldr	r1, [r7, #8]
 8004f8e:	6978      	ldr	r0, [r7, #20]
 8004f90:	f7ff ff90 	bl	8004eb4 <NVIC_EncodePriority>
 8004f94:	4602      	mov	r2, r0
 8004f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff ff5f 	bl	8004e60 <__NVIC_SetPriority>
}
 8004fa2:	bf00      	nop
 8004fa4:	3718      	adds	r7, #24
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b082      	sub	sp, #8
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff ff35 	bl	8004e28 <__NVIC_EnableIRQ>
}
 8004fbe:	bf00      	nop
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b082      	sub	sp, #8
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f7ff ffa2 	bl	8004f18 <SysTick_Config>
 8004fd4:	4603      	mov	r3, r0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
	...

08004fe0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e059      	b.n	80050aa <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	4b2d      	ldr	r3, [pc, #180]	; (80050b4 <HAL_DMA_Init+0xd4>)
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d80f      	bhi.n	8005022 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	461a      	mov	r2, r3
 8005008:	4b2b      	ldr	r3, [pc, #172]	; (80050b8 <HAL_DMA_Init+0xd8>)
 800500a:	4413      	add	r3, r2
 800500c:	4a2b      	ldr	r2, [pc, #172]	; (80050bc <HAL_DMA_Init+0xdc>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	091b      	lsrs	r3, r3, #4
 8005014:	009a      	lsls	r2, r3, #2
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a28      	ldr	r2, [pc, #160]	; (80050c0 <HAL_DMA_Init+0xe0>)
 800501e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005020:	e00e      	b.n	8005040 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	461a      	mov	r2, r3
 8005028:	4b26      	ldr	r3, [pc, #152]	; (80050c4 <HAL_DMA_Init+0xe4>)
 800502a:	4413      	add	r3, r2
 800502c:	4a23      	ldr	r2, [pc, #140]	; (80050bc <HAL_DMA_Init+0xdc>)
 800502e:	fba2 2303 	umull	r2, r3, r2, r3
 8005032:	091b      	lsrs	r3, r3, #4
 8005034:	009a      	lsls	r2, r3, #2
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a22      	ldr	r2, [pc, #136]	; (80050c8 <HAL_DMA_Init+0xe8>)
 800503e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2202      	movs	r2, #2
 8005044:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005056:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800505a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005064:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005070:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800507c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	4313      	orrs	r3, r2
 8005088:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr
 80050b4:	40020407 	.word	0x40020407
 80050b8:	bffdfff8 	.word	0xbffdfff8
 80050bc:	cccccccd 	.word	0xcccccccd
 80050c0:	40020000 	.word	0x40020000
 80050c4:	bffdfbf8 	.word	0xbffdfbf8
 80050c8:	40020400 	.word	0x40020400

080050cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050da:	2300      	movs	r3, #0
 80050dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_DMA_Start_IT+0x20>
 80050e8:	2302      	movs	r3, #2
 80050ea:	e04b      	b.n	8005184 <HAL_DMA_Start_IT+0xb8>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d13a      	bne.n	8005176 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2202      	movs	r2, #2
 8005104:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 0201 	bic.w	r2, r2, #1
 800511c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	68b9      	ldr	r1, [r7, #8]
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 fb82 	bl	800582e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800512e:	2b00      	cmp	r3, #0
 8005130:	d008      	beq.n	8005144 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f042 020e 	orr.w	r2, r2, #14
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	e00f      	b.n	8005164 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f022 0204 	bic.w	r2, r2, #4
 8005152:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 020a 	orr.w	r2, r2, #10
 8005162:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f042 0201 	orr.w	r2, r2, #1
 8005172:	601a      	str	r2, [r3, #0]
 8005174:	e005      	b.n	8005182 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800517e:	2302      	movs	r3, #2
 8005180:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8005182:	7dfb      	ldrb	r3, [r7, #23]
}
 8005184:	4618      	mov	r0, r3
 8005186:	3718      	adds	r7, #24
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d005      	beq.n	80051b0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2204      	movs	r2, #4
 80051a8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	73fb      	strb	r3, [r7, #15]
 80051ae:	e0d6      	b.n	800535e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 020e 	bic.w	r2, r2, #14
 80051be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f022 0201 	bic.w	r2, r2, #1
 80051ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	461a      	mov	r2, r3
 80051d6:	4b64      	ldr	r3, [pc, #400]	; (8005368 <HAL_DMA_Abort_IT+0x1dc>)
 80051d8:	429a      	cmp	r2, r3
 80051da:	d958      	bls.n	800528e <HAL_DMA_Abort_IT+0x102>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a62      	ldr	r2, [pc, #392]	; (800536c <HAL_DMA_Abort_IT+0x1e0>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d04f      	beq.n	8005286 <HAL_DMA_Abort_IT+0xfa>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a61      	ldr	r2, [pc, #388]	; (8005370 <HAL_DMA_Abort_IT+0x1e4>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d048      	beq.n	8005282 <HAL_DMA_Abort_IT+0xf6>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a5f      	ldr	r2, [pc, #380]	; (8005374 <HAL_DMA_Abort_IT+0x1e8>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d040      	beq.n	800527c <HAL_DMA_Abort_IT+0xf0>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a5e      	ldr	r2, [pc, #376]	; (8005378 <HAL_DMA_Abort_IT+0x1ec>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d038      	beq.n	8005276 <HAL_DMA_Abort_IT+0xea>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a5c      	ldr	r2, [pc, #368]	; (800537c <HAL_DMA_Abort_IT+0x1f0>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d030      	beq.n	8005270 <HAL_DMA_Abort_IT+0xe4>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a5b      	ldr	r2, [pc, #364]	; (8005380 <HAL_DMA_Abort_IT+0x1f4>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d028      	beq.n	800526a <HAL_DMA_Abort_IT+0xde>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a52      	ldr	r2, [pc, #328]	; (8005368 <HAL_DMA_Abort_IT+0x1dc>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d020      	beq.n	8005264 <HAL_DMA_Abort_IT+0xd8>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a57      	ldr	r2, [pc, #348]	; (8005384 <HAL_DMA_Abort_IT+0x1f8>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d019      	beq.n	8005260 <HAL_DMA_Abort_IT+0xd4>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a55      	ldr	r2, [pc, #340]	; (8005388 <HAL_DMA_Abort_IT+0x1fc>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d012      	beq.n	800525c <HAL_DMA_Abort_IT+0xd0>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a54      	ldr	r2, [pc, #336]	; (800538c <HAL_DMA_Abort_IT+0x200>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d00a      	beq.n	8005256 <HAL_DMA_Abort_IT+0xca>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a52      	ldr	r2, [pc, #328]	; (8005390 <HAL_DMA_Abort_IT+0x204>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d102      	bne.n	8005250 <HAL_DMA_Abort_IT+0xc4>
 800524a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800524e:	e01b      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005254:	e018      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005256:	f44f 7380 	mov.w	r3, #256	; 0x100
 800525a:	e015      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 800525c:	2310      	movs	r3, #16
 800525e:	e013      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005260:	2301      	movs	r3, #1
 8005262:	e011      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005264:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005268:	e00e      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 800526a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800526e:	e00b      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005270:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005274:	e008      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800527a:	e005      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 800527c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005280:	e002      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005282:	2310      	movs	r3, #16
 8005284:	e000      	b.n	8005288 <HAL_DMA_Abort_IT+0xfc>
 8005286:	2301      	movs	r3, #1
 8005288:	4a42      	ldr	r2, [pc, #264]	; (8005394 <HAL_DMA_Abort_IT+0x208>)
 800528a:	6053      	str	r3, [r2, #4]
 800528c:	e057      	b.n	800533e <HAL_DMA_Abort_IT+0x1b2>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a36      	ldr	r2, [pc, #216]	; (800536c <HAL_DMA_Abort_IT+0x1e0>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d04f      	beq.n	8005338 <HAL_DMA_Abort_IT+0x1ac>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a34      	ldr	r2, [pc, #208]	; (8005370 <HAL_DMA_Abort_IT+0x1e4>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d048      	beq.n	8005334 <HAL_DMA_Abort_IT+0x1a8>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a33      	ldr	r2, [pc, #204]	; (8005374 <HAL_DMA_Abort_IT+0x1e8>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d040      	beq.n	800532e <HAL_DMA_Abort_IT+0x1a2>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a31      	ldr	r2, [pc, #196]	; (8005378 <HAL_DMA_Abort_IT+0x1ec>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d038      	beq.n	8005328 <HAL_DMA_Abort_IT+0x19c>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a30      	ldr	r2, [pc, #192]	; (800537c <HAL_DMA_Abort_IT+0x1f0>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d030      	beq.n	8005322 <HAL_DMA_Abort_IT+0x196>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2e      	ldr	r2, [pc, #184]	; (8005380 <HAL_DMA_Abort_IT+0x1f4>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d028      	beq.n	800531c <HAL_DMA_Abort_IT+0x190>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a26      	ldr	r2, [pc, #152]	; (8005368 <HAL_DMA_Abort_IT+0x1dc>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d020      	beq.n	8005316 <HAL_DMA_Abort_IT+0x18a>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a2a      	ldr	r2, [pc, #168]	; (8005384 <HAL_DMA_Abort_IT+0x1f8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d019      	beq.n	8005312 <HAL_DMA_Abort_IT+0x186>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a29      	ldr	r2, [pc, #164]	; (8005388 <HAL_DMA_Abort_IT+0x1fc>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d012      	beq.n	800530e <HAL_DMA_Abort_IT+0x182>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a27      	ldr	r2, [pc, #156]	; (800538c <HAL_DMA_Abort_IT+0x200>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d00a      	beq.n	8005308 <HAL_DMA_Abort_IT+0x17c>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a26      	ldr	r2, [pc, #152]	; (8005390 <HAL_DMA_Abort_IT+0x204>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d102      	bne.n	8005302 <HAL_DMA_Abort_IT+0x176>
 80052fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005300:	e01b      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005302:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005306:	e018      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005308:	f44f 7380 	mov.w	r3, #256	; 0x100
 800530c:	e015      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 800530e:	2310      	movs	r3, #16
 8005310:	e013      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005312:	2301      	movs	r3, #1
 8005314:	e011      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005316:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800531a:	e00e      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 800531c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005320:	e00b      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005322:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005326:	e008      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005328:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800532c:	e005      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 800532e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005332:	e002      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005334:	2310      	movs	r3, #16
 8005336:	e000      	b.n	800533a <HAL_DMA_Abort_IT+0x1ae>
 8005338:	2301      	movs	r3, #1
 800533a:	4a17      	ldr	r2, [pc, #92]	; (8005398 <HAL_DMA_Abort_IT+0x20c>)
 800533c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	4798      	blx	r3
    } 
  }
  return status;
 800535e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	40020080 	.word	0x40020080
 800536c:	40020008 	.word	0x40020008
 8005370:	4002001c 	.word	0x4002001c
 8005374:	40020030 	.word	0x40020030
 8005378:	40020044 	.word	0x40020044
 800537c:	40020058 	.word	0x40020058
 8005380:	4002006c 	.word	0x4002006c
 8005384:	40020408 	.word	0x40020408
 8005388:	4002041c 	.word	0x4002041c
 800538c:	40020430 	.word	0x40020430
 8005390:	40020444 	.word	0x40020444
 8005394:	40020400 	.word	0x40020400
 8005398:	40020000 	.word	0x40020000

0800539c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	2204      	movs	r2, #4
 80053ba:	409a      	lsls	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4013      	ands	r3, r2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 80f1 	beq.w	80055a8 <HAL_DMA_IRQHandler+0x20c>
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	f003 0304 	and.w	r3, r3, #4
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 80eb 	beq.w	80055a8 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0320 	and.w	r3, r3, #32
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d107      	bne.n	80053f0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0204 	bic.w	r2, r2, #4
 80053ee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	461a      	mov	r2, r3
 80053f6:	4b5f      	ldr	r3, [pc, #380]	; (8005574 <HAL_DMA_IRQHandler+0x1d8>)
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d958      	bls.n	80054ae <HAL_DMA_IRQHandler+0x112>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a5d      	ldr	r2, [pc, #372]	; (8005578 <HAL_DMA_IRQHandler+0x1dc>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d04f      	beq.n	80054a6 <HAL_DMA_IRQHandler+0x10a>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a5c      	ldr	r2, [pc, #368]	; (800557c <HAL_DMA_IRQHandler+0x1e0>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d048      	beq.n	80054a2 <HAL_DMA_IRQHandler+0x106>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a5a      	ldr	r2, [pc, #360]	; (8005580 <HAL_DMA_IRQHandler+0x1e4>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d040      	beq.n	800549c <HAL_DMA_IRQHandler+0x100>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a59      	ldr	r2, [pc, #356]	; (8005584 <HAL_DMA_IRQHandler+0x1e8>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d038      	beq.n	8005496 <HAL_DMA_IRQHandler+0xfa>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a57      	ldr	r2, [pc, #348]	; (8005588 <HAL_DMA_IRQHandler+0x1ec>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d030      	beq.n	8005490 <HAL_DMA_IRQHandler+0xf4>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a56      	ldr	r2, [pc, #344]	; (800558c <HAL_DMA_IRQHandler+0x1f0>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d028      	beq.n	800548a <HAL_DMA_IRQHandler+0xee>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a4d      	ldr	r2, [pc, #308]	; (8005574 <HAL_DMA_IRQHandler+0x1d8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d020      	beq.n	8005484 <HAL_DMA_IRQHandler+0xe8>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a52      	ldr	r2, [pc, #328]	; (8005590 <HAL_DMA_IRQHandler+0x1f4>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d019      	beq.n	8005480 <HAL_DMA_IRQHandler+0xe4>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a50      	ldr	r2, [pc, #320]	; (8005594 <HAL_DMA_IRQHandler+0x1f8>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d012      	beq.n	800547c <HAL_DMA_IRQHandler+0xe0>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a4f      	ldr	r2, [pc, #316]	; (8005598 <HAL_DMA_IRQHandler+0x1fc>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d00a      	beq.n	8005476 <HAL_DMA_IRQHandler+0xda>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a4d      	ldr	r2, [pc, #308]	; (800559c <HAL_DMA_IRQHandler+0x200>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d102      	bne.n	8005470 <HAL_DMA_IRQHandler+0xd4>
 800546a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800546e:	e01b      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 8005470:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005474:	e018      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 8005476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800547a:	e015      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 800547c:	2340      	movs	r3, #64	; 0x40
 800547e:	e013      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 8005480:	2304      	movs	r3, #4
 8005482:	e011      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 8005484:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005488:	e00e      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 800548a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800548e:	e00b      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 8005490:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005494:	e008      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 8005496:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800549a:	e005      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 800549c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054a0:	e002      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 80054a2:	2340      	movs	r3, #64	; 0x40
 80054a4:	e000      	b.n	80054a8 <HAL_DMA_IRQHandler+0x10c>
 80054a6:	2304      	movs	r3, #4
 80054a8:	4a3d      	ldr	r2, [pc, #244]	; (80055a0 <HAL_DMA_IRQHandler+0x204>)
 80054aa:	6053      	str	r3, [r2, #4]
 80054ac:	e057      	b.n	800555e <HAL_DMA_IRQHandler+0x1c2>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a31      	ldr	r2, [pc, #196]	; (8005578 <HAL_DMA_IRQHandler+0x1dc>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d04f      	beq.n	8005558 <HAL_DMA_IRQHandler+0x1bc>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a2f      	ldr	r2, [pc, #188]	; (800557c <HAL_DMA_IRQHandler+0x1e0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d048      	beq.n	8005554 <HAL_DMA_IRQHandler+0x1b8>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a2e      	ldr	r2, [pc, #184]	; (8005580 <HAL_DMA_IRQHandler+0x1e4>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d040      	beq.n	800554e <HAL_DMA_IRQHandler+0x1b2>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a2c      	ldr	r2, [pc, #176]	; (8005584 <HAL_DMA_IRQHandler+0x1e8>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d038      	beq.n	8005548 <HAL_DMA_IRQHandler+0x1ac>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a2b      	ldr	r2, [pc, #172]	; (8005588 <HAL_DMA_IRQHandler+0x1ec>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d030      	beq.n	8005542 <HAL_DMA_IRQHandler+0x1a6>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a29      	ldr	r2, [pc, #164]	; (800558c <HAL_DMA_IRQHandler+0x1f0>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d028      	beq.n	800553c <HAL_DMA_IRQHandler+0x1a0>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a21      	ldr	r2, [pc, #132]	; (8005574 <HAL_DMA_IRQHandler+0x1d8>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d020      	beq.n	8005536 <HAL_DMA_IRQHandler+0x19a>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a25      	ldr	r2, [pc, #148]	; (8005590 <HAL_DMA_IRQHandler+0x1f4>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d019      	beq.n	8005532 <HAL_DMA_IRQHandler+0x196>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a24      	ldr	r2, [pc, #144]	; (8005594 <HAL_DMA_IRQHandler+0x1f8>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d012      	beq.n	800552e <HAL_DMA_IRQHandler+0x192>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a22      	ldr	r2, [pc, #136]	; (8005598 <HAL_DMA_IRQHandler+0x1fc>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d00a      	beq.n	8005528 <HAL_DMA_IRQHandler+0x18c>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a21      	ldr	r2, [pc, #132]	; (800559c <HAL_DMA_IRQHandler+0x200>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d102      	bne.n	8005522 <HAL_DMA_IRQHandler+0x186>
 800551c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005520:	e01b      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005522:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005526:	e018      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005528:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800552c:	e015      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 800552e:	2340      	movs	r3, #64	; 0x40
 8005530:	e013      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005532:	2304      	movs	r3, #4
 8005534:	e011      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005536:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800553a:	e00e      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 800553c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005540:	e00b      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005542:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005546:	e008      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005548:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800554c:	e005      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 800554e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005552:	e002      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005554:	2340      	movs	r3, #64	; 0x40
 8005556:	e000      	b.n	800555a <HAL_DMA_IRQHandler+0x1be>
 8005558:	2304      	movs	r3, #4
 800555a:	4a12      	ldr	r2, [pc, #72]	; (80055a4 <HAL_DMA_IRQHandler+0x208>)
 800555c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 8136 	beq.w	80057d4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005570:	e130      	b.n	80057d4 <HAL_DMA_IRQHandler+0x438>
 8005572:	bf00      	nop
 8005574:	40020080 	.word	0x40020080
 8005578:	40020008 	.word	0x40020008
 800557c:	4002001c 	.word	0x4002001c
 8005580:	40020030 	.word	0x40020030
 8005584:	40020044 	.word	0x40020044
 8005588:	40020058 	.word	0x40020058
 800558c:	4002006c 	.word	0x4002006c
 8005590:	40020408 	.word	0x40020408
 8005594:	4002041c 	.word	0x4002041c
 8005598:	40020430 	.word	0x40020430
 800559c:	40020444 	.word	0x40020444
 80055a0:	40020400 	.word	0x40020400
 80055a4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ac:	2202      	movs	r2, #2
 80055ae:	409a      	lsls	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4013      	ands	r3, r2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f000 80dd 	beq.w	8005774 <HAL_DMA_IRQHandler+0x3d8>
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 80d7 	beq.w	8005774 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0320 	and.w	r3, r3, #32
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10b      	bne.n	80055ec <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f022 020a 	bic.w	r2, r2, #10
 80055e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	461a      	mov	r2, r3
 80055f2:	4b7b      	ldr	r3, [pc, #492]	; (80057e0 <HAL_DMA_IRQHandler+0x444>)
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d958      	bls.n	80056aa <HAL_DMA_IRQHandler+0x30e>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a79      	ldr	r2, [pc, #484]	; (80057e4 <HAL_DMA_IRQHandler+0x448>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d04f      	beq.n	80056a2 <HAL_DMA_IRQHandler+0x306>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a78      	ldr	r2, [pc, #480]	; (80057e8 <HAL_DMA_IRQHandler+0x44c>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d048      	beq.n	800569e <HAL_DMA_IRQHandler+0x302>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a76      	ldr	r2, [pc, #472]	; (80057ec <HAL_DMA_IRQHandler+0x450>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d040      	beq.n	8005698 <HAL_DMA_IRQHandler+0x2fc>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a75      	ldr	r2, [pc, #468]	; (80057f0 <HAL_DMA_IRQHandler+0x454>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d038      	beq.n	8005692 <HAL_DMA_IRQHandler+0x2f6>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a73      	ldr	r2, [pc, #460]	; (80057f4 <HAL_DMA_IRQHandler+0x458>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d030      	beq.n	800568c <HAL_DMA_IRQHandler+0x2f0>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a72      	ldr	r2, [pc, #456]	; (80057f8 <HAL_DMA_IRQHandler+0x45c>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d028      	beq.n	8005686 <HAL_DMA_IRQHandler+0x2ea>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a69      	ldr	r2, [pc, #420]	; (80057e0 <HAL_DMA_IRQHandler+0x444>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d020      	beq.n	8005680 <HAL_DMA_IRQHandler+0x2e4>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a6e      	ldr	r2, [pc, #440]	; (80057fc <HAL_DMA_IRQHandler+0x460>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d019      	beq.n	800567c <HAL_DMA_IRQHandler+0x2e0>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a6c      	ldr	r2, [pc, #432]	; (8005800 <HAL_DMA_IRQHandler+0x464>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d012      	beq.n	8005678 <HAL_DMA_IRQHandler+0x2dc>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a6b      	ldr	r2, [pc, #428]	; (8005804 <HAL_DMA_IRQHandler+0x468>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d00a      	beq.n	8005672 <HAL_DMA_IRQHandler+0x2d6>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a69      	ldr	r2, [pc, #420]	; (8005808 <HAL_DMA_IRQHandler+0x46c>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d102      	bne.n	800566c <HAL_DMA_IRQHandler+0x2d0>
 8005666:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800566a:	e01b      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 800566c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005670:	e018      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 8005672:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005676:	e015      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 8005678:	2320      	movs	r3, #32
 800567a:	e013      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 800567c:	2302      	movs	r3, #2
 800567e:	e011      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 8005680:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005684:	e00e      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 8005686:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800568a:	e00b      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 800568c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005690:	e008      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 8005692:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005696:	e005      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 8005698:	f44f 7300 	mov.w	r3, #512	; 0x200
 800569c:	e002      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 800569e:	2320      	movs	r3, #32
 80056a0:	e000      	b.n	80056a4 <HAL_DMA_IRQHandler+0x308>
 80056a2:	2302      	movs	r3, #2
 80056a4:	4a59      	ldr	r2, [pc, #356]	; (800580c <HAL_DMA_IRQHandler+0x470>)
 80056a6:	6053      	str	r3, [r2, #4]
 80056a8:	e057      	b.n	800575a <HAL_DMA_IRQHandler+0x3be>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a4d      	ldr	r2, [pc, #308]	; (80057e4 <HAL_DMA_IRQHandler+0x448>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d04f      	beq.n	8005754 <HAL_DMA_IRQHandler+0x3b8>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a4b      	ldr	r2, [pc, #300]	; (80057e8 <HAL_DMA_IRQHandler+0x44c>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d048      	beq.n	8005750 <HAL_DMA_IRQHandler+0x3b4>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a4a      	ldr	r2, [pc, #296]	; (80057ec <HAL_DMA_IRQHandler+0x450>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d040      	beq.n	800574a <HAL_DMA_IRQHandler+0x3ae>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a48      	ldr	r2, [pc, #288]	; (80057f0 <HAL_DMA_IRQHandler+0x454>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d038      	beq.n	8005744 <HAL_DMA_IRQHandler+0x3a8>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a47      	ldr	r2, [pc, #284]	; (80057f4 <HAL_DMA_IRQHandler+0x458>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d030      	beq.n	800573e <HAL_DMA_IRQHandler+0x3a2>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a45      	ldr	r2, [pc, #276]	; (80057f8 <HAL_DMA_IRQHandler+0x45c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d028      	beq.n	8005738 <HAL_DMA_IRQHandler+0x39c>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a3d      	ldr	r2, [pc, #244]	; (80057e0 <HAL_DMA_IRQHandler+0x444>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d020      	beq.n	8005732 <HAL_DMA_IRQHandler+0x396>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a41      	ldr	r2, [pc, #260]	; (80057fc <HAL_DMA_IRQHandler+0x460>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d019      	beq.n	800572e <HAL_DMA_IRQHandler+0x392>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a40      	ldr	r2, [pc, #256]	; (8005800 <HAL_DMA_IRQHandler+0x464>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d012      	beq.n	800572a <HAL_DMA_IRQHandler+0x38e>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a3e      	ldr	r2, [pc, #248]	; (8005804 <HAL_DMA_IRQHandler+0x468>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d00a      	beq.n	8005724 <HAL_DMA_IRQHandler+0x388>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a3d      	ldr	r2, [pc, #244]	; (8005808 <HAL_DMA_IRQHandler+0x46c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d102      	bne.n	800571e <HAL_DMA_IRQHandler+0x382>
 8005718:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800571c:	e01b      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 800571e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005722:	e018      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 8005724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005728:	e015      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 800572a:	2320      	movs	r3, #32
 800572c:	e013      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 800572e:	2302      	movs	r3, #2
 8005730:	e011      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 8005732:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005736:	e00e      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 8005738:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800573c:	e00b      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 800573e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005742:	e008      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 8005744:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005748:	e005      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 800574a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800574e:	e002      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 8005750:	2320      	movs	r3, #32
 8005752:	e000      	b.n	8005756 <HAL_DMA_IRQHandler+0x3ba>
 8005754:	2302      	movs	r3, #2
 8005756:	4a2e      	ldr	r2, [pc, #184]	; (8005810 <HAL_DMA_IRQHandler+0x474>)
 8005758:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005766:	2b00      	cmp	r3, #0
 8005768:	d034      	beq.n	80057d4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005772:	e02f      	b.n	80057d4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005778:	2208      	movs	r2, #8
 800577a:	409a      	lsls	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4013      	ands	r3, r2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d028      	beq.n	80057d6 <HAL_DMA_IRQHandler+0x43a>
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d023      	beq.n	80057d6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 020e 	bic.w	r2, r2, #14
 800579c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a6:	2101      	movs	r1, #1
 80057a8:	fa01 f202 	lsl.w	r2, r1, r2
 80057ac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d004      	beq.n	80057d6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	4798      	blx	r3
    }
  }
  return;
 80057d4:	bf00      	nop
 80057d6:	bf00      	nop
}
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	40020080 	.word	0x40020080
 80057e4:	40020008 	.word	0x40020008
 80057e8:	4002001c 	.word	0x4002001c
 80057ec:	40020030 	.word	0x40020030
 80057f0:	40020044 	.word	0x40020044
 80057f4:	40020058 	.word	0x40020058
 80057f8:	4002006c 	.word	0x4002006c
 80057fc:	40020408 	.word	0x40020408
 8005800:	4002041c 	.word	0x4002041c
 8005804:	40020430 	.word	0x40020430
 8005808:	40020444 	.word	0x40020444
 800580c:	40020400 	.word	0x40020400
 8005810:	40020000 	.word	0x40020000

08005814 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005822:	b2db      	uxtb	r3, r3
}
 8005824:	4618      	mov	r0, r3
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr

0800582e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800582e:	b480      	push	{r7}
 8005830:	b085      	sub	sp, #20
 8005832:	af00      	add	r7, sp, #0
 8005834:	60f8      	str	r0, [r7, #12]
 8005836:	60b9      	str	r1, [r7, #8]
 8005838:	607a      	str	r2, [r7, #4]
 800583a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005844:	2101      	movs	r1, #1
 8005846:	fa01 f202 	lsl.w	r2, r1, r2
 800584a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	683a      	ldr	r2, [r7, #0]
 8005852:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	2b10      	cmp	r3, #16
 800585a:	d108      	bne.n	800586e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800586c:	e007      	b.n	800587e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68ba      	ldr	r2, [r7, #8]
 8005874:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	60da      	str	r2, [r3, #12]
}
 800587e:	bf00      	nop
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr

08005888 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005888:	b480      	push	{r7}
 800588a:	b08b      	sub	sp, #44	; 0x2c
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005892:	2300      	movs	r3, #0
 8005894:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005896:	2300      	movs	r3, #0
 8005898:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800589a:	e179      	b.n	8005b90 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800589c:	2201      	movs	r2, #1
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	fa02 f303 	lsl.w	r3, r2, r3
 80058a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	69fa      	ldr	r2, [r7, #28]
 80058ac:	4013      	ands	r3, r2
 80058ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	f040 8168 	bne.w	8005b8a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	4a96      	ldr	r2, [pc, #600]	; (8005b18 <HAL_GPIO_Init+0x290>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d05e      	beq.n	8005982 <HAL_GPIO_Init+0xfa>
 80058c4:	4a94      	ldr	r2, [pc, #592]	; (8005b18 <HAL_GPIO_Init+0x290>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d875      	bhi.n	80059b6 <HAL_GPIO_Init+0x12e>
 80058ca:	4a94      	ldr	r2, [pc, #592]	; (8005b1c <HAL_GPIO_Init+0x294>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d058      	beq.n	8005982 <HAL_GPIO_Init+0xfa>
 80058d0:	4a92      	ldr	r2, [pc, #584]	; (8005b1c <HAL_GPIO_Init+0x294>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d86f      	bhi.n	80059b6 <HAL_GPIO_Init+0x12e>
 80058d6:	4a92      	ldr	r2, [pc, #584]	; (8005b20 <HAL_GPIO_Init+0x298>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d052      	beq.n	8005982 <HAL_GPIO_Init+0xfa>
 80058dc:	4a90      	ldr	r2, [pc, #576]	; (8005b20 <HAL_GPIO_Init+0x298>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d869      	bhi.n	80059b6 <HAL_GPIO_Init+0x12e>
 80058e2:	4a90      	ldr	r2, [pc, #576]	; (8005b24 <HAL_GPIO_Init+0x29c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d04c      	beq.n	8005982 <HAL_GPIO_Init+0xfa>
 80058e8:	4a8e      	ldr	r2, [pc, #568]	; (8005b24 <HAL_GPIO_Init+0x29c>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d863      	bhi.n	80059b6 <HAL_GPIO_Init+0x12e>
 80058ee:	4a8e      	ldr	r2, [pc, #568]	; (8005b28 <HAL_GPIO_Init+0x2a0>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d046      	beq.n	8005982 <HAL_GPIO_Init+0xfa>
 80058f4:	4a8c      	ldr	r2, [pc, #560]	; (8005b28 <HAL_GPIO_Init+0x2a0>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d85d      	bhi.n	80059b6 <HAL_GPIO_Init+0x12e>
 80058fa:	2b12      	cmp	r3, #18
 80058fc:	d82a      	bhi.n	8005954 <HAL_GPIO_Init+0xcc>
 80058fe:	2b12      	cmp	r3, #18
 8005900:	d859      	bhi.n	80059b6 <HAL_GPIO_Init+0x12e>
 8005902:	a201      	add	r2, pc, #4	; (adr r2, 8005908 <HAL_GPIO_Init+0x80>)
 8005904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005908:	08005983 	.word	0x08005983
 800590c:	0800595d 	.word	0x0800595d
 8005910:	0800596f 	.word	0x0800596f
 8005914:	080059b1 	.word	0x080059b1
 8005918:	080059b7 	.word	0x080059b7
 800591c:	080059b7 	.word	0x080059b7
 8005920:	080059b7 	.word	0x080059b7
 8005924:	080059b7 	.word	0x080059b7
 8005928:	080059b7 	.word	0x080059b7
 800592c:	080059b7 	.word	0x080059b7
 8005930:	080059b7 	.word	0x080059b7
 8005934:	080059b7 	.word	0x080059b7
 8005938:	080059b7 	.word	0x080059b7
 800593c:	080059b7 	.word	0x080059b7
 8005940:	080059b7 	.word	0x080059b7
 8005944:	080059b7 	.word	0x080059b7
 8005948:	080059b7 	.word	0x080059b7
 800594c:	08005965 	.word	0x08005965
 8005950:	08005979 	.word	0x08005979
 8005954:	4a75      	ldr	r2, [pc, #468]	; (8005b2c <HAL_GPIO_Init+0x2a4>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d013      	beq.n	8005982 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800595a:	e02c      	b.n	80059b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	623b      	str	r3, [r7, #32]
          break;
 8005962:	e029      	b.n	80059b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	3304      	adds	r3, #4
 800596a:	623b      	str	r3, [r7, #32]
          break;
 800596c:	e024      	b.n	80059b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	3308      	adds	r3, #8
 8005974:	623b      	str	r3, [r7, #32]
          break;
 8005976:	e01f      	b.n	80059b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	330c      	adds	r3, #12
 800597e:	623b      	str	r3, [r7, #32]
          break;
 8005980:	e01a      	b.n	80059b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d102      	bne.n	8005990 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800598a:	2304      	movs	r3, #4
 800598c:	623b      	str	r3, [r7, #32]
          break;
 800598e:	e013      	b.n	80059b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d105      	bne.n	80059a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005998:	2308      	movs	r3, #8
 800599a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	69fa      	ldr	r2, [r7, #28]
 80059a0:	611a      	str	r2, [r3, #16]
          break;
 80059a2:	e009      	b.n	80059b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80059a4:	2308      	movs	r3, #8
 80059a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	69fa      	ldr	r2, [r7, #28]
 80059ac:	615a      	str	r2, [r3, #20]
          break;
 80059ae:	e003      	b.n	80059b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80059b0:	2300      	movs	r3, #0
 80059b2:	623b      	str	r3, [r7, #32]
          break;
 80059b4:	e000      	b.n	80059b8 <HAL_GPIO_Init+0x130>
          break;
 80059b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	2bff      	cmp	r3, #255	; 0xff
 80059bc:	d801      	bhi.n	80059c2 <HAL_GPIO_Init+0x13a>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	e001      	b.n	80059c6 <HAL_GPIO_Init+0x13e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	3304      	adds	r3, #4
 80059c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	2bff      	cmp	r3, #255	; 0xff
 80059cc:	d802      	bhi.n	80059d4 <HAL_GPIO_Init+0x14c>
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	e002      	b.n	80059da <HAL_GPIO_Init+0x152>
 80059d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d6:	3b08      	subs	r3, #8
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	210f      	movs	r1, #15
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	fa01 f303 	lsl.w	r3, r1, r3
 80059e8:	43db      	mvns	r3, r3
 80059ea:	401a      	ands	r2, r3
 80059ec:	6a39      	ldr	r1, [r7, #32]
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	fa01 f303 	lsl.w	r3, r1, r3
 80059f4:	431a      	orrs	r2, r3
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f000 80c1 	beq.w	8005b8a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005a08:	4b49      	ldr	r3, [pc, #292]	; (8005b30 <HAL_GPIO_Init+0x2a8>)
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	4a48      	ldr	r2, [pc, #288]	; (8005b30 <HAL_GPIO_Init+0x2a8>)
 8005a0e:	f043 0301 	orr.w	r3, r3, #1
 8005a12:	6193      	str	r3, [r2, #24]
 8005a14:	4b46      	ldr	r3, [pc, #280]	; (8005b30 <HAL_GPIO_Init+0x2a8>)
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	60bb      	str	r3, [r7, #8]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005a20:	4a44      	ldr	r2, [pc, #272]	; (8005b34 <HAL_GPIO_Init+0x2ac>)
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	089b      	lsrs	r3, r3, #2
 8005a26:	3302      	adds	r3, #2
 8005a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a30:	f003 0303 	and.w	r3, r3, #3
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	220f      	movs	r2, #15
 8005a38:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	4013      	ands	r3, r2
 8005a42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a3c      	ldr	r2, [pc, #240]	; (8005b38 <HAL_GPIO_Init+0x2b0>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d01f      	beq.n	8005a8c <HAL_GPIO_Init+0x204>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a3b      	ldr	r2, [pc, #236]	; (8005b3c <HAL_GPIO_Init+0x2b4>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d019      	beq.n	8005a88 <HAL_GPIO_Init+0x200>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a3a      	ldr	r2, [pc, #232]	; (8005b40 <HAL_GPIO_Init+0x2b8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d013      	beq.n	8005a84 <HAL_GPIO_Init+0x1fc>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a39      	ldr	r2, [pc, #228]	; (8005b44 <HAL_GPIO_Init+0x2bc>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d00d      	beq.n	8005a80 <HAL_GPIO_Init+0x1f8>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a38      	ldr	r2, [pc, #224]	; (8005b48 <HAL_GPIO_Init+0x2c0>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d007      	beq.n	8005a7c <HAL_GPIO_Init+0x1f4>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a37      	ldr	r2, [pc, #220]	; (8005b4c <HAL_GPIO_Init+0x2c4>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d101      	bne.n	8005a78 <HAL_GPIO_Init+0x1f0>
 8005a74:	2305      	movs	r3, #5
 8005a76:	e00a      	b.n	8005a8e <HAL_GPIO_Init+0x206>
 8005a78:	2306      	movs	r3, #6
 8005a7a:	e008      	b.n	8005a8e <HAL_GPIO_Init+0x206>
 8005a7c:	2304      	movs	r3, #4
 8005a7e:	e006      	b.n	8005a8e <HAL_GPIO_Init+0x206>
 8005a80:	2303      	movs	r3, #3
 8005a82:	e004      	b.n	8005a8e <HAL_GPIO_Init+0x206>
 8005a84:	2302      	movs	r3, #2
 8005a86:	e002      	b.n	8005a8e <HAL_GPIO_Init+0x206>
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e000      	b.n	8005a8e <HAL_GPIO_Init+0x206>
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a90:	f002 0203 	and.w	r2, r2, #3
 8005a94:	0092      	lsls	r2, r2, #2
 8005a96:	4093      	lsls	r3, r2
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005a9e:	4925      	ldr	r1, [pc, #148]	; (8005b34 <HAL_GPIO_Init+0x2ac>)
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	089b      	lsrs	r3, r3, #2
 8005aa4:	3302      	adds	r3, #2
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d006      	beq.n	8005ac6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005ab8:	4b25      	ldr	r3, [pc, #148]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	4924      	ldr	r1, [pc, #144]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	608b      	str	r3, [r1, #8]
 8005ac4:	e006      	b.n	8005ad4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005ac6:	4b22      	ldr	r3, [pc, #136]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005ac8:	689a      	ldr	r2, [r3, #8]
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	43db      	mvns	r3, r3
 8005ace:	4920      	ldr	r1, [pc, #128]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d006      	beq.n	8005aee <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005ae0:	4b1b      	ldr	r3, [pc, #108]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	491a      	ldr	r1, [pc, #104]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	60cb      	str	r3, [r1, #12]
 8005aec:	e006      	b.n	8005afc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005aee:	4b18      	ldr	r3, [pc, #96]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	43db      	mvns	r3, r3
 8005af6:	4916      	ldr	r1, [pc, #88]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d025      	beq.n	8005b54 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005b08:	4b11      	ldr	r3, [pc, #68]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005b0a:	685a      	ldr	r2, [r3, #4]
 8005b0c:	4910      	ldr	r1, [pc, #64]	; (8005b50 <HAL_GPIO_Init+0x2c8>)
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	604b      	str	r3, [r1, #4]
 8005b14:	e025      	b.n	8005b62 <HAL_GPIO_Init+0x2da>
 8005b16:	bf00      	nop
 8005b18:	10320000 	.word	0x10320000
 8005b1c:	10310000 	.word	0x10310000
 8005b20:	10220000 	.word	0x10220000
 8005b24:	10210000 	.word	0x10210000
 8005b28:	10120000 	.word	0x10120000
 8005b2c:	10110000 	.word	0x10110000
 8005b30:	40021000 	.word	0x40021000
 8005b34:	40010000 	.word	0x40010000
 8005b38:	40010800 	.word	0x40010800
 8005b3c:	40010c00 	.word	0x40010c00
 8005b40:	40011000 	.word	0x40011000
 8005b44:	40011400 	.word	0x40011400
 8005b48:	40011800 	.word	0x40011800
 8005b4c:	40011c00 	.word	0x40011c00
 8005b50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005b54:	4b15      	ldr	r3, [pc, #84]	; (8005bac <HAL_GPIO_Init+0x324>)
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	43db      	mvns	r3, r3
 8005b5c:	4913      	ldr	r1, [pc, #76]	; (8005bac <HAL_GPIO_Init+0x324>)
 8005b5e:	4013      	ands	r3, r2
 8005b60:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d006      	beq.n	8005b7c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005b6e:	4b0f      	ldr	r3, [pc, #60]	; (8005bac <HAL_GPIO_Init+0x324>)
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	490e      	ldr	r1, [pc, #56]	; (8005bac <HAL_GPIO_Init+0x324>)
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	600b      	str	r3, [r1, #0]
 8005b7a:	e006      	b.n	8005b8a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005b7c:	4b0b      	ldr	r3, [pc, #44]	; (8005bac <HAL_GPIO_Init+0x324>)
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	43db      	mvns	r3, r3
 8005b84:	4909      	ldr	r1, [pc, #36]	; (8005bac <HAL_GPIO_Init+0x324>)
 8005b86:	4013      	ands	r3, r2
 8005b88:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b96:	fa22 f303 	lsr.w	r3, r2, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f47f ae7e 	bne.w	800589c <HAL_GPIO_Init+0x14>
  }
}
 8005ba0:	bf00      	nop
 8005ba2:	bf00      	nop
 8005ba4:	372c      	adds	r7, #44	; 0x2c
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bc80      	pop	{r7}
 8005baa:	4770      	bx	lr
 8005bac:	40010400 	.word	0x40010400

08005bb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b085      	sub	sp, #20
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	460b      	mov	r3, r1
 8005bba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	887b      	ldrh	r3, [r7, #2]
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	73fb      	strb	r3, [r7, #15]
 8005bcc:	e001      	b.n	8005bd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3714      	adds	r7, #20
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bc80      	pop	{r7}
 8005bdc:	4770      	bx	lr

08005bde <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
 8005be6:	460b      	mov	r3, r1
 8005be8:	807b      	strh	r3, [r7, #2]
 8005bea:	4613      	mov	r3, r2
 8005bec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005bee:	787b      	ldrb	r3, [r7, #1]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d003      	beq.n	8005bfc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005bf4:	887a      	ldrh	r2, [r7, #2]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005bfa:	e003      	b.n	8005c04 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005bfc:	887b      	ldrh	r3, [r7, #2]
 8005bfe:	041a      	lsls	r2, r3, #16
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	611a      	str	r2, [r3, #16]
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bc80      	pop	{r7}
 8005c0c:	4770      	bx	lr

08005c0e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b085      	sub	sp, #20
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
 8005c16:	460b      	mov	r3, r1
 8005c18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005c20:	887a      	ldrh	r2, [r7, #2]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	4013      	ands	r3, r2
 8005c26:	041a      	lsls	r2, r3, #16
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	43d9      	mvns	r1, r3
 8005c2c:	887b      	ldrh	r3, [r7, #2]
 8005c2e:	400b      	ands	r3, r1
 8005c30:	431a      	orrs	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	611a      	str	r2, [r3, #16]
}
 8005c36:	bf00      	nop
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e12b      	b.n	8005eaa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d106      	bne.n	8005c6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f7fc fb8a 	bl	8002380 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2224      	movs	r2, #36	; 0x24
 8005c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0201 	bic.w	r2, r2, #1
 8005c82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ca2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ca4:	f004 fd10 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 8005ca8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	4a81      	ldr	r2, [pc, #516]	; (8005eb4 <HAL_I2C_Init+0x274>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d807      	bhi.n	8005cc4 <HAL_I2C_Init+0x84>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	4a80      	ldr	r2, [pc, #512]	; (8005eb8 <HAL_I2C_Init+0x278>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	bf94      	ite	ls
 8005cbc:	2301      	movls	r3, #1
 8005cbe:	2300      	movhi	r3, #0
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	e006      	b.n	8005cd2 <HAL_I2C_Init+0x92>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4a7d      	ldr	r2, [pc, #500]	; (8005ebc <HAL_I2C_Init+0x27c>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	bf94      	ite	ls
 8005ccc:	2301      	movls	r3, #1
 8005cce:	2300      	movhi	r3, #0
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d001      	beq.n	8005cda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e0e7      	b.n	8005eaa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	4a78      	ldr	r2, [pc, #480]	; (8005ec0 <HAL_I2C_Init+0x280>)
 8005cde:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce2:	0c9b      	lsrs	r3, r3, #18
 8005ce4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	4a6a      	ldr	r2, [pc, #424]	; (8005eb4 <HAL_I2C_Init+0x274>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d802      	bhi.n	8005d14 <HAL_I2C_Init+0xd4>
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	3301      	adds	r3, #1
 8005d12:	e009      	b.n	8005d28 <HAL_I2C_Init+0xe8>
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005d1a:	fb02 f303 	mul.w	r3, r2, r3
 8005d1e:	4a69      	ldr	r2, [pc, #420]	; (8005ec4 <HAL_I2C_Init+0x284>)
 8005d20:	fba2 2303 	umull	r2, r3, r2, r3
 8005d24:	099b      	lsrs	r3, r3, #6
 8005d26:	3301      	adds	r3, #1
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	6812      	ldr	r2, [r2, #0]
 8005d2c:	430b      	orrs	r3, r1
 8005d2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005d3a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	495c      	ldr	r1, [pc, #368]	; (8005eb4 <HAL_I2C_Init+0x274>)
 8005d44:	428b      	cmp	r3, r1
 8005d46:	d819      	bhi.n	8005d7c <HAL_I2C_Init+0x13c>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	1e59      	subs	r1, r3, #1
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d56:	1c59      	adds	r1, r3, #1
 8005d58:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005d5c:	400b      	ands	r3, r1
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00a      	beq.n	8005d78 <HAL_I2C_Init+0x138>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	1e59      	subs	r1, r3, #1
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d70:	3301      	adds	r3, #1
 8005d72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d76:	e051      	b.n	8005e1c <HAL_I2C_Init+0x1dc>
 8005d78:	2304      	movs	r3, #4
 8005d7a:	e04f      	b.n	8005e1c <HAL_I2C_Init+0x1dc>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d111      	bne.n	8005da8 <HAL_I2C_Init+0x168>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1e58      	subs	r0, r3, #1
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6859      	ldr	r1, [r3, #4]
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	005b      	lsls	r3, r3, #1
 8005d90:	440b      	add	r3, r1
 8005d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d96:	3301      	adds	r3, #1
 8005d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	bf0c      	ite	eq
 8005da0:	2301      	moveq	r3, #1
 8005da2:	2300      	movne	r3, #0
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	e012      	b.n	8005dce <HAL_I2C_Init+0x18e>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	1e58      	subs	r0, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6859      	ldr	r1, [r3, #4]
 8005db0:	460b      	mov	r3, r1
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	0099      	lsls	r1, r3, #2
 8005db8:	440b      	add	r3, r1
 8005dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	bf0c      	ite	eq
 8005dc8:	2301      	moveq	r3, #1
 8005dca:	2300      	movne	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <HAL_I2C_Init+0x196>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e022      	b.n	8005e1c <HAL_I2C_Init+0x1dc>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10e      	bne.n	8005dfc <HAL_I2C_Init+0x1bc>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1e58      	subs	r0, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6859      	ldr	r1, [r3, #4]
 8005de6:	460b      	mov	r3, r1
 8005de8:	005b      	lsls	r3, r3, #1
 8005dea:	440b      	add	r3, r1
 8005dec:	fbb0 f3f3 	udiv	r3, r0, r3
 8005df0:	3301      	adds	r3, #1
 8005df2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dfa:	e00f      	b.n	8005e1c <HAL_I2C_Init+0x1dc>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	1e58      	subs	r0, r3, #1
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6859      	ldr	r1, [r3, #4]
 8005e04:	460b      	mov	r3, r1
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	440b      	add	r3, r1
 8005e0a:	0099      	lsls	r1, r3, #2
 8005e0c:	440b      	add	r3, r1
 8005e0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e12:	3301      	adds	r3, #1
 8005e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e1c:	6879      	ldr	r1, [r7, #4]
 8005e1e:	6809      	ldr	r1, [r1, #0]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	69da      	ldr	r2, [r3, #28]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	431a      	orrs	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005e4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6911      	ldr	r1, [r2, #16]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	68d2      	ldr	r2, [r2, #12]
 8005e56:	4311      	orrs	r1, r2
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	6812      	ldr	r2, [r2, #0]
 8005e5c:	430b      	orrs	r3, r1
 8005e5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	695a      	ldr	r2, [r3, #20]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	431a      	orrs	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f042 0201 	orr.w	r2, r2, #1
 8005e8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2220      	movs	r2, #32
 8005e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	000186a0 	.word	0x000186a0
 8005eb8:	001e847f 	.word	0x001e847f
 8005ebc:	003d08ff 	.word	0x003d08ff
 8005ec0:	431bde83 	.word	0x431bde83
 8005ec4:	10624dd3 	.word	0x10624dd3

08005ec8 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eda:	2b80      	cmp	r3, #128	; 0x80
 8005edc:	d103      	bne.n	8005ee6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	611a      	str	r2, [r3, #16]
  }
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr

08005ef0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b088      	sub	sp, #32
 8005ef4:	af02      	add	r7, sp, #8
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	4608      	mov	r0, r1
 8005efa:	4611      	mov	r1, r2
 8005efc:	461a      	mov	r2, r3
 8005efe:	4603      	mov	r3, r0
 8005f00:	817b      	strh	r3, [r7, #10]
 8005f02:	460b      	mov	r3, r1
 8005f04:	813b      	strh	r3, [r7, #8]
 8005f06:	4613      	mov	r3, r2
 8005f08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f0a:	f7fe fa89 	bl	8004420 <HAL_GetTick>
 8005f0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b20      	cmp	r3, #32
 8005f1a:	f040 80d9 	bne.w	80060d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	9300      	str	r3, [sp, #0]
 8005f22:	2319      	movs	r3, #25
 8005f24:	2201      	movs	r2, #1
 8005f26:	496d      	ldr	r1, [pc, #436]	; (80060dc <HAL_I2C_Mem_Write+0x1ec>)
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f002 f86f 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d001      	beq.n	8005f38 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005f34:	2302      	movs	r3, #2
 8005f36:	e0cc      	b.n	80060d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d101      	bne.n	8005f46 <HAL_I2C_Mem_Write+0x56>
 8005f42:	2302      	movs	r3, #2
 8005f44:	e0c5      	b.n	80060d2 <HAL_I2C_Mem_Write+0x1e2>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d007      	beq.n	8005f6c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2221      	movs	r2, #33	; 0x21
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2240      	movs	r2, #64	; 0x40
 8005f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6a3a      	ldr	r2, [r7, #32]
 8005f96:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005f9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4a4d      	ldr	r2, [pc, #308]	; (80060e0 <HAL_I2C_Mem_Write+0x1f0>)
 8005fac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fae:	88f8      	ldrh	r0, [r7, #6]
 8005fb0:	893a      	ldrh	r2, [r7, #8]
 8005fb2:	8979      	ldrh	r1, [r7, #10]
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	9301      	str	r3, [sp, #4]
 8005fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fba:	9300      	str	r3, [sp, #0]
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f001 fdda 	bl	8007b78 <I2C_RequestMemoryWrite>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d052      	beq.n	8006070 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e081      	b.n	80060d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f002 f934 	bl	8008240 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00d      	beq.n	8005ffa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe2:	2b04      	cmp	r3, #4
 8005fe4:	d107      	bne.n	8005ff6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ff4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e06b      	b.n	80060d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ffe:	781a      	ldrb	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600a:	1c5a      	adds	r2, r3, #1
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006014:	3b01      	subs	r3, #1
 8006016:	b29a      	uxth	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006020:	b29b      	uxth	r3, r3
 8006022:	3b01      	subs	r3, #1
 8006024:	b29a      	uxth	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	2b04      	cmp	r3, #4
 8006036:	d11b      	bne.n	8006070 <HAL_I2C_Mem_Write+0x180>
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800603c:	2b00      	cmp	r3, #0
 800603e:	d017      	beq.n	8006070 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006044:	781a      	ldrb	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006050:	1c5a      	adds	r2, r3, #1
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800605a:	3b01      	subs	r3, #1
 800605c:	b29a      	uxth	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006066:	b29b      	uxth	r3, r3
 8006068:	3b01      	subs	r3, #1
 800606a:	b29a      	uxth	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1aa      	bne.n	8005fce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006078:	697a      	ldr	r2, [r7, #20]
 800607a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f002 f927 	bl	80082d0 <I2C_WaitOnBTFFlagUntilTimeout>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00d      	beq.n	80060a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608c:	2b04      	cmp	r3, #4
 800608e:	d107      	bne.n	80060a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800609e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e016      	b.n	80060d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2220      	movs	r2, #32
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80060cc:	2300      	movs	r3, #0
 80060ce:	e000      	b.n	80060d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80060d0:	2302      	movs	r3, #2
  }
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3718      	adds	r7, #24
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	00100002 	.word	0x00100002
 80060e0:	ffff0000 	.word	0xffff0000

080060e4 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b08a      	sub	sp, #40	; 0x28
 80060e8:	af02      	add	r7, sp, #8
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	4608      	mov	r0, r1
 80060ee:	4611      	mov	r1, r2
 80060f0:	461a      	mov	r2, r3
 80060f2:	4603      	mov	r3, r0
 80060f4:	817b      	strh	r3, [r7, #10]
 80060f6:	460b      	mov	r3, r1
 80060f8:	813b      	strh	r3, [r7, #8]
 80060fa:	4613      	mov	r3, r2
 80060fc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80060fe:	2300      	movs	r3, #0
 8006100:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006102:	f7fe f98d 	bl	8004420 <HAL_GetTick>
 8006106:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b20      	cmp	r3, #32
 8006112:	f040 812e 	bne.w	8006372 <HAL_I2C_Mem_Write_DMA+0x28e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8006116:	4b99      	ldr	r3, [pc, #612]	; (800637c <HAL_I2C_Mem_Write_DMA+0x298>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	08db      	lsrs	r3, r3, #3
 800611c:	4a98      	ldr	r2, [pc, #608]	; (8006380 <HAL_I2C_Mem_Write_DMA+0x29c>)
 800611e:	fba2 2303 	umull	r2, r3, r2, r3
 8006122:	0a1a      	lsrs	r2, r3, #8
 8006124:	4613      	mov	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	4413      	add	r3, r2
 800612a:	009a      	lsls	r2, r3, #2
 800612c:	4413      	add	r3, r2
 800612e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	3b01      	subs	r3, #1
 8006134:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d112      	bne.n	8006162 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2220      	movs	r2, #32
 8006146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006156:	f043 0220 	orr.w	r2, r3, #32
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 800615e:	2302      	movs	r3, #2
 8006160:	e108      	b.n	8006374 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b02      	cmp	r3, #2
 800616e:	d0df      	beq.n	8006130 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006176:	2b01      	cmp	r3, #1
 8006178:	d101      	bne.n	800617e <HAL_I2C_Mem_Write_DMA+0x9a>
 800617a:	2302      	movs	r3, #2
 800617c:	e0fa      	b.n	8006374 <HAL_I2C_Mem_Write_DMA+0x290>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2201      	movs	r2, #1
 8006182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b01      	cmp	r3, #1
 8006192:	d007      	beq.n	80061a4 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f042 0201 	orr.w	r2, r2, #1
 80061a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2221      	movs	r2, #33	; 0x21
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2240      	movs	r2, #64	; 0x40
 80061c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80061d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061da:	b29a      	uxth	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	4a68      	ldr	r2, [pc, #416]	; (8006384 <HAL_I2C_Mem_Write_DMA+0x2a0>)
 80061e4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80061e6:	897a      	ldrh	r2, [r7, #10]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80061ec:	893a      	ldrh	r2, [r7, #8]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 80061f2:	88fa      	ldrh	r2, [r7, #6]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 80a1 	beq.w	800634a <HAL_I2C_Mem_Write_DMA+0x266>
    {
      if (hi2c->hdmatx != NULL)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800620c:	2b00      	cmp	r3, #0
 800620e:	d022      	beq.n	8006256 <HAL_I2C_Mem_Write_DMA+0x172>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006214:	4a5c      	ldr	r2, [pc, #368]	; (8006388 <HAL_I2C_Mem_Write_DMA+0x2a4>)
 8006216:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800621c:	4a5b      	ldr	r2, [pc, #364]	; (800638c <HAL_I2C_Mem_Write_DMA+0x2a8>)
 800621e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006224:	2200      	movs	r2, #0
 8006226:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800622c:	2200      	movs	r2, #0
 800622e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006238:	4619      	mov	r1, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3310      	adds	r3, #16
 8006240:	461a      	mov	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006246:	f7fe ff41 	bl	80050cc <HAL_DMA_Start_IT>
 800624a:	4603      	mov	r3, r0
 800624c:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800624e:	7efb      	ldrb	r3, [r7, #27]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d166      	bne.n	8006322 <HAL_I2C_Mem_Write_DMA+0x23e>
 8006254:	e013      	b.n	800627e <HAL_I2C_Mem_Write_DMA+0x19a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2220      	movs	r2, #32
 800625a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800626a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e07a      	b.n	8006374 <HAL_I2C_Mem_Write_DMA+0x290>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800627e:	88f8      	ldrh	r0, [r7, #6]
 8006280:	893a      	ldrh	r2, [r7, #8]
 8006282:	8979      	ldrh	r1, [r7, #10]
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	2323      	movs	r3, #35	; 0x23
 800628a:	9300      	str	r3, [sp, #0]
 800628c:	4603      	mov	r3, r0
 800628e:	68f8      	ldr	r0, [r7, #12]
 8006290:	f001 fc72 	bl	8007b78 <I2C_RequestMemoryWrite>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d022      	beq.n	80062e0 <HAL_I2C_Mem_Write_DMA+0x1fc>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fe ff74 	bl	800518c <HAL_DMA_Abort_IT>
 80062a4:	4603      	mov	r3, r0
 80062a6:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ac:	2200      	movs	r2, #0
 80062ae:	629a      	str	r2, [r3, #40]	; 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062be:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0201 	bic.w	r2, r2, #1
 80062da:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e049      	b.n	8006374 <HAL_I2C_Mem_Write_DMA+0x290>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062e0:	2300      	movs	r3, #0
 80062e2:	613b      	str	r3, [r7, #16]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	613b      	str	r3, [r7, #16]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	613b      	str	r3, [r7, #16]
 80062f4:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800630c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800631c:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 800631e:	2300      	movs	r3, #0
 8006320:	e028      	b.n	8006374 <HAL_I2C_Mem_Write_DMA+0x290>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2220      	movs	r2, #32
 8006326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006336:	f043 0210 	orr.w	r2, r3, #16
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e014      	b.n	8006374 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2220      	movs	r2, #32
 800634e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e000      	b.n	8006374 <HAL_I2C_Mem_Write_DMA+0x290>
    }
  }
  else
  {
    return HAL_BUSY;
 8006372:	2302      	movs	r3, #2
  }
}
 8006374:	4618      	mov	r0, r3
 8006376:	3720      	adds	r7, #32
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	200002a0 	.word	0x200002a0
 8006380:	14f8b589 	.word	0x14f8b589
 8006384:	ffff0000 	.word	0xffff0000
 8006388:	08007ca5 	.word	0x08007ca5
 800638c:	08007e4f 	.word	0x08007e4f

08006390 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b08a      	sub	sp, #40	; 0x28
 8006394:	af02      	add	r7, sp, #8
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	607a      	str	r2, [r7, #4]
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	460b      	mov	r3, r1
 800639e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80063a0:	f7fe f83e 	bl	8004420 <HAL_GetTick>
 80063a4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80063a6:	2300      	movs	r3, #0
 80063a8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b20      	cmp	r3, #32
 80063b4:	f040 8111 	bne.w	80065da <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	9300      	str	r3, [sp, #0]
 80063bc:	2319      	movs	r3, #25
 80063be:	2201      	movs	r2, #1
 80063c0:	4988      	ldr	r1, [pc, #544]	; (80065e4 <HAL_I2C_IsDeviceReady+0x254>)
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f001 fe22 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80063ce:	2302      	movs	r3, #2
 80063d0:	e104      	b.n	80065dc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d101      	bne.n	80063e0 <HAL_I2C_IsDeviceReady+0x50>
 80063dc:	2302      	movs	r3, #2
 80063de:	e0fd      	b.n	80065dc <HAL_I2C_IsDeviceReady+0x24c>
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0301 	and.w	r3, r3, #1
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d007      	beq.n	8006406 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f042 0201 	orr.w	r2, r2, #1
 8006404:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006414:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2224      	movs	r2, #36	; 0x24
 800641a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2200      	movs	r2, #0
 8006422:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	4a70      	ldr	r2, [pc, #448]	; (80065e8 <HAL_I2C_IsDeviceReady+0x258>)
 8006428:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006438:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	2200      	movs	r2, #0
 8006442:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f001 fde0 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00d      	beq.n	800646e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800645c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006460:	d103      	bne.n	800646a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006468:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e0b6      	b.n	80065dc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800646e:	897b      	ldrh	r3, [r7, #10]
 8006470:	b2db      	uxtb	r3, r3
 8006472:	461a      	mov	r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800647c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800647e:	f7fd ffcf 	bl	8004420 <HAL_GetTick>
 8006482:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b02      	cmp	r3, #2
 8006490:	bf0c      	ite	eq
 8006492:	2301      	moveq	r3, #1
 8006494:	2300      	movne	r3, #0
 8006496:	b2db      	uxtb	r3, r3
 8006498:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	695b      	ldr	r3, [r3, #20]
 80064a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064a8:	bf0c      	ite	eq
 80064aa:	2301      	moveq	r3, #1
 80064ac:	2300      	movne	r3, #0
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80064b2:	e025      	b.n	8006500 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80064b4:	f7fd ffb4 	bl	8004420 <HAL_GetTick>
 80064b8:	4602      	mov	r2, r0
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	1ad3      	subs	r3, r2, r3
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d302      	bcc.n	80064ca <HAL_I2C_IsDeviceReady+0x13a>
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d103      	bne.n	80064d2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	22a0      	movs	r2, #160	; 0xa0
 80064ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b02      	cmp	r3, #2
 80064de:	bf0c      	ite	eq
 80064e0:	2301      	moveq	r3, #1
 80064e2:	2300      	movne	r3, #0
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064f6:	bf0c      	ite	eq
 80064f8:	2301      	moveq	r3, #1
 80064fa:	2300      	movne	r3, #0
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2ba0      	cmp	r3, #160	; 0xa0
 800650a:	d005      	beq.n	8006518 <HAL_I2C_IsDeviceReady+0x188>
 800650c:	7dfb      	ldrb	r3, [r7, #23]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d102      	bne.n	8006518 <HAL_I2C_IsDeviceReady+0x188>
 8006512:	7dbb      	ldrb	r3, [r7, #22]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0cd      	beq.n	80064b4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b02      	cmp	r3, #2
 800652c:	d129      	bne.n	8006582 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800653c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800653e:	2300      	movs	r3, #0
 8006540:	613b      	str	r3, [r7, #16]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	695b      	ldr	r3, [r3, #20]
 8006548:	613b      	str	r3, [r7, #16]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	613b      	str	r3, [r7, #16]
 8006552:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	2319      	movs	r3, #25
 800655a:	2201      	movs	r2, #1
 800655c:	4921      	ldr	r1, [pc, #132]	; (80065e4 <HAL_I2C_IsDeviceReady+0x254>)
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f001 fd54 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e036      	b.n	80065dc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2220      	movs	r2, #32
 8006572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800657e:	2300      	movs	r3, #0
 8006580:	e02c      	b.n	80065dc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006590:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800659a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	2319      	movs	r3, #25
 80065a2:	2201      	movs	r2, #1
 80065a4:	490f      	ldr	r1, [pc, #60]	; (80065e4 <HAL_I2C_IsDeviceReady+0x254>)
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f001 fd30 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e012      	b.n	80065dc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	3301      	adds	r3, #1
 80065ba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	f4ff af32 	bcc.w	800642a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e000      	b.n	80065dc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80065da:	2302      	movs	r3, #2
  }
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3720      	adds	r7, #32
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	00100002 	.word	0x00100002
 80065e8:	ffff0000 	.word	0xffff0000

080065ec <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b088      	sub	sp, #32
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80065f4:	2300      	movs	r3, #0
 80065f6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006604:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800660c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006614:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006616:	7bfb      	ldrb	r3, [r7, #15]
 8006618:	2b10      	cmp	r3, #16
 800661a:	d003      	beq.n	8006624 <HAL_I2C_EV_IRQHandler+0x38>
 800661c:	7bfb      	ldrb	r3, [r7, #15]
 800661e:	2b40      	cmp	r3, #64	; 0x40
 8006620:	f040 80c1 	bne.w	80067a6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	695b      	ldr	r3, [r3, #20]
 8006632:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10d      	bne.n	800665a <HAL_I2C_EV_IRQHandler+0x6e>
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006644:	d003      	beq.n	800664e <HAL_I2C_EV_IRQHandler+0x62>
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800664c:	d101      	bne.n	8006652 <HAL_I2C_EV_IRQHandler+0x66>
 800664e:	2301      	movs	r3, #1
 8006650:	e000      	b.n	8006654 <HAL_I2C_EV_IRQHandler+0x68>
 8006652:	2300      	movs	r3, #0
 8006654:	2b01      	cmp	r3, #1
 8006656:	f000 8132 	beq.w	80068be <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00c      	beq.n	800667e <HAL_I2C_EV_IRQHandler+0x92>
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	0a5b      	lsrs	r3, r3, #9
 8006668:	f003 0301 	and.w	r3, r3, #1
 800666c:	2b00      	cmp	r3, #0
 800666e:	d006      	beq.n	800667e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f001 fed5 	bl	8008420 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fccd 	bl	8007016 <I2C_Master_SB>
 800667c:	e092      	b.n	80067a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	08db      	lsrs	r3, r3, #3
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b00      	cmp	r3, #0
 8006688:	d009      	beq.n	800669e <HAL_I2C_EV_IRQHandler+0xb2>
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	0a5b      	lsrs	r3, r3, #9
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 fd42 	bl	8007120 <I2C_Master_ADD10>
 800669c:	e082      	b.n	80067a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	085b      	lsrs	r3, r3, #1
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d009      	beq.n	80066be <HAL_I2C_EV_IRQHandler+0xd2>
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	0a5b      	lsrs	r3, r3, #9
 80066ae:	f003 0301 	and.w	r3, r3, #1
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d003      	beq.n	80066be <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 fd5b 	bl	8007172 <I2C_Master_ADDR>
 80066bc:	e072      	b.n	80067a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	089b      	lsrs	r3, r3, #2
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d03b      	beq.n	8006742 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066d8:	f000 80f3 	beq.w	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	09db      	lsrs	r3, r3, #7
 80066e0:	f003 0301 	and.w	r3, r3, #1
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d00f      	beq.n	8006708 <HAL_I2C_EV_IRQHandler+0x11c>
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	0a9b      	lsrs	r3, r3, #10
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d009      	beq.n	8006708 <HAL_I2C_EV_IRQHandler+0x11c>
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	089b      	lsrs	r3, r3, #2
 80066f8:	f003 0301 	and.w	r3, r3, #1
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d103      	bne.n	8006708 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 f939 	bl	8006978 <I2C_MasterTransmit_TXE>
 8006706:	e04d      	b.n	80067a4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	089b      	lsrs	r3, r3, #2
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 80d6 	beq.w	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	0a5b      	lsrs	r3, r3, #9
 800671a:	f003 0301 	and.w	r3, r3, #1
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80cf 	beq.w	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006724:	7bbb      	ldrb	r3, [r7, #14]
 8006726:	2b21      	cmp	r3, #33	; 0x21
 8006728:	d103      	bne.n	8006732 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f9c0 	bl	8006ab0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006730:	e0c7      	b.n	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006732:	7bfb      	ldrb	r3, [r7, #15]
 8006734:	2b40      	cmp	r3, #64	; 0x40
 8006736:	f040 80c4 	bne.w	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 fa2e 	bl	8006b9c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006740:	e0bf      	b.n	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800674c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006750:	f000 80b7 	beq.w	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	099b      	lsrs	r3, r3, #6
 8006758:	f003 0301 	and.w	r3, r3, #1
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00f      	beq.n	8006780 <HAL_I2C_EV_IRQHandler+0x194>
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	0a9b      	lsrs	r3, r3, #10
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b00      	cmp	r3, #0
 800676a:	d009      	beq.n	8006780 <HAL_I2C_EV_IRQHandler+0x194>
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	089b      	lsrs	r3, r3, #2
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d103      	bne.n	8006780 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 faa7 	bl	8006ccc <I2C_MasterReceive_RXNE>
 800677e:	e011      	b.n	80067a4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	089b      	lsrs	r3, r3, #2
 8006784:	f003 0301 	and.w	r3, r3, #1
 8006788:	2b00      	cmp	r3, #0
 800678a:	f000 809a 	beq.w	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	0a5b      	lsrs	r3, r3, #9
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	2b00      	cmp	r3, #0
 8006798:	f000 8093 	beq.w	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f000 fb50 	bl	8006e42 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067a2:	e08e      	b.n	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80067a4:	e08d      	b.n	80068c2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d004      	beq.n	80067b8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	695b      	ldr	r3, [r3, #20]
 80067b4:	61fb      	str	r3, [r7, #28]
 80067b6:	e007      	b.n	80067c8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	085b      	lsrs	r3, r3, #1
 80067cc:	f003 0301 	and.w	r3, r3, #1
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d012      	beq.n	80067fa <HAL_I2C_EV_IRQHandler+0x20e>
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	0a5b      	lsrs	r3, r3, #9
 80067d8:	f003 0301 	and.w	r3, r3, #1
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d00c      	beq.n	80067fa <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d003      	beq.n	80067f0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80067f0:	69b9      	ldr	r1, [r7, #24]
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 ff14 	bl	8007620 <I2C_Slave_ADDR>
 80067f8:	e066      	b.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	091b      	lsrs	r3, r3, #4
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b00      	cmp	r3, #0
 8006804:	d009      	beq.n	800681a <HAL_I2C_EV_IRQHandler+0x22e>
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	0a5b      	lsrs	r3, r3, #9
 800680a:	f003 0301 	and.w	r3, r3, #1
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 ff4e 	bl	80076b4 <I2C_Slave_STOPF>
 8006818:	e056      	b.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800681a:	7bbb      	ldrb	r3, [r7, #14]
 800681c:	2b21      	cmp	r3, #33	; 0x21
 800681e:	d002      	beq.n	8006826 <HAL_I2C_EV_IRQHandler+0x23a>
 8006820:	7bbb      	ldrb	r3, [r7, #14]
 8006822:	2b29      	cmp	r3, #41	; 0x29
 8006824:	d125      	bne.n	8006872 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	09db      	lsrs	r3, r3, #7
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00f      	beq.n	8006852 <HAL_I2C_EV_IRQHandler+0x266>
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	0a9b      	lsrs	r3, r3, #10
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	d009      	beq.n	8006852 <HAL_I2C_EV_IRQHandler+0x266>
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	089b      	lsrs	r3, r3, #2
 8006842:	f003 0301 	and.w	r3, r3, #1
 8006846:	2b00      	cmp	r3, #0
 8006848:	d103      	bne.n	8006852 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 fe2c 	bl	80074a8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006850:	e039      	b.n	80068c6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	089b      	lsrs	r3, r3, #2
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d033      	beq.n	80068c6 <HAL_I2C_EV_IRQHandler+0x2da>
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	0a5b      	lsrs	r3, r3, #9
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d02d      	beq.n	80068c6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 fe59 	bl	8007522 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006870:	e029      	b.n	80068c6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	099b      	lsrs	r3, r3, #6
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00f      	beq.n	800689e <HAL_I2C_EV_IRQHandler+0x2b2>
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	0a9b      	lsrs	r3, r3, #10
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	2b00      	cmp	r3, #0
 8006888:	d009      	beq.n	800689e <HAL_I2C_EV_IRQHandler+0x2b2>
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	089b      	lsrs	r3, r3, #2
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	2b00      	cmp	r3, #0
 8006894:	d103      	bne.n	800689e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fe63 	bl	8007562 <I2C_SlaveReceive_RXNE>
 800689c:	e014      	b.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	089b      	lsrs	r3, r3, #2
 80068a2:	f003 0301 	and.w	r3, r3, #1
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00e      	beq.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	0a5b      	lsrs	r3, r3, #9
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d008      	beq.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 fe91 	bl	80075de <I2C_SlaveReceive_BTF>
 80068bc:	e004      	b.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80068be:	bf00      	nop
 80068c0:	e002      	b.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068c2:	bf00      	nop
 80068c4:	e000      	b.n	80068c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068c6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80068c8:	3720      	adds	r7, #32
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068ce:	b480      	push	{r7}
 80068d0:	b083      	sub	sp, #12
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80068d6:	bf00      	nop
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	bc80      	pop	{r7}
 80068de:	4770      	bx	lr

080068e0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bc80      	pop	{r7}
 80068f0:	4770      	bx	lr

080068f2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	bc80      	pop	{r7}
 8006902:	4770      	bx	lr

08006904 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	bc80      	pop	{r7}
 8006914:	4770      	bx	lr

08006916 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006916:	b480      	push	{r7}
 8006918:	b083      	sub	sp, #12
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
 800691e:	460b      	mov	r3, r1
 8006920:	70fb      	strb	r3, [r7, #3]
 8006922:	4613      	mov	r3, r2
 8006924:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	bc80      	pop	{r7}
 800692e:	4770      	bx	lr

08006930 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006938:	bf00      	nop
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	bc80      	pop	{r7}
 8006940:	4770      	bx	lr

08006942 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006942:	b480      	push	{r7}
 8006944:	b083      	sub	sp, #12
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	bc80      	pop	{r7}
 8006952:	4770      	bx	lr

08006954 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	bc80      	pop	{r7}
 8006964:	4770      	bx	lr

08006966 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006966:	b480      	push	{r7}
 8006968:	b083      	sub	sp, #12
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	bc80      	pop	{r7}
 8006976:	4770      	bx	lr

08006978 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006986:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800698e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006994:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800699a:	2b00      	cmp	r3, #0
 800699c:	d150      	bne.n	8006a40 <I2C_MasterTransmit_TXE+0xc8>
 800699e:	7bfb      	ldrb	r3, [r7, #15]
 80069a0:	2b21      	cmp	r3, #33	; 0x21
 80069a2:	d14d      	bne.n	8006a40 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	2b08      	cmp	r3, #8
 80069a8:	d01d      	beq.n	80069e6 <I2C_MasterTransmit_TXE+0x6e>
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	2b20      	cmp	r3, #32
 80069ae:	d01a      	beq.n	80069e6 <I2C_MasterTransmit_TXE+0x6e>
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80069b6:	d016      	beq.n	80069e6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80069c6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2211      	movs	r2, #17
 80069cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2220      	movs	r2, #32
 80069da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f7ff ff75 	bl	80068ce <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80069e4:	e060      	b.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	685a      	ldr	r2, [r3, #4]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80069f4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a04:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b40      	cmp	r3, #64	; 0x40
 8006a1e:	d107      	bne.n	8006a30 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7fc f8b1 	bl	8002b90 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006a2e:	e03b      	b.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7ff ff48 	bl	80068ce <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006a3e:	e033      	b.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006a40:	7bfb      	ldrb	r3, [r7, #15]
 8006a42:	2b21      	cmp	r3, #33	; 0x21
 8006a44:	d005      	beq.n	8006a52 <I2C_MasterTransmit_TXE+0xda>
 8006a46:	7bbb      	ldrb	r3, [r7, #14]
 8006a48:	2b40      	cmp	r3, #64	; 0x40
 8006a4a:	d12d      	bne.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006a4c:	7bfb      	ldrb	r3, [r7, #15]
 8006a4e:	2b22      	cmp	r3, #34	; 0x22
 8006a50:	d12a      	bne.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d108      	bne.n	8006a6e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	685a      	ldr	r2, [r3, #4]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a6a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006a6c:	e01c      	b.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	2b40      	cmp	r3, #64	; 0x40
 8006a78:	d103      	bne.n	8006a82 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f88e 	bl	8006b9c <I2C_MemoryTransmit_TXE_BTF>
}
 8006a80:	e012      	b.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a86:	781a      	ldrb	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a92:	1c5a      	adds	r2, r3, #1
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	3b01      	subs	r3, #1
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006aa6:	e7ff      	b.n	8006aa8 <I2C_MasterTransmit_TXE+0x130>
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006abc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b21      	cmp	r3, #33	; 0x21
 8006ac8:	d164      	bne.n	8006b94 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d012      	beq.n	8006afa <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad8:	781a      	ldrb	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae4:	1c5a      	adds	r2, r3, #1
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	3b01      	subs	r3, #1
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006af8:	e04c      	b.n	8006b94 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2b08      	cmp	r3, #8
 8006afe:	d01d      	beq.n	8006b3c <I2C_MasterTransmit_BTF+0x8c>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2b20      	cmp	r3, #32
 8006b04:	d01a      	beq.n	8006b3c <I2C_MasterTransmit_BTF+0x8c>
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b0c:	d016      	beq.n	8006b3c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006b1c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2211      	movs	r2, #17
 8006b22:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f7ff feca 	bl	80068ce <HAL_I2C_MasterTxCpltCallback>
}
 8006b3a:	e02b      	b.n	8006b94 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006b4a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b5a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2220      	movs	r2, #32
 8006b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b40      	cmp	r3, #64	; 0x40
 8006b74:	d107      	bne.n	8006b86 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f7fc f806 	bl	8002b90 <HAL_I2C_MemTxCpltCallback>
}
 8006b84:	e006      	b.n	8006b94 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f7ff fe9d 	bl	80068ce <HAL_I2C_MasterTxCpltCallback>
}
 8006b94:	bf00      	nop
 8006b96:	3710      	adds	r7, #16
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006baa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d11d      	bne.n	8006bf0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d10b      	bne.n	8006bd4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bc0:	b2da      	uxtb	r2, r3
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bcc:	1c9a      	adds	r2, r3, #2
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8006bd2:	e077      	b.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	121b      	asrs	r3, r3, #8
 8006bdc:	b2da      	uxtb	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006be8:	1c5a      	adds	r2, r3, #1
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006bee:	e069      	b.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d10b      	bne.n	8006c10 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bfc:	b2da      	uxtb	r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c08:	1c5a      	adds	r2, r3, #1
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006c0e:	e059      	b.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d152      	bne.n	8006cbe <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006c18:	7bfb      	ldrb	r3, [r7, #15]
 8006c1a:	2b22      	cmp	r3, #34	; 0x22
 8006c1c:	d10d      	bne.n	8006c3a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c2c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c32:	1c5a      	adds	r2, r3, #1
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006c38:	e044      	b.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d015      	beq.n	8006c70 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006c44:	7bfb      	ldrb	r3, [r7, #15]
 8006c46:	2b21      	cmp	r3, #33	; 0x21
 8006c48:	d112      	bne.n	8006c70 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4e:	781a      	ldrb	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	1c5a      	adds	r2, r3, #1
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	3b01      	subs	r3, #1
 8006c68:	b29a      	uxth	r2, r3
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006c6e:	e029      	b.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d124      	bne.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8006c7a:	7bfb      	ldrb	r3, [r7, #15]
 8006c7c:	2b21      	cmp	r3, #33	; 0x21
 8006c7e:	d121      	bne.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	685a      	ldr	r2, [r3, #4]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c8e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c9e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7fb ff6a 	bl	8002b90 <HAL_I2C_MemTxCpltCallback>
}
 8006cbc:	e002      	b.n	8006cc4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7ff f902 	bl	8005ec8 <I2C_Flush_DR>
}
 8006cc4:	bf00      	nop
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b22      	cmp	r3, #34	; 0x22
 8006cde:	f040 80ac 	bne.w	8006e3a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2b03      	cmp	r3, #3
 8006cee:	d921      	bls.n	8006d34 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	691a      	ldr	r2, [r3, #16]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfa:	b2d2      	uxtb	r2, r2
 8006cfc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	2b03      	cmp	r3, #3
 8006d1e:	f040 808c 	bne.w	8006e3a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d30:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006d32:	e082      	b.n	8006e3a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d075      	beq.n	8006e28 <I2C_MasterReceive_RXNE+0x15c>
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d002      	beq.n	8006d48 <I2C_MasterReceive_RXNE+0x7c>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d16f      	bne.n	8006e28 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f001 fb09 	bl	8008360 <I2C_WaitOnSTOPRequestThroughIT>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d142      	bne.n	8006dda <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d62:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685a      	ldr	r2, [r3, #4]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d72:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	691a      	ldr	r2, [r3, #16]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d86:	1c5a      	adds	r2, r3, #1
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	3b01      	subs	r3, #1
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b40      	cmp	r3, #64	; 0x40
 8006dac:	d10a      	bne.n	8006dc4 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f7ff fdc0 	bl	8006942 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006dc2:	e03a      	b.n	8006e3a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2212      	movs	r2, #18
 8006dd0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7ff fd84 	bl	80068e0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006dd8:	e02f      	b.n	8006e3a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006de8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691a      	ldr	r2, [r3, #16]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df4:	b2d2      	uxtb	r2, r2
 8006df6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfc:	1c5a      	adds	r2, r3, #1
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2220      	movs	r2, #32
 8006e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f7ff fd97 	bl	8006954 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006e26:	e008      	b.n	8006e3a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e36:	605a      	str	r2, [r3, #4]
}
 8006e38:	e7ff      	b.n	8006e3a <I2C_MasterReceive_RXNE+0x16e>
 8006e3a:	bf00      	nop
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b084      	sub	sp, #16
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2b04      	cmp	r3, #4
 8006e58:	d11b      	bne.n	8006e92 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	685a      	ldr	r2, [r3, #4]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e68:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	691a      	ldr	r2, [r3, #16]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e74:	b2d2      	uxtb	r2, r2
 8006e76:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7c:	1c5a      	adds	r2, r3, #1
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006e90:	e0bd      	b.n	800700e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	2b03      	cmp	r3, #3
 8006e9a:	d129      	bne.n	8006ef0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eaa:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2b04      	cmp	r3, #4
 8006eb0:	d00a      	beq.n	8006ec8 <I2C_MasterReceive_BTF+0x86>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d007      	beq.n	8006ec8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ec6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	691a      	ldr	r2, [r3, #16]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed2:	b2d2      	uxtb	r2, r2
 8006ed4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eda:	1c5a      	adds	r2, r3, #1
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006eee:	e08e      	b.n	800700e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d176      	bne.n	8006fe8 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d002      	beq.n	8006f06 <I2C_MasterReceive_BTF+0xc4>
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2b10      	cmp	r3, #16
 8006f04:	d108      	bne.n	8006f18 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f14:	601a      	str	r2, [r3, #0]
 8006f16:	e019      	b.n	8006f4c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2b04      	cmp	r3, #4
 8006f1c:	d002      	beq.n	8006f24 <I2C_MasterReceive_BTF+0xe2>
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d108      	bne.n	8006f36 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f32:	601a      	str	r2, [r3, #0]
 8006f34:	e00a      	b.n	8006f4c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2b10      	cmp	r3, #16
 8006f3a:	d007      	beq.n	8006f4c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f4a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	691a      	ldr	r2, [r3, #16]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f56:	b2d2      	uxtb	r2, r2
 8006f58:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5e:	1c5a      	adds	r2, r3, #1
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	b29a      	uxth	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	691a      	ldr	r2, [r3, #16]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7c:	b2d2      	uxtb	r2, r2
 8006f7e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f84:	1c5a      	adds	r2, r3, #1
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	3b01      	subs	r3, #1
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006fa6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2220      	movs	r2, #32
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b40      	cmp	r3, #64	; 0x40
 8006fba:	d10a      	bne.n	8006fd2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7ff fcb9 	bl	8006942 <HAL_I2C_MemRxCpltCallback>
}
 8006fd0:	e01d      	b.n	800700e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2212      	movs	r2, #18
 8006fde:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f7ff fc7d 	bl	80068e0 <HAL_I2C_MasterRxCpltCallback>
}
 8006fe6:	e012      	b.n	800700e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	691a      	ldr	r2, [r3, #16]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff2:	b2d2      	uxtb	r2, r2
 8006ff4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007004:	b29b      	uxth	r3, r3
 8007006:	3b01      	subs	r3, #1
 8007008:	b29a      	uxth	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800700e:	bf00      	nop
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}

08007016 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007016:	b480      	push	{r7}
 8007018:	b083      	sub	sp, #12
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b40      	cmp	r3, #64	; 0x40
 8007028:	d117      	bne.n	800705a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800702e:	2b00      	cmp	r3, #0
 8007030:	d109      	bne.n	8007046 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007036:	b2db      	uxtb	r3, r3
 8007038:	461a      	mov	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007042:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007044:	e067      	b.n	8007116 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800704a:	b2db      	uxtb	r3, r3
 800704c:	f043 0301 	orr.w	r3, r3, #1
 8007050:	b2da      	uxtb	r2, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	611a      	str	r2, [r3, #16]
}
 8007058:	e05d      	b.n	8007116 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007062:	d133      	bne.n	80070cc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800706a:	b2db      	uxtb	r3, r3
 800706c:	2b21      	cmp	r3, #33	; 0x21
 800706e:	d109      	bne.n	8007084 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007074:	b2db      	uxtb	r3, r3
 8007076:	461a      	mov	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007080:	611a      	str	r2, [r3, #16]
 8007082:	e008      	b.n	8007096 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007088:	b2db      	uxtb	r3, r3
 800708a:	f043 0301 	orr.w	r3, r3, #1
 800708e:	b2da      	uxtb	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800709a:	2b00      	cmp	r3, #0
 800709c:	d004      	beq.n	80070a8 <I2C_Master_SB+0x92>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d108      	bne.n	80070ba <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d032      	beq.n	8007116 <I2C_Master_SB+0x100>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d02d      	beq.n	8007116 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070c8:	605a      	str	r2, [r3, #4]
}
 80070ca:	e024      	b.n	8007116 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d10e      	bne.n	80070f2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070d8:	b29b      	uxth	r3, r3
 80070da:	11db      	asrs	r3, r3, #7
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	f003 0306 	and.w	r3, r3, #6
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	f063 030f 	orn	r3, r3, #15
 80070e8:	b2da      	uxtb	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	611a      	str	r2, [r3, #16]
}
 80070f0:	e011      	b.n	8007116 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d10d      	bne.n	8007116 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070fe:	b29b      	uxth	r3, r3
 8007100:	11db      	asrs	r3, r3, #7
 8007102:	b2db      	uxtb	r3, r3
 8007104:	f003 0306 	and.w	r3, r3, #6
 8007108:	b2db      	uxtb	r3, r3
 800710a:	f063 030e 	orn	r3, r3, #14
 800710e:	b2da      	uxtb	r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	611a      	str	r2, [r3, #16]
}
 8007116:	bf00      	nop
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	bc80      	pop	{r7}
 800711e:	4770      	bx	lr

08007120 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800712c:	b2da      	uxtb	r2, r3
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007138:	2b00      	cmp	r3, #0
 800713a:	d004      	beq.n	8007146 <I2C_Master_ADD10+0x26>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007142:	2b00      	cmp	r3, #0
 8007144:	d108      	bne.n	8007158 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800714a:	2b00      	cmp	r3, #0
 800714c:	d00c      	beq.n	8007168 <I2C_Master_ADD10+0x48>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007154:	2b00      	cmp	r3, #0
 8007156:	d007      	beq.n	8007168 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007166:	605a      	str	r2, [r3, #4]
  }
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	bc80      	pop	{r7}
 8007170:	4770      	bx	lr

08007172 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007172:	b480      	push	{r7}
 8007174:	b091      	sub	sp, #68	; 0x44
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007180:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007188:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800718e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b22      	cmp	r3, #34	; 0x22
 800719a:	f040 8174 	bne.w	8007486 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10f      	bne.n	80071c6 <I2C_Master_ADDR+0x54>
 80071a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80071aa:	2b40      	cmp	r3, #64	; 0x40
 80071ac:	d10b      	bne.n	80071c6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071ae:	2300      	movs	r3, #0
 80071b0:	633b      	str	r3, [r7, #48]	; 0x30
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	633b      	str	r3, [r7, #48]	; 0x30
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	633b      	str	r3, [r7, #48]	; 0x30
 80071c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c4:	e16b      	b.n	800749e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d11d      	bne.n	800720a <I2C_Master_ADDR+0x98>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80071d6:	d118      	bne.n	800720a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071d8:	2300      	movs	r3, #0
 80071da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071fc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007202:	1c5a      	adds	r2, r3, #1
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	651a      	str	r2, [r3, #80]	; 0x50
 8007208:	e149      	b.n	800749e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800720e:	b29b      	uxth	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d113      	bne.n	800723c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007214:	2300      	movs	r3, #0
 8007216:	62bb      	str	r3, [r7, #40]	; 0x28
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	62bb      	str	r3, [r7, #40]	; 0x28
 8007228:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007238:	601a      	str	r2, [r3, #0]
 800723a:	e120      	b.n	800747e <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007240:	b29b      	uxth	r3, r3
 8007242:	2b01      	cmp	r3, #1
 8007244:	f040 808a 	bne.w	800735c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800724e:	d137      	bne.n	80072c0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800725e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800726a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800726e:	d113      	bne.n	8007298 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800727e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007280:	2300      	movs	r3, #0
 8007282:	627b      	str	r3, [r7, #36]	; 0x24
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	627b      	str	r3, [r7, #36]	; 0x24
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	699b      	ldr	r3, [r3, #24]
 8007292:	627b      	str	r3, [r7, #36]	; 0x24
 8007294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007296:	e0f2      	b.n	800747e <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007298:	2300      	movs	r3, #0
 800729a:	623b      	str	r3, [r7, #32]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	695b      	ldr	r3, [r3, #20]
 80072a2:	623b      	str	r3, [r7, #32]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	623b      	str	r3, [r7, #32]
 80072ac:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072bc:	601a      	str	r2, [r3, #0]
 80072be:	e0de      	b.n	800747e <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80072c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c2:	2b08      	cmp	r3, #8
 80072c4:	d02e      	beq.n	8007324 <I2C_Master_ADDR+0x1b2>
 80072c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c8:	2b20      	cmp	r3, #32
 80072ca:	d02b      	beq.n	8007324 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80072cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ce:	2b12      	cmp	r3, #18
 80072d0:	d102      	bne.n	80072d8 <I2C_Master_ADDR+0x166>
 80072d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d125      	bne.n	8007324 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80072d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072da:	2b04      	cmp	r3, #4
 80072dc:	d00e      	beq.n	80072fc <I2C_Master_ADDR+0x18a>
 80072de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e0:	2b02      	cmp	r3, #2
 80072e2:	d00b      	beq.n	80072fc <I2C_Master_ADDR+0x18a>
 80072e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e6:	2b10      	cmp	r3, #16
 80072e8:	d008      	beq.n	80072fc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072f8:	601a      	str	r2, [r3, #0]
 80072fa:	e007      	b.n	800730c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800730a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800730c:	2300      	movs	r3, #0
 800730e:	61fb      	str	r3, [r7, #28]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	61fb      	str	r3, [r7, #28]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	61fb      	str	r3, [r7, #28]
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	e0ac      	b.n	800747e <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007332:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007334:	2300      	movs	r3, #0
 8007336:	61bb      	str	r3, [r7, #24]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	695b      	ldr	r3, [r3, #20]
 800733e:	61bb      	str	r3, [r7, #24]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	699b      	ldr	r3, [r3, #24]
 8007346:	61bb      	str	r3, [r7, #24]
 8007348:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007358:	601a      	str	r2, [r3, #0]
 800735a:	e090      	b.n	800747e <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007360:	b29b      	uxth	r3, r3
 8007362:	2b02      	cmp	r3, #2
 8007364:	d158      	bne.n	8007418 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007368:	2b04      	cmp	r3, #4
 800736a:	d021      	beq.n	80073b0 <I2C_Master_ADDR+0x23e>
 800736c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736e:	2b02      	cmp	r3, #2
 8007370:	d01e      	beq.n	80073b0 <I2C_Master_ADDR+0x23e>
 8007372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007374:	2b10      	cmp	r3, #16
 8007376:	d01b      	beq.n	80073b0 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007386:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007388:	2300      	movs	r3, #0
 800738a:	617b      	str	r3, [r7, #20]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	617b      	str	r3, [r7, #20]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	617b      	str	r3, [r7, #20]
 800739c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073ac:	601a      	str	r2, [r3, #0]
 80073ae:	e012      	b.n	80073d6 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073be:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073c0:	2300      	movs	r3, #0
 80073c2:	613b      	str	r3, [r7, #16]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	695b      	ldr	r3, [r3, #20]
 80073ca:	613b      	str	r3, [r7, #16]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	613b      	str	r3, [r7, #16]
 80073d4:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073e4:	d14b      	bne.n	800747e <I2C_Master_ADDR+0x30c>
 80073e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073ec:	d00b      	beq.n	8007406 <I2C_Master_ADDR+0x294>
 80073ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d008      	beq.n	8007406 <I2C_Master_ADDR+0x294>
 80073f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f6:	2b08      	cmp	r3, #8
 80073f8:	d005      	beq.n	8007406 <I2C_Master_ADDR+0x294>
 80073fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073fc:	2b10      	cmp	r3, #16
 80073fe:	d002      	beq.n	8007406 <I2C_Master_ADDR+0x294>
 8007400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007402:	2b20      	cmp	r3, #32
 8007404:	d13b      	bne.n	800747e <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	685a      	ldr	r2, [r3, #4]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007414:	605a      	str	r2, [r3, #4]
 8007416:	e032      	b.n	800747e <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007426:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007432:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007436:	d117      	bne.n	8007468 <I2C_Master_ADDR+0x2f6>
 8007438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800743e:	d00b      	beq.n	8007458 <I2C_Master_ADDR+0x2e6>
 8007440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007442:	2b01      	cmp	r3, #1
 8007444:	d008      	beq.n	8007458 <I2C_Master_ADDR+0x2e6>
 8007446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007448:	2b08      	cmp	r3, #8
 800744a:	d005      	beq.n	8007458 <I2C_Master_ADDR+0x2e6>
 800744c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800744e:	2b10      	cmp	r3, #16
 8007450:	d002      	beq.n	8007458 <I2C_Master_ADDR+0x2e6>
 8007452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007454:	2b20      	cmp	r3, #32
 8007456:	d107      	bne.n	8007468 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007466:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007468:	2300      	movs	r3, #0
 800746a:	60fb      	str	r3, [r7, #12]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	60fb      	str	r3, [r7, #12]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	60fb      	str	r3, [r7, #12]
 800747c:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007484:	e00b      	b.n	800749e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007486:	2300      	movs	r3, #0
 8007488:	60bb      	str	r3, [r7, #8]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	695b      	ldr	r3, [r3, #20]
 8007490:	60bb      	str	r3, [r7, #8]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	699b      	ldr	r3, [r3, #24]
 8007498:	60bb      	str	r3, [r7, #8]
 800749a:	68bb      	ldr	r3, [r7, #8]
}
 800749c:	e7ff      	b.n	800749e <I2C_Master_ADDR+0x32c>
 800749e:	bf00      	nop
 80074a0:	3744      	adds	r7, #68	; 0x44
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bc80      	pop	{r7}
 80074a6:	4770      	bx	lr

080074a8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074b6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074bc:	b29b      	uxth	r3, r3
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d02b      	beq.n	800751a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c6:	781a      	ldrb	r2, [r3, #0]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d2:	1c5a      	adds	r2, r3, #1
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074dc:	b29b      	uxth	r3, r3
 80074de:	3b01      	subs	r3, #1
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d114      	bne.n	800751a <I2C_SlaveTransmit_TXE+0x72>
 80074f0:	7bfb      	ldrb	r3, [r7, #15]
 80074f2:	2b29      	cmp	r3, #41	; 0x29
 80074f4:	d111      	bne.n	800751a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	685a      	ldr	r2, [r3, #4]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007504:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2221      	movs	r2, #33	; 0x21
 800750a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2228      	movs	r2, #40	; 0x28
 8007510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7ff f9ec 	bl	80068f2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800751a:	bf00      	nop
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007522:	b480      	push	{r7}
 8007524:	b083      	sub	sp, #12
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800752e:	b29b      	uxth	r3, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	d011      	beq.n	8007558 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007538:	781a      	ldrb	r2, [r3, #0]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007544:	1c5a      	adds	r2, r3, #1
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800754e:	b29b      	uxth	r3, r3
 8007550:	3b01      	subs	r3, #1
 8007552:	b29a      	uxth	r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	bc80      	pop	{r7}
 8007560:	4770      	bx	lr

08007562 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b084      	sub	sp, #16
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007570:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007576:	b29b      	uxth	r3, r3
 8007578:	2b00      	cmp	r3, #0
 800757a:	d02c      	beq.n	80075d6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	691a      	ldr	r2, [r3, #16]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007586:	b2d2      	uxtb	r2, r2
 8007588:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758e:	1c5a      	adds	r2, r3, #1
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007598:	b29b      	uxth	r3, r3
 800759a:	3b01      	subs	r3, #1
 800759c:	b29a      	uxth	r2, r3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d114      	bne.n	80075d6 <I2C_SlaveReceive_RXNE+0x74>
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	2b2a      	cmp	r3, #42	; 0x2a
 80075b0:	d111      	bne.n	80075d6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685a      	ldr	r2, [r3, #4]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075c0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2222      	movs	r2, #34	; 0x22
 80075c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2228      	movs	r2, #40	; 0x28
 80075cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f7ff f997 	bl	8006904 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80075d6:	bf00      	nop
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80075de:	b480      	push	{r7}
 80075e0:	b083      	sub	sp, #12
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d012      	beq.n	8007616 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	691a      	ldr	r2, [r3, #16]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fa:	b2d2      	uxtb	r2, r2
 80075fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007602:	1c5a      	adds	r2, r3, #1
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800760c:	b29b      	uxth	r3, r3
 800760e:	3b01      	subs	r3, #1
 8007610:	b29a      	uxth	r2, r3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007616:	bf00      	nop
 8007618:	370c      	adds	r7, #12
 800761a:	46bd      	mov	sp, r7
 800761c:	bc80      	pop	{r7}
 800761e:	4770      	bx	lr

08007620 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800762a:	2300      	movs	r3, #0
 800762c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007634:	b2db      	uxtb	r3, r3
 8007636:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800763a:	2b28      	cmp	r3, #40	; 0x28
 800763c:	d127      	bne.n	800768e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	685a      	ldr	r2, [r3, #4]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800764c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	089b      	lsrs	r3, r3, #2
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800765a:	2301      	movs	r3, #1
 800765c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	09db      	lsrs	r3, r3, #7
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b00      	cmp	r3, #0
 8007668:	d103      	bne.n	8007672 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	68db      	ldr	r3, [r3, #12]
 800766e:	81bb      	strh	r3, [r7, #12]
 8007670:	e002      	b.n	8007678 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007680:	89ba      	ldrh	r2, [r7, #12]
 8007682:	7bfb      	ldrb	r3, [r7, #15]
 8007684:	4619      	mov	r1, r3
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7ff f945 	bl	8006916 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800768c:	e00e      	b.n	80076ac <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800768e:	2300      	movs	r3, #0
 8007690:	60bb      	str	r3, [r7, #8]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	695b      	ldr	r3, [r3, #20]
 8007698:	60bb      	str	r3, [r7, #8]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	60bb      	str	r3, [r7, #8]
 80076a2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80076ac:	bf00      	nop
 80076ae:	3710      	adds	r7, #16
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b084      	sub	sp, #16
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076c2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	685a      	ldr	r2, [r3, #4]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80076d2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80076d4:	2300      	movs	r3, #0
 80076d6:	60bb      	str	r3, [r7, #8]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	60bb      	str	r3, [r7, #8]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f042 0201 	orr.w	r2, r2, #1
 80076ee:	601a      	str	r2, [r3, #0]
 80076f0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007700:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800770c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007710:	d172      	bne.n	80077f8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007712:	7bfb      	ldrb	r3, [r7, #15]
 8007714:	2b22      	cmp	r3, #34	; 0x22
 8007716:	d002      	beq.n	800771e <I2C_Slave_STOPF+0x6a>
 8007718:	7bfb      	ldrb	r3, [r7, #15]
 800771a:	2b2a      	cmp	r3, #42	; 0x2a
 800771c:	d135      	bne.n	800778a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	b29a      	uxth	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007730:	b29b      	uxth	r3, r3
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773a:	f043 0204 	orr.w	r2, r3, #4
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	685a      	ldr	r2, [r3, #4]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007750:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007756:	4618      	mov	r0, r3
 8007758:	f7fe f85c 	bl	8005814 <HAL_DMA_GetState>
 800775c:	4603      	mov	r3, r0
 800775e:	2b01      	cmp	r3, #1
 8007760:	d049      	beq.n	80077f6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007766:	4a69      	ldr	r2, [pc, #420]	; (800790c <I2C_Slave_STOPF+0x258>)
 8007768:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800776e:	4618      	mov	r0, r3
 8007770:	f7fd fd0c 	bl	800518c <HAL_DMA_Abort_IT>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d03d      	beq.n	80077f6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007784:	4610      	mov	r0, r2
 8007786:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007788:	e035      	b.n	80077f6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	b29a      	uxth	r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800779c:	b29b      	uxth	r3, r3
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d005      	beq.n	80077ae <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a6:	f043 0204 	orr.w	r2, r3, #4
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	685a      	ldr	r2, [r3, #4]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077bc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077c2:	4618      	mov	r0, r3
 80077c4:	f7fe f826 	bl	8005814 <HAL_DMA_GetState>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d014      	beq.n	80077f8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077d2:	4a4e      	ldr	r2, [pc, #312]	; (800790c <I2C_Slave_STOPF+0x258>)
 80077d4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077da:	4618      	mov	r0, r3
 80077dc:	f7fd fcd6 	bl	800518c <HAL_DMA_Abort_IT>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d008      	beq.n	80077f8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80077f0:	4610      	mov	r0, r2
 80077f2:	4798      	blx	r3
 80077f4:	e000      	b.n	80077f8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80077f6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d03e      	beq.n	8007880 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	695b      	ldr	r3, [r3, #20]
 8007808:	f003 0304 	and.w	r3, r3, #4
 800780c:	2b04      	cmp	r3, #4
 800780e:	d112      	bne.n	8007836 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	691a      	ldr	r2, [r3, #16]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781a:	b2d2      	uxtb	r2, r2
 800781c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800782c:	b29b      	uxth	r3, r3
 800782e:	3b01      	subs	r3, #1
 8007830:	b29a      	uxth	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	695b      	ldr	r3, [r3, #20]
 800783c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007840:	2b40      	cmp	r3, #64	; 0x40
 8007842:	d112      	bne.n	800786a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691a      	ldr	r2, [r3, #16]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784e:	b2d2      	uxtb	r2, r2
 8007850:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007856:	1c5a      	adds	r2, r3, #1
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007860:	b29b      	uxth	r3, r3
 8007862:	3b01      	subs	r3, #1
 8007864:	b29a      	uxth	r2, r3
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800786e:	b29b      	uxth	r3, r3
 8007870:	2b00      	cmp	r3, #0
 8007872:	d005      	beq.n	8007880 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007878:	f043 0204 	orr.w	r2, r3, #4
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007884:	2b00      	cmp	r3, #0
 8007886:	d003      	beq.n	8007890 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 f843 	bl	8007914 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800788e:	e039      	b.n	8007904 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	2b2a      	cmp	r3, #42	; 0x2a
 8007894:	d109      	bne.n	80078aa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2228      	movs	r2, #40	; 0x28
 80078a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7ff f82d 	bl	8006904 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b28      	cmp	r3, #40	; 0x28
 80078b4:	d111      	bne.n	80078da <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	4a15      	ldr	r2, [pc, #84]	; (8007910 <I2C_Slave_STOPF+0x25c>)
 80078ba:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2220      	movs	r2, #32
 80078c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f7ff f82c 	bl	8006930 <HAL_I2C_ListenCpltCallback>
}
 80078d8:	e014      	b.n	8007904 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078de:	2b22      	cmp	r3, #34	; 0x22
 80078e0:	d002      	beq.n	80078e8 <I2C_Slave_STOPF+0x234>
 80078e2:	7bfb      	ldrb	r3, [r7, #15]
 80078e4:	2b22      	cmp	r3, #34	; 0x22
 80078e6:	d10d      	bne.n	8007904 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2220      	movs	r2, #32
 80078f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f7ff f800 	bl	8006904 <HAL_I2C_SlaveRxCpltCallback>
}
 8007904:	bf00      	nop
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	08007ebd 	.word	0x08007ebd
 8007910:	ffff0000 	.word	0xffff0000

08007914 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007922:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800792a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800792c:	7bbb      	ldrb	r3, [r7, #14]
 800792e:	2b10      	cmp	r3, #16
 8007930:	d002      	beq.n	8007938 <I2C_ITError+0x24>
 8007932:	7bbb      	ldrb	r3, [r7, #14]
 8007934:	2b40      	cmp	r3, #64	; 0x40
 8007936:	d10a      	bne.n	800794e <I2C_ITError+0x3a>
 8007938:	7bfb      	ldrb	r3, [r7, #15]
 800793a:	2b22      	cmp	r3, #34	; 0x22
 800793c:	d107      	bne.n	800794e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800794c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800794e:	7bfb      	ldrb	r3, [r7, #15]
 8007950:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007954:	2b28      	cmp	r3, #40	; 0x28
 8007956:	d107      	bne.n	8007968 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2228      	movs	r2, #40	; 0x28
 8007962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007966:	e015      	b.n	8007994 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007972:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007976:	d00a      	beq.n	800798e <I2C_ITError+0x7a>
 8007978:	7bfb      	ldrb	r3, [r7, #15]
 800797a:	2b60      	cmp	r3, #96	; 0x60
 800797c:	d007      	beq.n	800798e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2220      	movs	r2, #32
 8007982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800799e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079a2:	d162      	bne.n	8007a6a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	685a      	ldr	r2, [r3, #4]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079b2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d020      	beq.n	8007a04 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c6:	4a6a      	ldr	r2, [pc, #424]	; (8007b70 <I2C_ITError+0x25c>)
 80079c8:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ce:	4618      	mov	r0, r3
 80079d0:	f7fd fbdc 	bl	800518c <HAL_DMA_Abort_IT>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 8089 	beq.w	8007aee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f022 0201 	bic.w	r2, r2, #1
 80079ea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2220      	movs	r2, #32
 80079f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80079fe:	4610      	mov	r0, r2
 8007a00:	4798      	blx	r3
 8007a02:	e074      	b.n	8007aee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a08:	4a59      	ldr	r2, [pc, #356]	; (8007b70 <I2C_ITError+0x25c>)
 8007a0a:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7fd fbbb 	bl	800518c <HAL_DMA_Abort_IT>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d068      	beq.n	8007aee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a26:	2b40      	cmp	r3, #64	; 0x40
 8007a28:	d10b      	bne.n	8007a42 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	691a      	ldr	r2, [r3, #16]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a34:	b2d2      	uxtb	r2, r2
 8007a36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3c:	1c5a      	adds	r2, r3, #1
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f022 0201 	bic.w	r2, r2, #1
 8007a50:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2220      	movs	r2, #32
 8007a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007a64:	4610      	mov	r0, r2
 8007a66:	4798      	blx	r3
 8007a68:	e041      	b.n	8007aee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	2b60      	cmp	r3, #96	; 0x60
 8007a74:	d125      	bne.n	8007ac2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a8e:	2b40      	cmp	r3, #64	; 0x40
 8007a90:	d10b      	bne.n	8007aaa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	691a      	ldr	r2, [r3, #16]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9c:	b2d2      	uxtb	r2, r2
 8007a9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa4:	1c5a      	adds	r2, r3, #1
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f022 0201 	bic.w	r2, r2, #1
 8007ab8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f7fe ff53 	bl	8006966 <HAL_I2C_AbortCpltCallback>
 8007ac0:	e015      	b.n	8007aee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	695b      	ldr	r3, [r3, #20]
 8007ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007acc:	2b40      	cmp	r3, #64	; 0x40
 8007ace:	d10b      	bne.n	8007ae8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	691a      	ldr	r2, [r3, #16]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ada:	b2d2      	uxtb	r2, r2
 8007adc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae2:	1c5a      	adds	r2, r3, #1
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7fe ff33 	bl	8006954 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	f003 0301 	and.w	r3, r3, #1
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d10e      	bne.n	8007b1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d109      	bne.n	8007b1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d104      	bne.n	8007b1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d007      	beq.n	8007b2c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	685a      	ldr	r2, [r3, #4]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b2a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b32:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b38:	f003 0304 	and.w	r3, r3, #4
 8007b3c:	2b04      	cmp	r3, #4
 8007b3e:	d113      	bne.n	8007b68 <I2C_ITError+0x254>
 8007b40:	7bfb      	ldrb	r3, [r7, #15]
 8007b42:	2b28      	cmp	r3, #40	; 0x28
 8007b44:	d110      	bne.n	8007b68 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a0a      	ldr	r2, [pc, #40]	; (8007b74 <I2C_ITError+0x260>)
 8007b4a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2220      	movs	r2, #32
 8007b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f7fe fee4 	bl	8006930 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007b68:	bf00      	nop
 8007b6a:	3710      	adds	r7, #16
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	08007ebd 	.word	0x08007ebd
 8007b74:	ffff0000 	.word	0xffff0000

08007b78 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b088      	sub	sp, #32
 8007b7c:	af02      	add	r7, sp, #8
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	4608      	mov	r0, r1
 8007b82:	4611      	mov	r1, r2
 8007b84:	461a      	mov	r2, r3
 8007b86:	4603      	mov	r3, r0
 8007b88:	817b      	strh	r3, [r7, #10]
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	813b      	strh	r3, [r7, #8]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ba0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba4:	9300      	str	r3, [sp, #0]
 8007ba6:	6a3b      	ldr	r3, [r7, #32]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f000 fa2c 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00d      	beq.n	8007bd6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bc8:	d103      	bne.n	8007bd2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bd0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e05f      	b.n	8007c96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007bd6:	897b      	ldrh	r3, [r7, #10]
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	461a      	mov	r2, r3
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007be4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be8:	6a3a      	ldr	r2, [r7, #32]
 8007bea:	492d      	ldr	r1, [pc, #180]	; (8007ca0 <I2C_RequestMemoryWrite+0x128>)
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f000 fa87 	bl	8008100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d001      	beq.n	8007bfc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e04c      	b.n	8007c96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	617b      	str	r3, [r7, #20]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	695b      	ldr	r3, [r3, #20]
 8007c06:	617b      	str	r3, [r7, #20]
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	617b      	str	r3, [r7, #20]
 8007c10:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c14:	6a39      	ldr	r1, [r7, #32]
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f000 fb12 	bl	8008240 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00d      	beq.n	8007c3e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c26:	2b04      	cmp	r3, #4
 8007c28:	d107      	bne.n	8007c3a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c38:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e02b      	b.n	8007c96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c3e:	88fb      	ldrh	r3, [r7, #6]
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d105      	bne.n	8007c50 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c44:	893b      	ldrh	r3, [r7, #8]
 8007c46:	b2da      	uxtb	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	611a      	str	r2, [r3, #16]
 8007c4e:	e021      	b.n	8007c94 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007c50:	893b      	ldrh	r3, [r7, #8]
 8007c52:	0a1b      	lsrs	r3, r3, #8
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c60:	6a39      	ldr	r1, [r7, #32]
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f000 faec 	bl	8008240 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00d      	beq.n	8007c8a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c72:	2b04      	cmp	r3, #4
 8007c74:	d107      	bne.n	8007c86 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c84:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e005      	b.n	8007c96 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c8a:	893b      	ldrh	r3, [r7, #8]
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3718      	adds	r7, #24
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	00010002 	.word	0x00010002

08007ca4 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b086      	sub	sp, #24
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cb8:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cc0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007cd6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d003      	beq.n	8007ce8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d003      	beq.n	8007cf8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8007cf8:	7cfb      	ldrb	r3, [r7, #19]
 8007cfa:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8007cfe:	2b21      	cmp	r3, #33	; 0x21
 8007d00:	d007      	beq.n	8007d12 <I2C_DMAXferCplt+0x6e>
 8007d02:	7cfb      	ldrb	r3, [r7, #19]
 8007d04:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8007d08:	2b22      	cmp	r3, #34	; 0x22
 8007d0a:	d131      	bne.n	8007d70 <I2C_DMAXferCplt+0xcc>
 8007d0c:	7cbb      	ldrb	r3, [r7, #18]
 8007d0e:	2b20      	cmp	r3, #32
 8007d10:	d12e      	bne.n	8007d70 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	685a      	ldr	r2, [r3, #4]
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d20:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	2200      	movs	r2, #0
 8007d26:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007d28:	7cfb      	ldrb	r3, [r7, #19]
 8007d2a:	2b29      	cmp	r3, #41	; 0x29
 8007d2c:	d10a      	bne.n	8007d44 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	2221      	movs	r2, #33	; 0x21
 8007d32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	2228      	movs	r2, #40	; 0x28
 8007d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007d3c:	6978      	ldr	r0, [r7, #20]
 8007d3e:	f7fe fdd8 	bl	80068f2 <HAL_I2C_SlaveTxCpltCallback>
 8007d42:	e00c      	b.n	8007d5e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007d44:	7cfb      	ldrb	r3, [r7, #19]
 8007d46:	2b2a      	cmp	r3, #42	; 0x2a
 8007d48:	d109      	bne.n	8007d5e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	2222      	movs	r2, #34	; 0x22
 8007d4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	2228      	movs	r2, #40	; 0x28
 8007d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007d58:	6978      	ldr	r0, [r7, #20]
 8007d5a:	f7fe fdd3 	bl	8006904 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8007d6c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007d6e:	e06a      	b.n	8007e46 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d064      	beq.n	8007e46 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d107      	bne.n	8007d96 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d94:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	685a      	ldr	r2, [r3, #4]
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007da4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007dac:	d009      	beq.n	8007dc2 <I2C_DMAXferCplt+0x11e>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2b08      	cmp	r3, #8
 8007db2:	d006      	beq.n	8007dc2 <I2C_DMAXferCplt+0x11e>
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007dba:	d002      	beq.n	8007dc2 <I2C_DMAXferCplt+0x11e>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2b20      	cmp	r3, #32
 8007dc0:	d107      	bne.n	8007dd2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dd0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007de0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	685a      	ldr	r2, [r3, #4]
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007df0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	2200      	movs	r2, #0
 8007df6:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d003      	beq.n	8007e08 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8007e00:	6978      	ldr	r0, [r7, #20]
 8007e02:	f7fe fda7 	bl	8006954 <HAL_I2C_ErrorCallback>
}
 8007e06:	e01e      	b.n	8007e46 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	2b40      	cmp	r3, #64	; 0x40
 8007e1a:	d10a      	bne.n	8007e32 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	2200      	movs	r2, #0
 8007e28:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8007e2a:	6978      	ldr	r0, [r7, #20]
 8007e2c:	f7fe fd89 	bl	8006942 <HAL_I2C_MemRxCpltCallback>
}
 8007e30:	e009      	b.n	8007e46 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	2212      	movs	r2, #18
 8007e3e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007e40:	6978      	ldr	r0, [r7, #20]
 8007e42:	f7fe fd4d 	bl	80068e0 <HAL_I2C_MasterRxCpltCallback>
}
 8007e46:	bf00      	nop
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b084      	sub	sp, #16
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d003      	beq.n	8007e6c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e68:	2200      	movs	r2, #0
 8007e6a:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d003      	beq.n	8007e7c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e78:	2200      	movs	r2, #0
 8007e7a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e8a:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2220      	movs	r2, #32
 8007e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ea6:	f043 0210 	orr.w	r2, r3, #16
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8007eae:	68f8      	ldr	r0, [r7, #12]
 8007eb0:	f7fe fd50 	bl	8006954 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007eb4:	bf00      	nop
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b086      	sub	sp, #24
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ecc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ed4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007ed6:	4b4b      	ldr	r3, [pc, #300]	; (8008004 <I2C_DMAAbort+0x148>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	08db      	lsrs	r3, r3, #3
 8007edc:	4a4a      	ldr	r2, [pc, #296]	; (8008008 <I2C_DMAAbort+0x14c>)
 8007ede:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee2:	0a1a      	lsrs	r2, r3, #8
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	4413      	add	r3, r2
 8007eea:	00da      	lsls	r2, r3, #3
 8007eec:	1ad3      	subs	r3, r2, r3
 8007eee:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d106      	bne.n	8007f04 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efa:	f043 0220 	orr.w	r2, r3, #32
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007f02:	e00a      	b.n	8007f1a <I2C_DMAAbort+0x5e>
    }
    count--;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	3b01      	subs	r3, #1
 8007f08:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f18:	d0ea      	beq.n	8007ef0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f26:	2200      	movs	r2, #0
 8007f28:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d003      	beq.n	8007f3a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f36:	2200      	movs	r2, #0
 8007f38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f48:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d003      	beq.n	8007f60 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d003      	beq.n	8007f70 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f022 0201 	bic.w	r2, r2, #1
 8007f7e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	2b60      	cmp	r3, #96	; 0x60
 8007f8a:	d10e      	bne.n	8007faa <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007fa2:	6978      	ldr	r0, [r7, #20]
 8007fa4:	f7fe fcdf 	bl	8006966 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007fa8:	e027      	b.n	8007ffa <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007faa:	7cfb      	ldrb	r3, [r7, #19]
 8007fac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007fb0:	2b28      	cmp	r3, #40	; 0x28
 8007fb2:	d117      	bne.n	8007fe4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f042 0201 	orr.w	r2, r2, #1
 8007fc2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fd2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	2228      	movs	r2, #40	; 0x28
 8007fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007fe2:	e007      	b.n	8007ff4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	2220      	movs	r2, #32
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007ff4:	6978      	ldr	r0, [r7, #20]
 8007ff6:	f7fe fcad 	bl	8006954 <HAL_I2C_ErrorCallback>
}
 8007ffa:	bf00      	nop
 8007ffc:	3718      	adds	r7, #24
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop
 8008004:	200002a0 	.word	0x200002a0
 8008008:	14f8b589 	.word	0x14f8b589

0800800c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	603b      	str	r3, [r7, #0]
 8008018:	4613      	mov	r3, r2
 800801a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800801c:	e048      	b.n	80080b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008024:	d044      	beq.n	80080b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008026:	f7fc f9fb 	bl	8004420 <HAL_GetTick>
 800802a:	4602      	mov	r2, r0
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	429a      	cmp	r2, r3
 8008034:	d302      	bcc.n	800803c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d139      	bne.n	80080b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	0c1b      	lsrs	r3, r3, #16
 8008040:	b2db      	uxtb	r3, r3
 8008042:	2b01      	cmp	r3, #1
 8008044:	d10d      	bne.n	8008062 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	695b      	ldr	r3, [r3, #20]
 800804c:	43da      	mvns	r2, r3
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	4013      	ands	r3, r2
 8008052:	b29b      	uxth	r3, r3
 8008054:	2b00      	cmp	r3, #0
 8008056:	bf0c      	ite	eq
 8008058:	2301      	moveq	r3, #1
 800805a:	2300      	movne	r3, #0
 800805c:	b2db      	uxtb	r3, r3
 800805e:	461a      	mov	r2, r3
 8008060:	e00c      	b.n	800807c <I2C_WaitOnFlagUntilTimeout+0x70>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	699b      	ldr	r3, [r3, #24]
 8008068:	43da      	mvns	r2, r3
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	4013      	ands	r3, r2
 800806e:	b29b      	uxth	r3, r3
 8008070:	2b00      	cmp	r3, #0
 8008072:	bf0c      	ite	eq
 8008074:	2301      	moveq	r3, #1
 8008076:	2300      	movne	r3, #0
 8008078:	b2db      	uxtb	r3, r3
 800807a:	461a      	mov	r2, r3
 800807c:	79fb      	ldrb	r3, [r7, #7]
 800807e:	429a      	cmp	r2, r3
 8008080:	d116      	bne.n	80080b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2200      	movs	r2, #0
 8008086:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2220      	movs	r2, #32
 800808c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2200      	movs	r2, #0
 8008094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800809c:	f043 0220 	orr.w	r2, r3, #32
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	e023      	b.n	80080f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	0c1b      	lsrs	r3, r3, #16
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d10d      	bne.n	80080d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	695b      	ldr	r3, [r3, #20]
 80080c0:	43da      	mvns	r2, r3
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	4013      	ands	r3, r2
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	bf0c      	ite	eq
 80080cc:	2301      	moveq	r3, #1
 80080ce:	2300      	movne	r3, #0
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	461a      	mov	r2, r3
 80080d4:	e00c      	b.n	80080f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	43da      	mvns	r2, r3
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	4013      	ands	r3, r2
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	bf0c      	ite	eq
 80080e8:	2301      	moveq	r3, #1
 80080ea:	2300      	movne	r3, #0
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	461a      	mov	r2, r3
 80080f0:	79fb      	ldrb	r3, [r7, #7]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d093      	beq.n	800801e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b084      	sub	sp, #16
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
 800810c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800810e:	e071      	b.n	80081f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	695b      	ldr	r3, [r3, #20]
 8008116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800811a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800811e:	d123      	bne.n	8008168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800812e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008138:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2220      	movs	r2, #32
 8008144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008154:	f043 0204 	orr.w	r2, r3, #4
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2200      	movs	r2, #0
 8008160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e067      	b.n	8008238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800816e:	d041      	beq.n	80081f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008170:	f7fc f956 	bl	8004420 <HAL_GetTick>
 8008174:	4602      	mov	r2, r0
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	429a      	cmp	r2, r3
 800817e:	d302      	bcc.n	8008186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d136      	bne.n	80081f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	0c1b      	lsrs	r3, r3, #16
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b01      	cmp	r3, #1
 800818e:	d10c      	bne.n	80081aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	695b      	ldr	r3, [r3, #20]
 8008196:	43da      	mvns	r2, r3
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	4013      	ands	r3, r2
 800819c:	b29b      	uxth	r3, r3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	bf14      	ite	ne
 80081a2:	2301      	movne	r3, #1
 80081a4:	2300      	moveq	r3, #0
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	e00b      	b.n	80081c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	699b      	ldr	r3, [r3, #24]
 80081b0:	43da      	mvns	r2, r3
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	4013      	ands	r3, r2
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	bf14      	ite	ne
 80081bc:	2301      	movne	r3, #1
 80081be:	2300      	moveq	r3, #0
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d016      	beq.n	80081f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2220      	movs	r2, #32
 80081d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e0:	f043 0220 	orr.w	r2, r3, #32
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e021      	b.n	8008238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	0c1b      	lsrs	r3, r3, #16
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d10c      	bne.n	8008218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	695b      	ldr	r3, [r3, #20]
 8008204:	43da      	mvns	r2, r3
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	4013      	ands	r3, r2
 800820a:	b29b      	uxth	r3, r3
 800820c:	2b00      	cmp	r3, #0
 800820e:	bf14      	ite	ne
 8008210:	2301      	movne	r3, #1
 8008212:	2300      	moveq	r3, #0
 8008214:	b2db      	uxtb	r3, r3
 8008216:	e00b      	b.n	8008230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	699b      	ldr	r3, [r3, #24]
 800821e:	43da      	mvns	r2, r3
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	4013      	ands	r3, r2
 8008224:	b29b      	uxth	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	bf14      	ite	ne
 800822a:	2301      	movne	r3, #1
 800822c:	2300      	moveq	r3, #0
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b00      	cmp	r3, #0
 8008232:	f47f af6d 	bne.w	8008110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	3710      	adds	r7, #16
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}

08008240 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b084      	sub	sp, #16
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800824c:	e034      	b.n	80082b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 f8b8 	bl	80083c4 <I2C_IsAcknowledgeFailed>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e034      	b.n	80082c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008264:	d028      	beq.n	80082b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008266:	f7fc f8db 	bl	8004420 <HAL_GetTick>
 800826a:	4602      	mov	r2, r0
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	429a      	cmp	r2, r3
 8008274:	d302      	bcc.n	800827c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d11d      	bne.n	80082b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008286:	2b80      	cmp	r3, #128	; 0x80
 8008288:	d016      	beq.n	80082b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2220      	movs	r2, #32
 8008294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	f043 0220 	orr.w	r2, r3, #32
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e007      	b.n	80082c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082c2:	2b80      	cmp	r3, #128	; 0x80
 80082c4:	d1c3      	bne.n	800824e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	60f8      	str	r0, [r7, #12]
 80082d8:	60b9      	str	r1, [r7, #8]
 80082da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082dc:	e034      	b.n	8008348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f000 f870 	bl	80083c4 <I2C_IsAcknowledgeFailed>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d001      	beq.n	80082ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80082ea:	2301      	movs	r3, #1
 80082ec:	e034      	b.n	8008358 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f4:	d028      	beq.n	8008348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082f6:	f7fc f893 	bl	8004420 <HAL_GetTick>
 80082fa:	4602      	mov	r2, r0
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	1ad3      	subs	r3, r2, r3
 8008300:	68ba      	ldr	r2, [r7, #8]
 8008302:	429a      	cmp	r2, r3
 8008304:	d302      	bcc.n	800830c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d11d      	bne.n	8008348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	695b      	ldr	r3, [r3, #20]
 8008312:	f003 0304 	and.w	r3, r3, #4
 8008316:	2b04      	cmp	r3, #4
 8008318:	d016      	beq.n	8008348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2200      	movs	r2, #0
 800831e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2220      	movs	r2, #32
 8008324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2200      	movs	r2, #0
 800832c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008334:	f043 0220 	orr.w	r2, r3, #32
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2200      	movs	r2, #0
 8008340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	e007      	b.n	8008358 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	695b      	ldr	r3, [r3, #20]
 800834e:	f003 0304 	and.w	r3, r3, #4
 8008352:	2b04      	cmp	r3, #4
 8008354:	d1c3      	bne.n	80082de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008368:	2300      	movs	r3, #0
 800836a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800836c:	4b13      	ldr	r3, [pc, #76]	; (80083bc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	08db      	lsrs	r3, r3, #3
 8008372:	4a13      	ldr	r2, [pc, #76]	; (80083c0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008374:	fba2 2303 	umull	r2, r3, r2, r3
 8008378:	0a1a      	lsrs	r2, r3, #8
 800837a:	4613      	mov	r3, r2
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	4413      	add	r3, r2
 8008380:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	3b01      	subs	r3, #1
 8008386:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d107      	bne.n	800839e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008392:	f043 0220 	orr.w	r2, r3, #32
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e008      	b.n	80083b0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083ac:	d0e9      	beq.n	8008382 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3714      	adds	r7, #20
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bc80      	pop	{r7}
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	200002a0 	.word	0x200002a0
 80083c0:	14f8b589 	.word	0x14f8b589

080083c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	695b      	ldr	r3, [r3, #20]
 80083d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083da:	d11b      	bne.n	8008414 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2220      	movs	r2, #32
 80083f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008400:	f043 0204 	orr.w	r2, r3, #4
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	e000      	b.n	8008416 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	4618      	mov	r0, r3
 8008418:	370c      	adds	r7, #12
 800841a:	46bd      	mov	sp, r7
 800841c:	bc80      	pop	{r7}
 800841e:	4770      	bx	lr

08008420 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800842c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008430:	d103      	bne.n	800843a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2201      	movs	r2, #1
 8008436:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008438:	e007      	b.n	800844a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008442:	d102      	bne.n	800844a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2208      	movs	r2, #8
 8008448:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800844a:	bf00      	nop
 800844c:	370c      	adds	r7, #12
 800844e:	46bd      	mov	sp, r7
 8008450:	bc80      	pop	{r7}
 8008452:	4770      	bx	lr

08008454 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008456:	b08b      	sub	sp, #44	; 0x2c
 8008458:	af06      	add	r7, sp, #24
 800845a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d101      	bne.n	8008466 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e0f1      	b.n	800864a <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d106      	bne.n	8008480 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f007 fc2a 	bl	800fcd4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2203      	movs	r2, #3
 8008484:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4618      	mov	r0, r3
 800848e:	f003 fb2f 	bl	800baf0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	603b      	str	r3, [r7, #0]
 8008498:	687e      	ldr	r6, [r7, #4]
 800849a:	466d      	mov	r5, sp
 800849c:	f106 0410 	add.w	r4, r6, #16
 80084a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084a4:	6823      	ldr	r3, [r4, #0]
 80084a6:	602b      	str	r3, [r5, #0]
 80084a8:	1d33      	adds	r3, r6, #4
 80084aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084ac:	6838      	ldr	r0, [r7, #0]
 80084ae:	f003 faf9 	bl	800baa4 <USB_CoreInit>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d005      	beq.n	80084c4 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2202      	movs	r2, #2
 80084bc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e0c2      	b.n	800864a <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2100      	movs	r1, #0
 80084ca:	4618      	mov	r0, r3
 80084cc:	f003 fb2a 	bl	800bb24 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80084d0:	2300      	movs	r3, #0
 80084d2:	73fb      	strb	r3, [r7, #15]
 80084d4:	e040      	b.n	8008558 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
 80084d8:	6879      	ldr	r1, [r7, #4]
 80084da:	1c5a      	adds	r2, r3, #1
 80084dc:	4613      	mov	r3, r2
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	4413      	add	r3, r2
 80084e2:	00db      	lsls	r3, r3, #3
 80084e4:	440b      	add	r3, r1
 80084e6:	3301      	adds	r3, #1
 80084e8:	2201      	movs	r2, #1
 80084ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80084ec:	7bfb      	ldrb	r3, [r7, #15]
 80084ee:	6879      	ldr	r1, [r7, #4]
 80084f0:	1c5a      	adds	r2, r3, #1
 80084f2:	4613      	mov	r3, r2
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	4413      	add	r3, r2
 80084f8:	00db      	lsls	r3, r3, #3
 80084fa:	440b      	add	r3, r1
 80084fc:	7bfa      	ldrb	r2, [r7, #15]
 80084fe:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008500:	7bfb      	ldrb	r3, [r7, #15]
 8008502:	6879      	ldr	r1, [r7, #4]
 8008504:	1c5a      	adds	r2, r3, #1
 8008506:	4613      	mov	r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	4413      	add	r3, r2
 800850c:	00db      	lsls	r3, r3, #3
 800850e:	440b      	add	r3, r1
 8008510:	3303      	adds	r3, #3
 8008512:	2200      	movs	r2, #0
 8008514:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008516:	7bfa      	ldrb	r2, [r7, #15]
 8008518:	6879      	ldr	r1, [r7, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	4413      	add	r3, r2
 8008520:	00db      	lsls	r3, r3, #3
 8008522:	440b      	add	r3, r1
 8008524:	3338      	adds	r3, #56	; 0x38
 8008526:	2200      	movs	r2, #0
 8008528:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800852a:	7bfa      	ldrb	r2, [r7, #15]
 800852c:	6879      	ldr	r1, [r7, #4]
 800852e:	4613      	mov	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	00db      	lsls	r3, r3, #3
 8008536:	440b      	add	r3, r1
 8008538:	333c      	adds	r3, #60	; 0x3c
 800853a:	2200      	movs	r2, #0
 800853c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800853e:	7bfa      	ldrb	r2, [r7, #15]
 8008540:	6879      	ldr	r1, [r7, #4]
 8008542:	4613      	mov	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4413      	add	r3, r2
 8008548:	00db      	lsls	r3, r3, #3
 800854a:	440b      	add	r3, r1
 800854c:	3340      	adds	r3, #64	; 0x40
 800854e:	2200      	movs	r2, #0
 8008550:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008552:	7bfb      	ldrb	r3, [r7, #15]
 8008554:	3301      	adds	r3, #1
 8008556:	73fb      	strb	r3, [r7, #15]
 8008558:	7bfa      	ldrb	r2, [r7, #15]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	429a      	cmp	r2, r3
 8008560:	d3b9      	bcc.n	80084d6 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008562:	2300      	movs	r3, #0
 8008564:	73fb      	strb	r3, [r7, #15]
 8008566:	e044      	b.n	80085f2 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008568:	7bfa      	ldrb	r2, [r7, #15]
 800856a:	6879      	ldr	r1, [r7, #4]
 800856c:	4613      	mov	r3, r2
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	4413      	add	r3, r2
 8008572:	00db      	lsls	r3, r3, #3
 8008574:	440b      	add	r3, r1
 8008576:	f203 1369 	addw	r3, r3, #361	; 0x169
 800857a:	2200      	movs	r2, #0
 800857c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800857e:	7bfa      	ldrb	r2, [r7, #15]
 8008580:	6879      	ldr	r1, [r7, #4]
 8008582:	4613      	mov	r3, r2
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	4413      	add	r3, r2
 8008588:	00db      	lsls	r3, r3, #3
 800858a:	440b      	add	r3, r1
 800858c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008590:	7bfa      	ldrb	r2, [r7, #15]
 8008592:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008594:	7bfa      	ldrb	r2, [r7, #15]
 8008596:	6879      	ldr	r1, [r7, #4]
 8008598:	4613      	mov	r3, r2
 800859a:	009b      	lsls	r3, r3, #2
 800859c:	4413      	add	r3, r2
 800859e:	00db      	lsls	r3, r3, #3
 80085a0:	440b      	add	r3, r1
 80085a2:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80085a6:	2200      	movs	r2, #0
 80085a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80085aa:	7bfa      	ldrb	r2, [r7, #15]
 80085ac:	6879      	ldr	r1, [r7, #4]
 80085ae:	4613      	mov	r3, r2
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	4413      	add	r3, r2
 80085b4:	00db      	lsls	r3, r3, #3
 80085b6:	440b      	add	r3, r1
 80085b8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80085bc:	2200      	movs	r2, #0
 80085be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80085c0:	7bfa      	ldrb	r2, [r7, #15]
 80085c2:	6879      	ldr	r1, [r7, #4]
 80085c4:	4613      	mov	r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4413      	add	r3, r2
 80085ca:	00db      	lsls	r3, r3, #3
 80085cc:	440b      	add	r3, r1
 80085ce:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80085d2:	2200      	movs	r2, #0
 80085d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80085d6:	7bfa      	ldrb	r2, [r7, #15]
 80085d8:	6879      	ldr	r1, [r7, #4]
 80085da:	4613      	mov	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4413      	add	r3, r2
 80085e0:	00db      	lsls	r3, r3, #3
 80085e2:	440b      	add	r3, r1
 80085e4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80085e8:	2200      	movs	r2, #0
 80085ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085ec:	7bfb      	ldrb	r3, [r7, #15]
 80085ee:	3301      	adds	r3, #1
 80085f0:	73fb      	strb	r3, [r7, #15]
 80085f2:	7bfa      	ldrb	r2, [r7, #15]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d3b5      	bcc.n	8008568 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	603b      	str	r3, [r7, #0]
 8008602:	687e      	ldr	r6, [r7, #4]
 8008604:	466d      	mov	r5, sp
 8008606:	f106 0410 	add.w	r4, r6, #16
 800860a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800860c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800860e:	6823      	ldr	r3, [r4, #0]
 8008610:	602b      	str	r3, [r5, #0]
 8008612:	1d33      	adds	r3, r6, #4
 8008614:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008616:	6838      	ldr	r0, [r7, #0]
 8008618:	f003 fa90 	bl	800bb3c <USB_DevInit>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d005      	beq.n	800862e <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2202      	movs	r2, #2
 8008626:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	e00d      	b.n	800864a <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2201      	movs	r2, #1
 800863a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4618      	mov	r0, r3
 8008644:	f005 fd11 	bl	800e06a <USB_DevDisconnect>

  return HAL_OK;
 8008648:	2300      	movs	r3, #0
}
 800864a:	4618      	mov	r0, r3
 800864c:	3714      	adds	r7, #20
 800864e:	46bd      	mov	sp, r7
 8008650:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008652 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b082      	sub	sp, #8
 8008656:	af00      	add	r7, sp, #0
 8008658:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008660:	2b01      	cmp	r3, #1
 8008662:	d101      	bne.n	8008668 <HAL_PCD_Start+0x16>
 8008664:	2302      	movs	r3, #2
 8008666:	e016      	b.n	8008696 <HAL_PCD_Start+0x44>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4618      	mov	r0, r3
 8008676:	f003 fa25 	bl	800bac4 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800867a:	2101      	movs	r1, #1
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f007 fd94 	bl	80101aa <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4618      	mov	r0, r3
 8008688:	f005 fce5 	bl	800e056 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8008694:	2300      	movs	r3, #0
}
 8008696:	4618      	mov	r0, r3
 8008698:	3708      	adds	r7, #8
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b088      	sub	sp, #32
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4618      	mov	r0, r3
 80086ac:	f005 fce7 	bl	800e07e <USB_ReadInterrupts>
 80086b0:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d003      	beq.n	80086c4 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 fb1b 	bl	8008cf8 <PCD_EP_ISR_Handler>

    return;
 80086c2:	e119      	b.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d013      	beq.n	80086f6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80086d6:	b29a      	uxth	r2, r3
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086e0:	b292      	uxth	r2, r2
 80086e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f007 fb67 	bl	800fdba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80086ec:	2100      	movs	r1, #0
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 f905 	bl	80088fe <HAL_PCD_SetAddress>

    return;
 80086f4:	e100      	b.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d00c      	beq.n	800871a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008708:	b29a      	uxth	r2, r3
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008712:	b292      	uxth	r2, r2
 8008714:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8008718:	e0ee      	b.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008720:	2b00      	cmp	r3, #0
 8008722:	d00c      	beq.n	800873e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800872c:	b29a      	uxth	r2, r3
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008736:	b292      	uxth	r2, r2
 8008738:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800873c:	e0dc      	b.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008744:	2b00      	cmp	r3, #0
 8008746:	d027      	beq.n	8008798 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008750:	b29a      	uxth	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f022 0204 	bic.w	r2, r2, #4
 800875a:	b292      	uxth	r2, r2
 800875c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008768:	b29a      	uxth	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f022 0208 	bic.w	r2, r2, #8
 8008772:	b292      	uxth	r2, r2
 8008774:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f007 fb57 	bl	800fe2c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008786:	b29a      	uxth	r2, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008790:	b292      	uxth	r2, r2
 8008792:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8008796:	e0af      	b.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008798:	69bb      	ldr	r3, [r7, #24]
 800879a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f000 8083 	beq.w	80088aa <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80087a4:	2300      	movs	r3, #0
 80087a6:	77fb      	strb	r3, [r7, #31]
 80087a8:	e010      	b.n	80087cc <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	461a      	mov	r2, r3
 80087b0:	7ffb      	ldrb	r3, [r7, #31]
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	441a      	add	r2, r3
 80087b6:	7ffb      	ldrb	r3, [r7, #31]
 80087b8:	8812      	ldrh	r2, [r2, #0]
 80087ba:	b292      	uxth	r2, r2
 80087bc:	005b      	lsls	r3, r3, #1
 80087be:	3320      	adds	r3, #32
 80087c0:	443b      	add	r3, r7
 80087c2:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80087c6:	7ffb      	ldrb	r3, [r7, #31]
 80087c8:	3301      	adds	r3, #1
 80087ca:	77fb      	strb	r3, [r7, #31]
 80087cc:	7ffb      	ldrb	r3, [r7, #31]
 80087ce:	2b07      	cmp	r3, #7
 80087d0:	d9eb      	bls.n	80087aa <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80087da:	b29a      	uxth	r2, r3
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f042 0201 	orr.w	r2, r2, #1
 80087e4:	b292      	uxth	r2, r2
 80087e6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0201 	bic.w	r2, r2, #1
 80087fc:	b292      	uxth	r2, r2
 80087fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8008802:	bf00      	nop
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800880c:	b29b      	uxth	r3, r3
 800880e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0f6      	beq.n	8008804 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800881e:	b29a      	uxth	r2, r3
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008828:	b292      	uxth	r2, r2
 800882a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800882e:	2300      	movs	r3, #0
 8008830:	77fb      	strb	r3, [r7, #31]
 8008832:	e00f      	b.n	8008854 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8008834:	7ffb      	ldrb	r3, [r7, #31]
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	6812      	ldr	r2, [r2, #0]
 800883a:	4611      	mov	r1, r2
 800883c:	7ffa      	ldrb	r2, [r7, #31]
 800883e:	0092      	lsls	r2, r2, #2
 8008840:	440a      	add	r2, r1
 8008842:	005b      	lsls	r3, r3, #1
 8008844:	3320      	adds	r3, #32
 8008846:	443b      	add	r3, r7
 8008848:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800884c:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800884e:	7ffb      	ldrb	r3, [r7, #31]
 8008850:	3301      	adds	r3, #1
 8008852:	77fb      	strb	r3, [r7, #31]
 8008854:	7ffb      	ldrb	r3, [r7, #31]
 8008856:	2b07      	cmp	r3, #7
 8008858:	d9ec      	bls.n	8008834 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008862:	b29a      	uxth	r2, r3
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f042 0208 	orr.w	r2, r2, #8
 800886c:	b292      	uxth	r2, r2
 800886e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800887a:	b29a      	uxth	r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008884:	b292      	uxth	r2, r2
 8008886:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008892:	b29a      	uxth	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f042 0204 	orr.w	r2, r2, #4
 800889c:	b292      	uxth	r2, r2
 800889e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f007 faa8 	bl	800fdf8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80088a8:	e026      	b.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00f      	beq.n	80088d4 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80088bc:	b29a      	uxth	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80088c6:	b292      	uxth	r2, r2
 80088c8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f007 fa66 	bl	800fd9e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80088d2:	e011      	b.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80088d4:	69bb      	ldr	r3, [r7, #24]
 80088d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00c      	beq.n	80088f8 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80088f0:	b292      	uxth	r2, r2
 80088f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80088f6:	bf00      	nop
  }
}
 80088f8:	3720      	adds	r7, #32
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}

080088fe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80088fe:	b580      	push	{r7, lr}
 8008900:	b082      	sub	sp, #8
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	460b      	mov	r3, r1
 8008908:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008910:	2b01      	cmp	r3, #1
 8008912:	d101      	bne.n	8008918 <HAL_PCD_SetAddress+0x1a>
 8008914:	2302      	movs	r3, #2
 8008916:	e013      	b.n	8008940 <HAL_PCD_SetAddress+0x42>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2201      	movs	r2, #1
 800891c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	78fa      	ldrb	r2, [r7, #3]
 8008924:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	78fa      	ldrb	r2, [r7, #3]
 800892e:	4611      	mov	r1, r2
 8008930:	4618      	mov	r0, r3
 8008932:	f005 fb7d 	bl	800e030 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800893e:	2300      	movs	r3, #0
}
 8008940:	4618      	mov	r0, r3
 8008942:	3708      	adds	r7, #8
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	4608      	mov	r0, r1
 8008952:	4611      	mov	r1, r2
 8008954:	461a      	mov	r2, r3
 8008956:	4603      	mov	r3, r0
 8008958:	70fb      	strb	r3, [r7, #3]
 800895a:	460b      	mov	r3, r1
 800895c:	803b      	strh	r3, [r7, #0]
 800895e:	4613      	mov	r3, r2
 8008960:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008962:	2300      	movs	r3, #0
 8008964:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008966:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800896a:	2b00      	cmp	r3, #0
 800896c:	da0e      	bge.n	800898c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800896e:	78fb      	ldrb	r3, [r7, #3]
 8008970:	f003 0307 	and.w	r3, r3, #7
 8008974:	1c5a      	adds	r2, r3, #1
 8008976:	4613      	mov	r3, r2
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	4413      	add	r3, r2
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	4413      	add	r3, r2
 8008982:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2201      	movs	r2, #1
 8008988:	705a      	strb	r2, [r3, #1]
 800898a:	e00e      	b.n	80089aa <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800898c:	78fb      	ldrb	r3, [r7, #3]
 800898e:	f003 0207 	and.w	r2, r3, #7
 8008992:	4613      	mov	r3, r2
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	4413      	add	r3, r2
 8008998:	00db      	lsls	r3, r3, #3
 800899a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	4413      	add	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2200      	movs	r2, #0
 80089a8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80089aa:	78fb      	ldrb	r3, [r7, #3]
 80089ac:	f003 0307 	and.w	r3, r3, #7
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80089b6:	883a      	ldrh	r2, [r7, #0]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	78ba      	ldrb	r2, [r7, #2]
 80089c0:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80089c2:	78bb      	ldrb	r3, [r7, #2]
 80089c4:	2b02      	cmp	r3, #2
 80089c6:	d102      	bne.n	80089ce <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d101      	bne.n	80089dc <HAL_PCD_EP_Open+0x94>
 80089d8:	2302      	movs	r3, #2
 80089da:	e00e      	b.n	80089fa <HAL_PCD_EP_Open+0xb2>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68f9      	ldr	r1, [r7, #12]
 80089ea:	4618      	mov	r0, r3
 80089ec:	f003 f8c6 	bl	800bb7c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80089f8:	7afb      	ldrb	r3, [r7, #11]
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b084      	sub	sp, #16
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008a0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	da0e      	bge.n	8008a34 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a16:	78fb      	ldrb	r3, [r7, #3]
 8008a18:	f003 0307 	and.w	r3, r3, #7
 8008a1c:	1c5a      	adds	r2, r3, #1
 8008a1e:	4613      	mov	r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	4413      	add	r3, r2
 8008a24:	00db      	lsls	r3, r3, #3
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	4413      	add	r3, r2
 8008a2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	705a      	strb	r2, [r3, #1]
 8008a32:	e00e      	b.n	8008a52 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	f003 0207 	and.w	r2, r3, #7
 8008a3a:	4613      	mov	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	4413      	add	r3, r2
 8008a40:	00db      	lsls	r3, r3, #3
 8008a42:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	4413      	add	r3, r2
 8008a4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a52:	78fb      	ldrb	r3, [r7, #3]
 8008a54:	f003 0307 	and.w	r3, r3, #7
 8008a58:	b2da      	uxtb	r2, r3
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d101      	bne.n	8008a6c <HAL_PCD_EP_Close+0x6a>
 8008a68:	2302      	movs	r3, #2
 8008a6a:	e00e      	b.n	8008a8a <HAL_PCD_EP_Close+0x88>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68f9      	ldr	r1, [r7, #12]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f003 fc3e 	bl	800c2fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b086      	sub	sp, #24
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	60f8      	str	r0, [r7, #12]
 8008a9a:	607a      	str	r2, [r7, #4]
 8008a9c:	603b      	str	r3, [r7, #0]
 8008a9e:	460b      	mov	r3, r1
 8008aa0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008aa2:	7afb      	ldrb	r3, [r7, #11]
 8008aa4:	f003 0207 	and.w	r2, r3, #7
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	4413      	add	r3, r2
 8008aae:	00db      	lsls	r3, r3, #3
 8008ab0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	683a      	ldr	r2, [r7, #0]
 8008ac4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008ad2:	7afb      	ldrb	r3, [r7, #11]
 8008ad4:	f003 0307 	and.w	r3, r3, #7
 8008ad8:	b2da      	uxtb	r2, r3
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	6979      	ldr	r1, [r7, #20]
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f003 fdf5 	bl	800c6d4 <USB_EPStartXfer>

  return HAL_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3718      	adds	r7, #24
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	460b      	mov	r3, r1
 8008afe:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008b00:	78fb      	ldrb	r3, [r7, #3]
 8008b02:	f003 0207 	and.w	r2, r3, #7
 8008b06:	6879      	ldr	r1, [r7, #4]
 8008b08:	4613      	mov	r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	4413      	add	r3, r2
 8008b0e:	00db      	lsls	r3, r3, #3
 8008b10:	440b      	add	r3, r1
 8008b12:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8008b16:	681b      	ldr	r3, [r3, #0]
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	370c      	adds	r7, #12
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bc80      	pop	{r7}
 8008b20:	4770      	bx	lr

08008b22 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b086      	sub	sp, #24
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	60f8      	str	r0, [r7, #12]
 8008b2a:	607a      	str	r2, [r7, #4]
 8008b2c:	603b      	str	r3, [r7, #0]
 8008b2e:	460b      	mov	r3, r1
 8008b30:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008b32:	7afb      	ldrb	r3, [r7, #11]
 8008b34:	f003 0307 	and.w	r3, r3, #7
 8008b38:	1c5a      	adds	r2, r3, #1
 8008b3a:	4613      	mov	r3, r2
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4413      	add	r3, r2
 8008b40:	00db      	lsls	r3, r3, #3
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	4413      	add	r3, r2
 8008b46:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	683a      	ldr	r2, [r7, #0]
 8008b52:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2200      	movs	r2, #0
 8008b66:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b6e:	7afb      	ldrb	r3, [r7, #11]
 8008b70:	f003 0307 	and.w	r3, r3, #7
 8008b74:	b2da      	uxtb	r2, r3
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	6979      	ldr	r1, [r7, #20]
 8008b80:	4618      	mov	r0, r3
 8008b82:	f003 fda7 	bl	800c6d4 <USB_EPStartXfer>

  return HAL_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	460b      	mov	r3, r1
 8008b9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008b9c:	78fb      	ldrb	r3, [r7, #3]
 8008b9e:	f003 0207 	and.w	r2, r3, #7
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d901      	bls.n	8008bae <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008baa:	2301      	movs	r3, #1
 8008bac:	e04c      	b.n	8008c48 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008bae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	da0e      	bge.n	8008bd4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008bb6:	78fb      	ldrb	r3, [r7, #3]
 8008bb8:	f003 0307 	and.w	r3, r3, #7
 8008bbc:	1c5a      	adds	r2, r3, #1
 8008bbe:	4613      	mov	r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	4413      	add	r3, r2
 8008bc4:	00db      	lsls	r3, r3, #3
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	4413      	add	r3, r2
 8008bca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	705a      	strb	r2, [r3, #1]
 8008bd2:	e00c      	b.n	8008bee <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008bd4:	78fa      	ldrb	r2, [r7, #3]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	4413      	add	r3, r2
 8008bdc:	00db      	lsls	r3, r3, #3
 8008bde:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	4413      	add	r3, r2
 8008be6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2200      	movs	r2, #0
 8008bec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008bf4:	78fb      	ldrb	r3, [r7, #3]
 8008bf6:	f003 0307 	and.w	r3, r3, #7
 8008bfa:	b2da      	uxtb	r2, r3
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d101      	bne.n	8008c0e <HAL_PCD_EP_SetStall+0x7e>
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	e01c      	b.n	8008c48 <HAL_PCD_EP_SetStall+0xb8>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2201      	movs	r2, #1
 8008c12:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	68f9      	ldr	r1, [r7, #12]
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f005 f90a 	bl	800de36 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008c22:	78fb      	ldrb	r3, [r7, #3]
 8008c24:	f003 0307 	and.w	r3, r3, #7
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d108      	bne.n	8008c3e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8008c36:	4619      	mov	r1, r3
 8008c38:	4610      	mov	r0, r2
 8008c3a:	f005 fa2f 	bl	800e09c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	460b      	mov	r3, r1
 8008c5a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008c5c:	78fb      	ldrb	r3, [r7, #3]
 8008c5e:	f003 020f 	and.w	r2, r3, #15
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d901      	bls.n	8008c6e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e040      	b.n	8008cf0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008c6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	da0e      	bge.n	8008c94 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c76:	78fb      	ldrb	r3, [r7, #3]
 8008c78:	f003 0307 	and.w	r3, r3, #7
 8008c7c:	1c5a      	adds	r2, r3, #1
 8008c7e:	4613      	mov	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	00db      	lsls	r3, r3, #3
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	4413      	add	r3, r2
 8008c8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2201      	movs	r2, #1
 8008c90:	705a      	strb	r2, [r3, #1]
 8008c92:	e00e      	b.n	8008cb2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008c94:	78fb      	ldrb	r3, [r7, #3]
 8008c96:	f003 0207 	and.w	r2, r3, #7
 8008c9a:	4613      	mov	r3, r2
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	4413      	add	r3, r2
 8008ca0:	00db      	lsls	r3, r3, #3
 8008ca2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008ca6:	687a      	ldr	r2, [r7, #4]
 8008ca8:	4413      	add	r3, r2
 8008caa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008cb8:	78fb      	ldrb	r3, [r7, #3]
 8008cba:	f003 0307 	and.w	r3, r3, #7
 8008cbe:	b2da      	uxtb	r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d101      	bne.n	8008cd2 <HAL_PCD_EP_ClrStall+0x82>
 8008cce:	2302      	movs	r3, #2
 8008cd0:	e00e      	b.n	8008cf0 <HAL_PCD_EP_ClrStall+0xa0>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	68f9      	ldr	r1, [r7, #12]
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f005 f8f8 	bl	800ded6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8008cee:	2300      	movs	r3, #0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3710      	adds	r7, #16
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b096      	sub	sp, #88	; 0x58
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008d00:	e3bf      	b.n	8009482 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008d0a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008d0e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	f003 030f 	and.w	r3, r3, #15
 8008d18:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8008d1c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f040 8179 	bne.w	8009018 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008d26:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008d2a:	f003 0310 	and.w	r3, r3, #16
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d152      	bne.n	8008dd8 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	881b      	ldrh	r3, [r3, #0]
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8008d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d42:	81fb      	strh	r3, [r7, #14]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	89fb      	ldrh	r3, [r7, #14]
 8008d4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	3328      	adds	r3, #40	; 0x28
 8008d5a:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	461a      	mov	r2, r3
 8008d68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	00db      	lsls	r3, r3, #3
 8008d6e:	4413      	add	r3, r2
 8008d70:	3302      	adds	r3, #2
 8008d72:	005b      	lsls	r3, r3, #1
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	6812      	ldr	r2, [r2, #0]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d7e:	881b      	ldrh	r3, [r3, #0]
 8008d80:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008d84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d86:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008d88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d8a:	695a      	ldr	r2, [r3, #20]
 8008d8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d8e:	69db      	ldr	r3, [r3, #28]
 8008d90:	441a      	add	r2, r3
 8008d92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d94:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008d96:	2100      	movs	r1, #0
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f006 ffe6 	bl	800fd6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	f000 836b 	beq.w	8009482 <PCD_EP_ISR_Handler+0x78a>
 8008dac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dae:	699b      	ldr	r3, [r3, #24]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	f040 8366 	bne.w	8009482 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008dc2:	b2da      	uxtb	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	b292      	uxth	r2, r2
 8008dca:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8008dd6:	e354      	b.n	8009482 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008dde:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	881b      	ldrh	r3, [r3, #0]
 8008de6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008dea:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008dee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d034      	beq.n	8008e60 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	461a      	mov	r2, r3
 8008e02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	00db      	lsls	r3, r3, #3
 8008e08:	4413      	add	r3, r2
 8008e0a:	3306      	adds	r3, #6
 8008e0c:	005b      	lsls	r3, r3, #1
 8008e0e:	687a      	ldr	r2, [r7, #4]
 8008e10:	6812      	ldr	r2, [r2, #0]
 8008e12:	4413      	add	r3, r2
 8008e14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e18:	881b      	ldrh	r3, [r3, #0]
 8008e1a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008e1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e20:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6818      	ldr	r0, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8008e2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e2e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008e30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e32:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	f005 f981 	bl	800e13c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	881b      	ldrh	r3, [r3, #0]
 8008e40:	b29a      	uxth	r2, r3
 8008e42:	f640 738f 	movw	r3, #3983	; 0xf8f
 8008e46:	4013      	ands	r3, r2
 8008e48:	823b      	strh	r3, [r7, #16]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	8a3a      	ldrh	r2, [r7, #16]
 8008e50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008e54:	b292      	uxth	r2, r2
 8008e56:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f006 ff59 	bl	800fd10 <HAL_PCD_SetupStageCallback>
 8008e5e:	e310      	b.n	8009482 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008e60:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f280 830c 	bge.w	8009482 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	881b      	ldrh	r3, [r3, #0]
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	f640 738f 	movw	r3, #3983	; 0xf8f
 8008e76:	4013      	ands	r3, r2
 8008e78:	83fb      	strh	r3, [r7, #30]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	8bfa      	ldrh	r2, [r7, #30]
 8008e80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008e84:	b292      	uxth	r2, r2
 8008e86:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	461a      	mov	r2, r3
 8008e94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	00db      	lsls	r3, r3, #3
 8008e9a:	4413      	add	r3, r2
 8008e9c:	3306      	adds	r3, #6
 8008e9e:	005b      	lsls	r3, r3, #1
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	6812      	ldr	r2, [r2, #0]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008eaa:	881b      	ldrh	r3, [r3, #0]
 8008eac:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008eb2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008eb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008eb6:	69db      	ldr	r3, [r3, #28]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d019      	beq.n	8008ef0 <PCD_EP_ISR_Handler+0x1f8>
 8008ebc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ebe:	695b      	ldr	r3, [r3, #20]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d015      	beq.n	8008ef0 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6818      	ldr	r0, [r3, #0]
 8008ec8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008eca:	6959      	ldr	r1, [r3, #20]
 8008ecc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ece:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8008ed0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ed2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	f005 f931 	bl	800e13c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008eda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008edc:	695a      	ldr	r2, [r3, #20]
 8008ede:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	441a      	add	r2, r3
 8008ee4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ee6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008ee8:	2100      	movs	r1, #0
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f006 ff22 	bl	800fd34 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	881b      	ldrh	r3, [r3, #0]
 8008ef6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008efa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008efe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f040 82bd 	bne.w	8009482 <PCD_EP_ISR_Handler+0x78a>
 8008f08:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008f0c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008f10:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008f14:	f000 82b5 	beq.w	8009482 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	61bb      	str	r3, [r7, #24]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	461a      	mov	r2, r3
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	61bb      	str	r3, [r7, #24]
 8008f30:	69bb      	ldr	r3, [r7, #24]
 8008f32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008f36:	617b      	str	r3, [r7, #20]
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	881b      	ldrh	r3, [r3, #0]
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f42:	b29a      	uxth	r2, r3
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	801a      	strh	r2, [r3, #0]
 8008f48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	2b3e      	cmp	r3, #62	; 0x3e
 8008f4e:	d91d      	bls.n	8008f8c <PCD_EP_ISR_Handler+0x294>
 8008f50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	095b      	lsrs	r3, r3, #5
 8008f56:	647b      	str	r3, [r7, #68]	; 0x44
 8008f58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f5a:	691b      	ldr	r3, [r3, #16]
 8008f5c:	f003 031f 	and.w	r3, r3, #31
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d102      	bne.n	8008f6a <PCD_EP_ISR_Handler+0x272>
 8008f64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f66:	3b01      	subs	r3, #1
 8008f68:	647b      	str	r3, [r7, #68]	; 0x44
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	881b      	ldrh	r3, [r3, #0]
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	029b      	lsls	r3, r3, #10
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f84:	b29a      	uxth	r2, r3
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	801a      	strh	r2, [r3, #0]
 8008f8a:	e026      	b.n	8008fda <PCD_EP_ISR_Handler+0x2e2>
 8008f8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10a      	bne.n	8008faa <PCD_EP_ISR_Handler+0x2b2>
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	881b      	ldrh	r3, [r3, #0]
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fa2:	b29a      	uxth	r2, r3
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	801a      	strh	r2, [r3, #0]
 8008fa8:	e017      	b.n	8008fda <PCD_EP_ISR_Handler+0x2e2>
 8008faa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	085b      	lsrs	r3, r3, #1
 8008fb0:	647b      	str	r3, [r7, #68]	; 0x44
 8008fb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	f003 0301 	and.w	r3, r3, #1
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d002      	beq.n	8008fc4 <PCD_EP_ISR_Handler+0x2cc>
 8008fbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	647b      	str	r3, [r7, #68]	; 0x44
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	881b      	ldrh	r3, [r3, #0]
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	029b      	lsls	r3, r3, #10
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	b29a      	uxth	r2, r3
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	881b      	ldrh	r3, [r3, #0]
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fea:	827b      	strh	r3, [r7, #18]
 8008fec:	8a7b      	ldrh	r3, [r7, #18]
 8008fee:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008ff2:	827b      	strh	r3, [r7, #18]
 8008ff4:	8a7b      	ldrh	r3, [r7, #18]
 8008ff6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008ffa:	827b      	strh	r3, [r7, #18]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	8a7b      	ldrh	r3, [r7, #18]
 8009002:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009006:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800900a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800900e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009012:	b29b      	uxth	r3, r3
 8009014:	8013      	strh	r3, [r2, #0]
 8009016:	e234      	b.n	8009482 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	461a      	mov	r2, r3
 800901e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4413      	add	r3, r2
 8009026:	881b      	ldrh	r3, [r3, #0]
 8009028:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800902c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8009030:	2b00      	cmp	r3, #0
 8009032:	f280 80fc 	bge.w	800922e <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	461a      	mov	r2, r3
 800903c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	4413      	add	r3, r2
 8009044:	881b      	ldrh	r3, [r3, #0]
 8009046:	b29a      	uxth	r2, r3
 8009048:	f640 738f 	movw	r3, #3983	; 0xf8f
 800904c:	4013      	ands	r3, r2
 800904e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	461a      	mov	r2, r3
 8009058:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800905c:	009b      	lsls	r3, r3, #2
 800905e:	4413      	add	r3, r2
 8009060:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8009064:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009068:	b292      	uxth	r2, r2
 800906a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800906c:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8009070:	4613      	mov	r3, r2
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	4413      	add	r3, r2
 8009076:	00db      	lsls	r3, r3, #3
 8009078:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	4413      	add	r3, r2
 8009080:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8009082:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009084:	7b1b      	ldrb	r3, [r3, #12]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d125      	bne.n	80090d6 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009092:	b29b      	uxth	r3, r3
 8009094:	461a      	mov	r2, r3
 8009096:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	00db      	lsls	r3, r3, #3
 800909c:	4413      	add	r3, r2
 800909e:	3306      	adds	r3, #6
 80090a0:	005b      	lsls	r3, r3, #1
 80090a2:	687a      	ldr	r2, [r7, #4]
 80090a4:	6812      	ldr	r2, [r2, #0]
 80090a6:	4413      	add	r3, r2
 80090a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80090ac:	881b      	ldrh	r3, [r3, #0]
 80090ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090b2:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 80090b6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f000 8092 	beq.w	80091e4 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6818      	ldr	r0, [r3, #0]
 80090c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80090c6:	6959      	ldr	r1, [r3, #20]
 80090c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80090ca:	88da      	ldrh	r2, [r3, #6]
 80090cc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80090d0:	f005 f834 	bl	800e13c <USB_ReadPMA>
 80090d4:	e086      	b.n	80091e4 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80090d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80090d8:	78db      	ldrb	r3, [r3, #3]
 80090da:	2b02      	cmp	r3, #2
 80090dc:	d10a      	bne.n	80090f4 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80090de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80090e2:	461a      	mov	r2, r3
 80090e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 f9d9 	bl	800949e <HAL_PCD_EP_DB_Receive>
 80090ec:	4603      	mov	r3, r0
 80090ee:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80090f2:	e077      	b.n	80091e4 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	461a      	mov	r2, r3
 80090fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	009b      	lsls	r3, r3, #2
 8009100:	4413      	add	r3, r2
 8009102:	881b      	ldrh	r3, [r3, #0]
 8009104:	b29b      	uxth	r3, r3
 8009106:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800910a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800910e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	461a      	mov	r2, r3
 8009118:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	009b      	lsls	r3, r3, #2
 800911e:	441a      	add	r2, r3
 8009120:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8009124:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009128:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800912c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009130:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009134:	b29b      	uxth	r3, r3
 8009136:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	461a      	mov	r2, r3
 800913e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	4413      	add	r3, r2
 8009146:	881b      	ldrh	r3, [r3, #0]
 8009148:	b29b      	uxth	r3, r3
 800914a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800914e:	2b00      	cmp	r3, #0
 8009150:	d024      	beq.n	800919c <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800915a:	b29b      	uxth	r3, r3
 800915c:	461a      	mov	r2, r3
 800915e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	00db      	lsls	r3, r3, #3
 8009164:	4413      	add	r3, r2
 8009166:	3302      	adds	r3, #2
 8009168:	005b      	lsls	r3, r3, #1
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	6812      	ldr	r2, [r2, #0]
 800916e:	4413      	add	r3, r2
 8009170:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009174:	881b      	ldrh	r3, [r3, #0]
 8009176:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800917a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800917e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009182:	2b00      	cmp	r3, #0
 8009184:	d02e      	beq.n	80091e4 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6818      	ldr	r0, [r3, #0]
 800918a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800918c:	6959      	ldr	r1, [r3, #20]
 800918e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009190:	891a      	ldrh	r2, [r3, #8]
 8009192:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009196:	f004 ffd1 	bl	800e13c <USB_ReadPMA>
 800919a:	e023      	b.n	80091e4 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	461a      	mov	r2, r3
 80091a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	00db      	lsls	r3, r3, #3
 80091ae:	4413      	add	r3, r2
 80091b0:	3306      	adds	r3, #6
 80091b2:	005b      	lsls	r3, r3, #1
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	6812      	ldr	r2, [r2, #0]
 80091b8:	4413      	add	r3, r2
 80091ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80091be:	881b      	ldrh	r3, [r3, #0]
 80091c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091c4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80091c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d009      	beq.n	80091e4 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6818      	ldr	r0, [r3, #0]
 80091d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091d6:	6959      	ldr	r1, [r3, #20]
 80091d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091da:	895a      	ldrh	r2, [r3, #10]
 80091dc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80091e0:	f004 ffac 	bl	800e13c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80091e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091e6:	69da      	ldr	r2, [r3, #28]
 80091e8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80091ec:	441a      	add	r2, r3
 80091ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091f0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80091f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091f4:	695a      	ldr	r2, [r3, #20]
 80091f6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80091fa:	441a      	add	r2, r3
 80091fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091fe:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8009200:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009202:	699b      	ldr	r3, [r3, #24]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d005      	beq.n	8009214 <PCD_EP_ISR_Handler+0x51c>
 8009208:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800920c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800920e:	691b      	ldr	r3, [r3, #16]
 8009210:	429a      	cmp	r2, r3
 8009212:	d206      	bcs.n	8009222 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8009214:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	4619      	mov	r1, r3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f006 fd8a 	bl	800fd34 <HAL_PCD_DataOutStageCallback>
 8009220:	e005      	b.n	800922e <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009228:	4618      	mov	r0, r3
 800922a:	f003 fa53 	bl	800c6d4 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800922e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009236:	2b00      	cmp	r3, #0
 8009238:	f000 8123 	beq.w	8009482 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800923c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009240:	1c5a      	adds	r2, r3, #1
 8009242:	4613      	mov	r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4413      	add	r3, r2
 8009248:	00db      	lsls	r3, r3, #3
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	4413      	add	r3, r2
 800924e:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	461a      	mov	r2, r3
 8009256:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	4413      	add	r3, r2
 800925e:	881b      	ldrh	r3, [r3, #0]
 8009260:	b29b      	uxth	r3, r3
 8009262:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8009266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800926a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	461a      	mov	r2, r3
 8009274:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	441a      	add	r2, r3
 800927c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009280:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009284:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009288:	b29b      	uxth	r3, r3
 800928a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800928c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800928e:	78db      	ldrb	r3, [r3, #3]
 8009290:	2b01      	cmp	r3, #1
 8009292:	f040 80a2 	bne.w	80093da <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8009296:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009298:	2200      	movs	r2, #0
 800929a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800929c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800929e:	7b1b      	ldrb	r3, [r3, #12]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f000 8093 	beq.w	80093cc <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80092a6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80092aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d046      	beq.n	8009340 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80092b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092b4:	785b      	ldrb	r3, [r3, #1]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d126      	bne.n	8009308 <PCD_EP_ISR_Handler+0x610>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	627b      	str	r3, [r7, #36]	; 0x24
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	461a      	mov	r2, r3
 80092cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ce:	4413      	add	r3, r2
 80092d0:	627b      	str	r3, [r7, #36]	; 0x24
 80092d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	011a      	lsls	r2, r3, #4
 80092d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092da:	4413      	add	r3, r2
 80092dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80092e0:	623b      	str	r3, [r7, #32]
 80092e2:	6a3b      	ldr	r3, [r7, #32]
 80092e4:	881b      	ldrh	r3, [r3, #0]
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	6a3b      	ldr	r3, [r7, #32]
 80092f0:	801a      	strh	r2, [r3, #0]
 80092f2:	6a3b      	ldr	r3, [r7, #32]
 80092f4:	881b      	ldrh	r3, [r3, #0]
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009300:	b29a      	uxth	r2, r3
 8009302:	6a3b      	ldr	r3, [r7, #32]
 8009304:	801a      	strh	r2, [r3, #0]
 8009306:	e061      	b.n	80093cc <PCD_EP_ISR_Handler+0x6d4>
 8009308:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800930a:	785b      	ldrb	r3, [r3, #1]
 800930c:	2b01      	cmp	r3, #1
 800930e:	d15d      	bne.n	80093cc <PCD_EP_ISR_Handler+0x6d4>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800931e:	b29b      	uxth	r3, r3
 8009320:	461a      	mov	r2, r3
 8009322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009324:	4413      	add	r3, r2
 8009326:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009328:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	011a      	lsls	r2, r3, #4
 800932e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009330:	4413      	add	r3, r2
 8009332:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009336:	62bb      	str	r3, [r7, #40]	; 0x28
 8009338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800933a:	2200      	movs	r2, #0
 800933c:	801a      	strh	r2, [r3, #0]
 800933e:	e045      	b.n	80093cc <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009346:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009348:	785b      	ldrb	r3, [r3, #1]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d126      	bne.n	800939c <PCD_EP_ISR_Handler+0x6a4>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	637b      	str	r3, [r7, #52]	; 0x34
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800935c:	b29b      	uxth	r3, r3
 800935e:	461a      	mov	r2, r3
 8009360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009362:	4413      	add	r3, r2
 8009364:	637b      	str	r3, [r7, #52]	; 0x34
 8009366:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009368:	781b      	ldrb	r3, [r3, #0]
 800936a:	011a      	lsls	r2, r3, #4
 800936c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800936e:	4413      	add	r3, r2
 8009370:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009374:	633b      	str	r3, [r7, #48]	; 0x30
 8009376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009378:	881b      	ldrh	r3, [r3, #0]
 800937a:	b29b      	uxth	r3, r3
 800937c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009380:	b29a      	uxth	r2, r3
 8009382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009384:	801a      	strh	r2, [r3, #0]
 8009386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009388:	881b      	ldrh	r3, [r3, #0]
 800938a:	b29b      	uxth	r3, r3
 800938c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009390:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009394:	b29a      	uxth	r2, r3
 8009396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009398:	801a      	strh	r2, [r3, #0]
 800939a:	e017      	b.n	80093cc <PCD_EP_ISR_Handler+0x6d4>
 800939c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800939e:	785b      	ldrb	r3, [r3, #1]
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d113      	bne.n	80093cc <PCD_EP_ISR_Handler+0x6d4>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	461a      	mov	r2, r3
 80093b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093b2:	4413      	add	r3, r2
 80093b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	011a      	lsls	r2, r3, #4
 80093bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093be:	4413      	add	r3, r2
 80093c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80093c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80093c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c8:	2200      	movs	r2, #0
 80093ca:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80093cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	4619      	mov	r1, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f006 fcc9 	bl	800fd6a <HAL_PCD_DataInStageCallback>
 80093d8:	e053      	b.n	8009482 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80093da:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80093de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d146      	bne.n	8009474 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	461a      	mov	r2, r3
 80093f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093f4:	781b      	ldrb	r3, [r3, #0]
 80093f6:	00db      	lsls	r3, r3, #3
 80093f8:	4413      	add	r3, r2
 80093fa:	3302      	adds	r3, #2
 80093fc:	005b      	lsls	r3, r3, #1
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	6812      	ldr	r2, [r2, #0]
 8009402:	4413      	add	r3, r2
 8009404:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009408:	881b      	ldrh	r3, [r3, #0]
 800940a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800940e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8009412:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009414:	699a      	ldr	r2, [r3, #24]
 8009416:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800941a:	429a      	cmp	r2, r3
 800941c:	d907      	bls.n	800942e <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 800941e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009420:	699a      	ldr	r2, [r3, #24]
 8009422:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009426:	1ad2      	subs	r2, r2, r3
 8009428:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800942a:	619a      	str	r2, [r3, #24]
 800942c:	e002      	b.n	8009434 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 800942e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009430:	2200      	movs	r2, #0
 8009432:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009434:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009436:	699b      	ldr	r3, [r3, #24]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d106      	bne.n	800944a <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800943c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	4619      	mov	r1, r3
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f006 fc91 	bl	800fd6a <HAL_PCD_DataInStageCallback>
 8009448:	e01b      	b.n	8009482 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800944a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800944c:	695a      	ldr	r2, [r3, #20]
 800944e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009452:	441a      	add	r2, r3
 8009454:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009456:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8009458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800945a:	69da      	ldr	r2, [r3, #28]
 800945c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009460:	441a      	add	r2, r3
 8009462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009464:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800946c:	4618      	mov	r0, r3
 800946e:	f003 f931 	bl	800c6d4 <USB_EPStartXfer>
 8009472:	e006      	b.n	8009482 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8009474:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009478:	461a      	mov	r2, r3
 800947a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 f91b 	bl	80096b8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800948a:	b29b      	uxth	r3, r3
 800948c:	b21b      	sxth	r3, r3
 800948e:	2b00      	cmp	r3, #0
 8009490:	f6ff ac37 	blt.w	8008d02 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8009494:	2300      	movs	r3, #0
}
 8009496:	4618      	mov	r0, r3
 8009498:	3758      	adds	r7, #88	; 0x58
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800949e:	b580      	push	{r7, lr}
 80094a0:	b088      	sub	sp, #32
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	60f8      	str	r0, [r7, #12]
 80094a6:	60b9      	str	r1, [r7, #8]
 80094a8:	4613      	mov	r3, r2
 80094aa:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80094ac:	88fb      	ldrh	r3, [r7, #6]
 80094ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d07e      	beq.n	80095b4 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094be:	b29b      	uxth	r3, r3
 80094c0:	461a      	mov	r2, r3
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	00db      	lsls	r3, r3, #3
 80094c8:	4413      	add	r3, r2
 80094ca:	3302      	adds	r3, #2
 80094cc:	005b      	lsls	r3, r3, #1
 80094ce:	68fa      	ldr	r2, [r7, #12]
 80094d0:	6812      	ldr	r2, [r2, #0]
 80094d2:	4413      	add	r3, r2
 80094d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80094d8:	881b      	ldrh	r3, [r3, #0]
 80094da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094de:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	699a      	ldr	r2, [r3, #24]
 80094e4:	8b7b      	ldrh	r3, [r7, #26]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d306      	bcc.n	80094f8 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	699a      	ldr	r2, [r3, #24]
 80094ee:	8b7b      	ldrh	r3, [r7, #26]
 80094f0:	1ad2      	subs	r2, r2, r3
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	619a      	str	r2, [r3, #24]
 80094f6:	e002      	b.n	80094fe <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	2200      	movs	r2, #0
 80094fc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d123      	bne.n	800954e <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	461a      	mov	r2, r3
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	4413      	add	r3, r2
 8009514:	881b      	ldrh	r3, [r3, #0]
 8009516:	b29b      	uxth	r3, r3
 8009518:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800951c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009520:	833b      	strh	r3, [r7, #24]
 8009522:	8b3b      	ldrh	r3, [r7, #24]
 8009524:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009528:	833b      	strh	r3, [r7, #24]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	461a      	mov	r2, r3
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	009b      	lsls	r3, r3, #2
 8009536:	441a      	add	r2, r3
 8009538:	8b3b      	ldrh	r3, [r7, #24]
 800953a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800953e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800954a:	b29b      	uxth	r3, r3
 800954c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800954e:	88fb      	ldrh	r3, [r7, #6]
 8009550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009554:	2b00      	cmp	r3, #0
 8009556:	d01f      	beq.n	8009598 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	461a      	mov	r2, r3
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	4413      	add	r3, r2
 8009566:	881b      	ldrh	r3, [r3, #0]
 8009568:	b29b      	uxth	r3, r3
 800956a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800956e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009572:	82fb      	strh	r3, [r7, #22]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	461a      	mov	r2, r3
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	441a      	add	r2, r3
 8009582:	8afb      	ldrh	r3, [r7, #22]
 8009584:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009588:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800958c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009590:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009594:	b29b      	uxth	r3, r3
 8009596:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009598:	8b7b      	ldrh	r3, [r7, #26]
 800959a:	2b00      	cmp	r3, #0
 800959c:	f000 8087 	beq.w	80096ae <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6818      	ldr	r0, [r3, #0]
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	6959      	ldr	r1, [r3, #20]
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	891a      	ldrh	r2, [r3, #8]
 80095ac:	8b7b      	ldrh	r3, [r7, #26]
 80095ae:	f004 fdc5 	bl	800e13c <USB_ReadPMA>
 80095b2:	e07c      	b.n	80096ae <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095bc:	b29b      	uxth	r3, r3
 80095be:	461a      	mov	r2, r3
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	00db      	lsls	r3, r3, #3
 80095c6:	4413      	add	r3, r2
 80095c8:	3306      	adds	r3, #6
 80095ca:	005b      	lsls	r3, r3, #1
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	6812      	ldr	r2, [r2, #0]
 80095d0:	4413      	add	r3, r2
 80095d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095d6:	881b      	ldrh	r3, [r3, #0]
 80095d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80095dc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	699a      	ldr	r2, [r3, #24]
 80095e2:	8b7b      	ldrh	r3, [r7, #26]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d306      	bcc.n	80095f6 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	699a      	ldr	r2, [r3, #24]
 80095ec:	8b7b      	ldrh	r3, [r7, #26]
 80095ee:	1ad2      	subs	r2, r2, r3
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	619a      	str	r2, [r3, #24]
 80095f4:	e002      	b.n	80095fc <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	2200      	movs	r2, #0
 80095fa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	699b      	ldr	r3, [r3, #24]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d123      	bne.n	800964c <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	461a      	mov	r2, r3
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	4413      	add	r3, r2
 8009612:	881b      	ldrh	r3, [r3, #0]
 8009614:	b29b      	uxth	r3, r3
 8009616:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800961a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800961e:	83fb      	strh	r3, [r7, #30]
 8009620:	8bfb      	ldrh	r3, [r7, #30]
 8009622:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009626:	83fb      	strh	r3, [r7, #30]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	461a      	mov	r2, r3
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	441a      	add	r2, r3
 8009636:	8bfb      	ldrh	r3, [r7, #30]
 8009638:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800963c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009640:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009648:	b29b      	uxth	r3, r3
 800964a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800964c:	88fb      	ldrh	r3, [r7, #6]
 800964e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009652:	2b00      	cmp	r3, #0
 8009654:	d11f      	bne.n	8009696 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	461a      	mov	r2, r3
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	4413      	add	r3, r2
 8009664:	881b      	ldrh	r3, [r3, #0]
 8009666:	b29b      	uxth	r3, r3
 8009668:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800966c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009670:	83bb      	strh	r3, [r7, #28]
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	461a      	mov	r2, r3
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	781b      	ldrb	r3, [r3, #0]
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	441a      	add	r2, r3
 8009680:	8bbb      	ldrh	r3, [r7, #28]
 8009682:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009686:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800968a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800968e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009692:	b29b      	uxth	r3, r3
 8009694:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009696:	8b7b      	ldrh	r3, [r7, #26]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d008      	beq.n	80096ae <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	6818      	ldr	r0, [r3, #0]
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	6959      	ldr	r1, [r3, #20]
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	895a      	ldrh	r2, [r3, #10]
 80096a8:	8b7b      	ldrh	r3, [r7, #26]
 80096aa:	f004 fd47 	bl	800e13c <USB_ReadPMA>
    }
  }

  return count;
 80096ae:	8b7b      	ldrh	r3, [r7, #26]
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3720      	adds	r7, #32
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b0a4      	sub	sp, #144	; 0x90
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	4613      	mov	r3, r2
 80096c4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80096c6:	88fb      	ldrh	r3, [r7, #6]
 80096c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	f000 81dd 	beq.w	8009a8c <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80096da:	b29b      	uxth	r3, r3
 80096dc:	461a      	mov	r2, r3
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	781b      	ldrb	r3, [r3, #0]
 80096e2:	00db      	lsls	r3, r3, #3
 80096e4:	4413      	add	r3, r2
 80096e6:	3302      	adds	r3, #2
 80096e8:	005b      	lsls	r3, r3, #1
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	6812      	ldr	r2, [r2, #0]
 80096ee:	4413      	add	r3, r2
 80096f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096f4:	881b      	ldrh	r3, [r3, #0]
 80096f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096fa:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	699a      	ldr	r2, [r3, #24]
 8009702:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009706:	429a      	cmp	r2, r3
 8009708:	d907      	bls.n	800971a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	699a      	ldr	r2, [r3, #24]
 800970e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009712:	1ad2      	subs	r2, r2, r3
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	619a      	str	r2, [r3, #24]
 8009718:	e002      	b.n	8009720 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	2200      	movs	r2, #0
 800971e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	2b00      	cmp	r3, #0
 8009726:	f040 80b9 	bne.w	800989c <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	785b      	ldrb	r3, [r3, #1]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d126      	bne.n	8009780 <HAL_PCD_EP_DB_Transmit+0xc8>
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009740:	b29b      	uxth	r3, r3
 8009742:	461a      	mov	r2, r3
 8009744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009746:	4413      	add	r3, r2
 8009748:	62fb      	str	r3, [r7, #44]	; 0x2c
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	011a      	lsls	r2, r3, #4
 8009750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009752:	4413      	add	r3, r2
 8009754:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009758:	62bb      	str	r3, [r7, #40]	; 0x28
 800975a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800975c:	881b      	ldrh	r3, [r3, #0]
 800975e:	b29b      	uxth	r3, r3
 8009760:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009764:	b29a      	uxth	r2, r3
 8009766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009768:	801a      	strh	r2, [r3, #0]
 800976a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976c:	881b      	ldrh	r3, [r3, #0]
 800976e:	b29b      	uxth	r3, r3
 8009770:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009774:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009778:	b29a      	uxth	r2, r3
 800977a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977c:	801a      	strh	r2, [r3, #0]
 800977e:	e01a      	b.n	80097b6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	785b      	ldrb	r3, [r3, #1]
 8009784:	2b01      	cmp	r3, #1
 8009786:	d116      	bne.n	80097b6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	637b      	str	r3, [r7, #52]	; 0x34
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009796:	b29b      	uxth	r3, r3
 8009798:	461a      	mov	r2, r3
 800979a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800979c:	4413      	add	r3, r2
 800979e:	637b      	str	r3, [r7, #52]	; 0x34
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	011a      	lsls	r2, r3, #4
 80097a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097a8:	4413      	add	r3, r2
 80097aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80097ae:	633b      	str	r3, [r7, #48]	; 0x30
 80097b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b2:	2200      	movs	r2, #0
 80097b4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	627b      	str	r3, [r7, #36]	; 0x24
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	785b      	ldrb	r3, [r3, #1]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d126      	bne.n	8009812 <HAL_PCD_EP_DB_Transmit+0x15a>
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	61fb      	str	r3, [r7, #28]
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	461a      	mov	r2, r3
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	4413      	add	r3, r2
 80097da:	61fb      	str	r3, [r7, #28]
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	011a      	lsls	r2, r3, #4
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	4413      	add	r3, r2
 80097e6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80097ea:	61bb      	str	r3, [r7, #24]
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	881b      	ldrh	r3, [r3, #0]
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097f6:	b29a      	uxth	r2, r3
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	801a      	strh	r2, [r3, #0]
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	881b      	ldrh	r3, [r3, #0]
 8009800:	b29b      	uxth	r3, r3
 8009802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800980a:	b29a      	uxth	r2, r3
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	801a      	strh	r2, [r3, #0]
 8009810:	e017      	b.n	8009842 <HAL_PCD_EP_DB_Transmit+0x18a>
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	785b      	ldrb	r3, [r3, #1]
 8009816:	2b01      	cmp	r3, #1
 8009818:	d113      	bne.n	8009842 <HAL_PCD_EP_DB_Transmit+0x18a>
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009822:	b29b      	uxth	r3, r3
 8009824:	461a      	mov	r2, r3
 8009826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009828:	4413      	add	r3, r2
 800982a:	627b      	str	r3, [r7, #36]	; 0x24
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	011a      	lsls	r2, r3, #4
 8009832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009834:	4413      	add	r3, r2
 8009836:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800983a:	623b      	str	r3, [r7, #32]
 800983c:	6a3b      	ldr	r3, [r7, #32]
 800983e:	2200      	movs	r2, #0
 8009840:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	4619      	mov	r1, r3
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f006 fa8e 	bl	800fd6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800984e:	88fb      	ldrh	r3, [r7, #6]
 8009850:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009854:	2b00      	cmp	r3, #0
 8009856:	f000 82fc 	beq.w	8009e52 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	461a      	mov	r2, r3
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	4413      	add	r3, r2
 8009868:	881b      	ldrh	r3, [r3, #0]
 800986a:	b29b      	uxth	r3, r3
 800986c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009874:	82fb      	strh	r3, [r7, #22]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	461a      	mov	r2, r3
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	441a      	add	r2, r3
 8009884:	8afb      	ldrh	r3, [r7, #22]
 8009886:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800988a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800988e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009896:	b29b      	uxth	r3, r3
 8009898:	8013      	strh	r3, [r2, #0]
 800989a:	e2da      	b.n	8009e52 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800989c:	88fb      	ldrh	r3, [r7, #6]
 800989e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d021      	beq.n	80098ea <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	461a      	mov	r2, r3
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	009b      	lsls	r3, r3, #2
 80098b2:	4413      	add	r3, r2
 80098b4:	881b      	ldrh	r3, [r3, #0]
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098c0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	461a      	mov	r2, r3
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	441a      	add	r2, r3
 80098d2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80098d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80098e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	f040 82ae 	bne.w	8009e52 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	695a      	ldr	r2, [r3, #20]
 80098fa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80098fe:	441a      	add	r2, r3
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	69da      	ldr	r2, [r3, #28]
 8009908:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800990c:	441a      	add	r2, r3
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	6a1a      	ldr	r2, [r3, #32]
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	429a      	cmp	r2, r3
 800991c:	d30b      	bcc.n	8009936 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	691b      	ldr	r3, [r3, #16]
 8009922:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	6a1a      	ldr	r2, [r3, #32]
 800992a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800992e:	1ad2      	subs	r2, r2, r3
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	621a      	str	r2, [r3, #32]
 8009934:	e017      	b.n	8009966 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	6a1b      	ldr	r3, [r3, #32]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d108      	bne.n	8009950 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800993e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009942:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	2200      	movs	r2, #0
 800994a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800994e:	e00a      	b.n	8009966 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	2200      	movs	r2, #0
 8009954:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	6a1b      	ldr	r3, [r3, #32]
 800995c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	2200      	movs	r2, #0
 8009964:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	785b      	ldrb	r3, [r3, #1]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d165      	bne.n	8009a3a <HAL_PCD_EP_DB_Transmit+0x382>
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800997c:	b29b      	uxth	r3, r3
 800997e:	461a      	mov	r2, r3
 8009980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009982:	4413      	add	r3, r2
 8009984:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	011a      	lsls	r2, r3, #4
 800998c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800998e:	4413      	add	r3, r2
 8009990:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009994:	63bb      	str	r3, [r7, #56]	; 0x38
 8009996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009998:	881b      	ldrh	r3, [r3, #0]
 800999a:	b29b      	uxth	r3, r3
 800999c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80099a0:	b29a      	uxth	r2, r3
 80099a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a4:	801a      	strh	r2, [r3, #0]
 80099a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099aa:	2b3e      	cmp	r3, #62	; 0x3e
 80099ac:	d91d      	bls.n	80099ea <HAL_PCD_EP_DB_Transmit+0x332>
 80099ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099b2:	095b      	lsrs	r3, r3, #5
 80099b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80099b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099ba:	f003 031f 	and.w	r3, r3, #31
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d102      	bne.n	80099c8 <HAL_PCD_EP_DB_Transmit+0x310>
 80099c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099c4:	3b01      	subs	r3, #1
 80099c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80099c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ca:	881b      	ldrh	r3, [r3, #0]
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	029b      	lsls	r3, r3, #10
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	4313      	orrs	r3, r2
 80099d8:	b29b      	uxth	r3, r3
 80099da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099e2:	b29a      	uxth	r2, r3
 80099e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e6:	801a      	strh	r2, [r3, #0]
 80099e8:	e044      	b.n	8009a74 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80099ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d10a      	bne.n	8009a08 <HAL_PCD_EP_DB_Transmit+0x350>
 80099f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f4:	881b      	ldrh	r3, [r3, #0]
 80099f6:	b29b      	uxth	r3, r3
 80099f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a00:	b29a      	uxth	r2, r3
 8009a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a04:	801a      	strh	r2, [r3, #0]
 8009a06:	e035      	b.n	8009a74 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8009a08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a0c:	085b      	lsrs	r3, r3, #1
 8009a0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a14:	f003 0301 	and.w	r3, r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d002      	beq.n	8009a22 <HAL_PCD_EP_DB_Transmit+0x36a>
 8009a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a1e:	3301      	adds	r3, #1
 8009a20:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a24:	881b      	ldrh	r3, [r3, #0]
 8009a26:	b29a      	uxth	r2, r3
 8009a28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	029b      	lsls	r3, r3, #10
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	4313      	orrs	r3, r2
 8009a32:	b29a      	uxth	r2, r3
 8009a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a36:	801a      	strh	r2, [r3, #0]
 8009a38:	e01c      	b.n	8009a74 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	785b      	ldrb	r3, [r3, #1]
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d118      	bne.n	8009a74 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	647b      	str	r3, [r7, #68]	; 0x44
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	461a      	mov	r2, r3
 8009a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a56:	4413      	add	r3, r2
 8009a58:	647b      	str	r3, [r7, #68]	; 0x44
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	011a      	lsls	r2, r3, #4
 8009a60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a62:	4413      	add	r3, r2
 8009a64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009a68:	643b      	str	r3, [r7, #64]	; 0x40
 8009a6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a72:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6818      	ldr	r0, [r3, #0]
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	6959      	ldr	r1, [r3, #20]
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	891a      	ldrh	r2, [r3, #8]
 8009a80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	f004 fb14 	bl	800e0b2 <USB_WritePMA>
 8009a8a:	e1e2      	b.n	8009e52 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	461a      	mov	r2, r3
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	00db      	lsls	r3, r3, #3
 8009a9e:	4413      	add	r3, r2
 8009aa0:	3306      	adds	r3, #6
 8009aa2:	005b      	lsls	r3, r3, #1
 8009aa4:	68fa      	ldr	r2, [r7, #12]
 8009aa6:	6812      	ldr	r2, [r2, #0]
 8009aa8:	4413      	add	r3, r2
 8009aaa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009aae:	881b      	ldrh	r3, [r3, #0]
 8009ab0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ab4:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	699a      	ldr	r2, [r3, #24]
 8009abc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d307      	bcc.n	8009ad4 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	699a      	ldr	r2, [r3, #24]
 8009ac8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009acc:	1ad2      	subs	r2, r2, r3
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	619a      	str	r2, [r3, #24]
 8009ad2:	e002      	b.n	8009ada <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	699b      	ldr	r3, [r3, #24]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	f040 80c0 	bne.w	8009c64 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	785b      	ldrb	r3, [r3, #1]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d126      	bne.n	8009b3a <HAL_PCD_EP_DB_Transmit+0x482>
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	461a      	mov	r2, r3
 8009afe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009b00:	4413      	add	r3, r2
 8009b02:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	781b      	ldrb	r3, [r3, #0]
 8009b08:	011a      	lsls	r2, r3, #4
 8009b0a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009b0c:	4413      	add	r3, r2
 8009b0e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009b12:	67bb      	str	r3, [r7, #120]	; 0x78
 8009b14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b16:	881b      	ldrh	r3, [r3, #0]
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b1e:	b29a      	uxth	r2, r3
 8009b20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b22:	801a      	strh	r2, [r3, #0]
 8009b24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b26:	881b      	ldrh	r3, [r3, #0]
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b32:	b29a      	uxth	r2, r3
 8009b34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b36:	801a      	strh	r2, [r3, #0]
 8009b38:	e01a      	b.n	8009b70 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	785b      	ldrb	r3, [r3, #1]
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	d116      	bne.n	8009b70 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	667b      	str	r3, [r7, #100]	; 0x64
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	461a      	mov	r2, r3
 8009b54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b56:	4413      	add	r3, r2
 8009b58:	667b      	str	r3, [r7, #100]	; 0x64
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	011a      	lsls	r2, r3, #4
 8009b60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b62:	4413      	add	r3, r2
 8009b64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009b68:	663b      	str	r3, [r7, #96]	; 0x60
 8009b6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	677b      	str	r3, [r7, #116]	; 0x74
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	785b      	ldrb	r3, [r3, #1]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d12b      	bne.n	8009bd6 <HAL_PCD_EP_DB_Transmit+0x51e>
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	461a      	mov	r2, r3
 8009b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b92:	4413      	add	r3, r2
 8009b94:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	781b      	ldrb	r3, [r3, #0]
 8009b9a:	011a      	lsls	r2, r3, #4
 8009b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b9e:	4413      	add	r3, r2
 8009ba0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009ba4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009ba8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bac:	881b      	ldrh	r3, [r3, #0]
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009bb4:	b29a      	uxth	r2, r3
 8009bb6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bba:	801a      	strh	r2, [r3, #0]
 8009bbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bc0:	881b      	ldrh	r3, [r3, #0]
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bcc:	b29a      	uxth	r2, r3
 8009bce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bd2:	801a      	strh	r2, [r3, #0]
 8009bd4:	e017      	b.n	8009c06 <HAL_PCD_EP_DB_Transmit+0x54e>
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	785b      	ldrb	r3, [r3, #1]
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d113      	bne.n	8009c06 <HAL_PCD_EP_DB_Transmit+0x54e>
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	461a      	mov	r2, r3
 8009bea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009bec:	4413      	add	r3, r2
 8009bee:	677b      	str	r3, [r7, #116]	; 0x74
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	011a      	lsls	r2, r3, #4
 8009bf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009bf8:	4413      	add	r3, r2
 8009bfa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009bfe:	673b      	str	r3, [r7, #112]	; 0x70
 8009c00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009c02:	2200      	movs	r2, #0
 8009c04:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	68f8      	ldr	r0, [r7, #12]
 8009c0e:	f006 f8ac 	bl	800fd6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009c12:	88fb      	ldrh	r3, [r7, #6]
 8009c14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	f040 811a 	bne.w	8009e52 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	4413      	add	r3, r2
 8009c2c:	881b      	ldrh	r3, [r3, #0]
 8009c2e:	b29b      	uxth	r3, r3
 8009c30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c38:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	461a      	mov	r2, r3
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	781b      	ldrb	r3, [r3, #0]
 8009c46:	009b      	lsls	r3, r3, #2
 8009c48:	441a      	add	r2, r3
 8009c4a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8009c4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009c5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c5e:	b29b      	uxth	r3, r3
 8009c60:	8013      	strh	r3, [r2, #0]
 8009c62:	e0f6      	b.n	8009e52 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009c64:	88fb      	ldrh	r3, [r7, #6]
 8009c66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d121      	bne.n	8009cb2 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	461a      	mov	r2, r3
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	781b      	ldrb	r3, [r3, #0]
 8009c78:	009b      	lsls	r3, r3, #2
 8009c7a:	4413      	add	r3, r2
 8009c7c:	881b      	ldrh	r3, [r3, #0]
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c88:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	461a      	mov	r2, r3
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	441a      	add	r2, r3
 8009c9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009c9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ca2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ca6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009caa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009cb8:	2b01      	cmp	r3, #1
 8009cba:	f040 80ca 	bne.w	8009e52 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	695a      	ldr	r2, [r3, #20]
 8009cc2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009cc6:	441a      	add	r2, r3
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	69da      	ldr	r2, [r3, #28]
 8009cd0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009cd4:	441a      	add	r2, r3
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	6a1a      	ldr	r2, [r3, #32]
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	691b      	ldr	r3, [r3, #16]
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d30b      	bcc.n	8009cfe <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	691b      	ldr	r3, [r3, #16]
 8009cea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	6a1a      	ldr	r2, [r3, #32]
 8009cf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009cf6:	1ad2      	subs	r2, r2, r3
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	621a      	str	r2, [r3, #32]
 8009cfc:	e017      	b.n	8009d2e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	6a1b      	ldr	r3, [r3, #32]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d108      	bne.n	8009d18 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8009d06:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009d0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009d16:	e00a      	b.n	8009d2e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	6a1b      	ldr	r3, [r3, #32]
 8009d1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	2200      	movs	r2, #0
 8009d24:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	657b      	str	r3, [r7, #84]	; 0x54
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	785b      	ldrb	r3, [r3, #1]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d165      	bne.n	8009e08 <HAL_PCD_EP_DB_Transmit+0x750>
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	461a      	mov	r2, r3
 8009d4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d50:	4413      	add	r3, r2
 8009d52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	781b      	ldrb	r3, [r3, #0]
 8009d58:	011a      	lsls	r2, r3, #4
 8009d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d5c:	4413      	add	r3, r2
 8009d5e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009d62:	65bb      	str	r3, [r7, #88]	; 0x58
 8009d64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009d66:	881b      	ldrh	r3, [r3, #0]
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d6e:	b29a      	uxth	r2, r3
 8009d70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009d72:	801a      	strh	r2, [r3, #0]
 8009d74:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d78:	2b3e      	cmp	r3, #62	; 0x3e
 8009d7a:	d91d      	bls.n	8009db8 <HAL_PCD_EP_DB_Transmit+0x700>
 8009d7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d80:	095b      	lsrs	r3, r3, #5
 8009d82:	66bb      	str	r3, [r7, #104]	; 0x68
 8009d84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d88:	f003 031f 	and.w	r3, r3, #31
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d102      	bne.n	8009d96 <HAL_PCD_EP_DB_Transmit+0x6de>
 8009d90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009d92:	3b01      	subs	r3, #1
 8009d94:	66bb      	str	r3, [r7, #104]	; 0x68
 8009d96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009d98:	881b      	ldrh	r3, [r3, #0]
 8009d9a:	b29a      	uxth	r2, r3
 8009d9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	029b      	lsls	r3, r3, #10
 8009da2:	b29b      	uxth	r3, r3
 8009da4:	4313      	orrs	r3, r2
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009dac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009db0:	b29a      	uxth	r2, r3
 8009db2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009db4:	801a      	strh	r2, [r3, #0]
 8009db6:	e041      	b.n	8009e3c <HAL_PCD_EP_DB_Transmit+0x784>
 8009db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d10a      	bne.n	8009dd6 <HAL_PCD_EP_DB_Transmit+0x71e>
 8009dc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009dc2:	881b      	ldrh	r3, [r3, #0]
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009dca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009dce:	b29a      	uxth	r2, r3
 8009dd0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009dd2:	801a      	strh	r2, [r3, #0]
 8009dd4:	e032      	b.n	8009e3c <HAL_PCD_EP_DB_Transmit+0x784>
 8009dd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009dda:	085b      	lsrs	r3, r3, #1
 8009ddc:	66bb      	str	r3, [r7, #104]	; 0x68
 8009dde:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009de2:	f003 0301 	and.w	r3, r3, #1
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d002      	beq.n	8009df0 <HAL_PCD_EP_DB_Transmit+0x738>
 8009dea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009dec:	3301      	adds	r3, #1
 8009dee:	66bb      	str	r3, [r7, #104]	; 0x68
 8009df0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009df2:	881b      	ldrh	r3, [r3, #0]
 8009df4:	b29a      	uxth	r2, r3
 8009df6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	029b      	lsls	r3, r3, #10
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	b29a      	uxth	r2, r3
 8009e02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009e04:	801a      	strh	r2, [r3, #0]
 8009e06:	e019      	b.n	8009e3c <HAL_PCD_EP_DB_Transmit+0x784>
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	785b      	ldrb	r3, [r3, #1]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d115      	bne.n	8009e3c <HAL_PCD_EP_DB_Transmit+0x784>
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e1e:	4413      	add	r3, r2
 8009e20:	657b      	str	r3, [r7, #84]	; 0x54
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	011a      	lsls	r2, r3, #4
 8009e28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009e30:	653b      	str	r3, [r7, #80]	; 0x50
 8009e32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009e36:	b29a      	uxth	r2, r3
 8009e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e3a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6818      	ldr	r0, [r3, #0]
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	6959      	ldr	r1, [r3, #20]
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	895a      	ldrh	r2, [r3, #10]
 8009e48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	f004 f930 	bl	800e0b2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	461a      	mov	r2, r3
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	4413      	add	r3, r2
 8009e60:	881b      	ldrh	r3, [r3, #0]
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e6c:	82bb      	strh	r3, [r7, #20]
 8009e6e:	8abb      	ldrh	r3, [r7, #20]
 8009e70:	f083 0310 	eor.w	r3, r3, #16
 8009e74:	82bb      	strh	r3, [r7, #20]
 8009e76:	8abb      	ldrh	r3, [r7, #20]
 8009e78:	f083 0320 	eor.w	r3, r3, #32
 8009e7c:	82bb      	strh	r3, [r7, #20]
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	461a      	mov	r2, r3
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	781b      	ldrb	r3, [r3, #0]
 8009e88:	009b      	lsls	r3, r3, #2
 8009e8a:	441a      	add	r2, r3
 8009e8c:	8abb      	ldrh	r3, [r7, #20]
 8009e8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009ea2:	2300      	movs	r3, #0
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3790      	adds	r7, #144	; 0x90
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b087      	sub	sp, #28
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	607b      	str	r3, [r7, #4]
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	817b      	strh	r3, [r7, #10]
 8009eba:	4613      	mov	r3, r2
 8009ebc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009ebe:	897b      	ldrh	r3, [r7, #10]
 8009ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d00b      	beq.n	8009ee2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009eca:	897b      	ldrh	r3, [r7, #10]
 8009ecc:	f003 0307 	and.w	r3, r3, #7
 8009ed0:	1c5a      	adds	r2, r3, #1
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	4413      	add	r3, r2
 8009ed8:	00db      	lsls	r3, r3, #3
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	4413      	add	r3, r2
 8009ede:	617b      	str	r3, [r7, #20]
 8009ee0:	e009      	b.n	8009ef6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009ee2:	897a      	ldrh	r2, [r7, #10]
 8009ee4:	4613      	mov	r3, r2
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	4413      	add	r3, r2
 8009eea:	00db      	lsls	r3, r3, #3
 8009eec:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009ef6:	893b      	ldrh	r3, [r7, #8]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d107      	bne.n	8009f0c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	2200      	movs	r2, #0
 8009f00:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	b29a      	uxth	r2, r3
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	80da      	strh	r2, [r3, #6]
 8009f0a:	e00b      	b.n	8009f24 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	0c1b      	lsrs	r3, r3, #16
 8009f1e:	b29a      	uxth	r2, r3
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009f24:	2300      	movs	r3, #0
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	371c      	adds	r7, #28
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bc80      	pop	{r7}
 8009f2e:	4770      	bx	lr

08009f30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b086      	sub	sp, #24
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d101      	bne.n	8009f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009f3e:	2301      	movs	r3, #1
 8009f40:	e272      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f003 0301 	and.w	r3, r3, #1
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	f000 8087 	beq.w	800a05e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009f50:	4b92      	ldr	r3, [pc, #584]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	f003 030c 	and.w	r3, r3, #12
 8009f58:	2b04      	cmp	r3, #4
 8009f5a:	d00c      	beq.n	8009f76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8009f5c:	4b8f      	ldr	r3, [pc, #572]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	f003 030c 	and.w	r3, r3, #12
 8009f64:	2b08      	cmp	r3, #8
 8009f66:	d112      	bne.n	8009f8e <HAL_RCC_OscConfig+0x5e>
 8009f68:	4b8c      	ldr	r3, [pc, #560]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f74:	d10b      	bne.n	8009f8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f76:	4b89      	ldr	r3, [pc, #548]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d06c      	beq.n	800a05c <HAL_RCC_OscConfig+0x12c>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d168      	bne.n	800a05c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e24c      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f96:	d106      	bne.n	8009fa6 <HAL_RCC_OscConfig+0x76>
 8009f98:	4b80      	ldr	r3, [pc, #512]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a7f      	ldr	r2, [pc, #508]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009f9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009fa2:	6013      	str	r3, [r2, #0]
 8009fa4:	e02e      	b.n	800a004 <HAL_RCC_OscConfig+0xd4>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d10c      	bne.n	8009fc8 <HAL_RCC_OscConfig+0x98>
 8009fae:	4b7b      	ldr	r3, [pc, #492]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a7a      	ldr	r2, [pc, #488]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009fb8:	6013      	str	r3, [r2, #0]
 8009fba:	4b78      	ldr	r3, [pc, #480]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a77      	ldr	r2, [pc, #476]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009fc4:	6013      	str	r3, [r2, #0]
 8009fc6:	e01d      	b.n	800a004 <HAL_RCC_OscConfig+0xd4>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009fd0:	d10c      	bne.n	8009fec <HAL_RCC_OscConfig+0xbc>
 8009fd2:	4b72      	ldr	r3, [pc, #456]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a71      	ldr	r2, [pc, #452]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009fdc:	6013      	str	r3, [r2, #0]
 8009fde:	4b6f      	ldr	r3, [pc, #444]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	4a6e      	ldr	r2, [pc, #440]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009fe8:	6013      	str	r3, [r2, #0]
 8009fea:	e00b      	b.n	800a004 <HAL_RCC_OscConfig+0xd4>
 8009fec:	4b6b      	ldr	r3, [pc, #428]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a6a      	ldr	r2, [pc, #424]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ff6:	6013      	str	r3, [r2, #0]
 8009ff8:	4b68      	ldr	r3, [pc, #416]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4a67      	ldr	r2, [pc, #412]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 8009ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a002:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d013      	beq.n	800a034 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a00c:	f7fa fa08 	bl	8004420 <HAL_GetTick>
 800a010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a012:	e008      	b.n	800a026 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a014:	f7fa fa04 	bl	8004420 <HAL_GetTick>
 800a018:	4602      	mov	r2, r0
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	1ad3      	subs	r3, r2, r3
 800a01e:	2b64      	cmp	r3, #100	; 0x64
 800a020:	d901      	bls.n	800a026 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a022:	2303      	movs	r3, #3
 800a024:	e200      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a026:	4b5d      	ldr	r3, [pc, #372]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d0f0      	beq.n	800a014 <HAL_RCC_OscConfig+0xe4>
 800a032:	e014      	b.n	800a05e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a034:	f7fa f9f4 	bl	8004420 <HAL_GetTick>
 800a038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a03a:	e008      	b.n	800a04e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a03c:	f7fa f9f0 	bl	8004420 <HAL_GetTick>
 800a040:	4602      	mov	r2, r0
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	1ad3      	subs	r3, r2, r3
 800a046:	2b64      	cmp	r3, #100	; 0x64
 800a048:	d901      	bls.n	800a04e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a04a:	2303      	movs	r3, #3
 800a04c:	e1ec      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a04e:	4b53      	ldr	r3, [pc, #332]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a056:	2b00      	cmp	r3, #0
 800a058:	d1f0      	bne.n	800a03c <HAL_RCC_OscConfig+0x10c>
 800a05a:	e000      	b.n	800a05e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a05c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f003 0302 	and.w	r3, r3, #2
 800a066:	2b00      	cmp	r3, #0
 800a068:	d063      	beq.n	800a132 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a06a:	4b4c      	ldr	r3, [pc, #304]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	f003 030c 	and.w	r3, r3, #12
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00b      	beq.n	800a08e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800a076:	4b49      	ldr	r3, [pc, #292]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	f003 030c 	and.w	r3, r3, #12
 800a07e:	2b08      	cmp	r3, #8
 800a080:	d11c      	bne.n	800a0bc <HAL_RCC_OscConfig+0x18c>
 800a082:	4b46      	ldr	r3, [pc, #280]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d116      	bne.n	800a0bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a08e:	4b43      	ldr	r3, [pc, #268]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f003 0302 	and.w	r3, r3, #2
 800a096:	2b00      	cmp	r3, #0
 800a098:	d005      	beq.n	800a0a6 <HAL_RCC_OscConfig+0x176>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	691b      	ldr	r3, [r3, #16]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d001      	beq.n	800a0a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e1c0      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0a6:	4b3d      	ldr	r3, [pc, #244]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	695b      	ldr	r3, [r3, #20]
 800a0b2:	00db      	lsls	r3, r3, #3
 800a0b4:	4939      	ldr	r1, [pc, #228]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a0ba:	e03a      	b.n	800a132 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	691b      	ldr	r3, [r3, #16]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d020      	beq.n	800a106 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a0c4:	4b36      	ldr	r3, [pc, #216]	; (800a1a0 <HAL_RCC_OscConfig+0x270>)
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0ca:	f7fa f9a9 	bl	8004420 <HAL_GetTick>
 800a0ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a0d0:	e008      	b.n	800a0e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a0d2:	f7fa f9a5 	bl	8004420 <HAL_GetTick>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	2b02      	cmp	r3, #2
 800a0de:	d901      	bls.n	800a0e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800a0e0:	2303      	movs	r3, #3
 800a0e2:	e1a1      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a0e4:	4b2d      	ldr	r3, [pc, #180]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f003 0302 	and.w	r3, r3, #2
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d0f0      	beq.n	800a0d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0f0:	4b2a      	ldr	r3, [pc, #168]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	695b      	ldr	r3, [r3, #20]
 800a0fc:	00db      	lsls	r3, r3, #3
 800a0fe:	4927      	ldr	r1, [pc, #156]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a100:	4313      	orrs	r3, r2
 800a102:	600b      	str	r3, [r1, #0]
 800a104:	e015      	b.n	800a132 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a106:	4b26      	ldr	r3, [pc, #152]	; (800a1a0 <HAL_RCC_OscConfig+0x270>)
 800a108:	2200      	movs	r2, #0
 800a10a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a10c:	f7fa f988 	bl	8004420 <HAL_GetTick>
 800a110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a112:	e008      	b.n	800a126 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a114:	f7fa f984 	bl	8004420 <HAL_GetTick>
 800a118:	4602      	mov	r2, r0
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	1ad3      	subs	r3, r2, r3
 800a11e:	2b02      	cmp	r3, #2
 800a120:	d901      	bls.n	800a126 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800a122:	2303      	movs	r3, #3
 800a124:	e180      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a126:	4b1d      	ldr	r3, [pc, #116]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f003 0302 	and.w	r3, r3, #2
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d1f0      	bne.n	800a114 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f003 0308 	and.w	r3, r3, #8
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d03a      	beq.n	800a1b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	699b      	ldr	r3, [r3, #24]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d019      	beq.n	800a17a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a146:	4b17      	ldr	r3, [pc, #92]	; (800a1a4 <HAL_RCC_OscConfig+0x274>)
 800a148:	2201      	movs	r2, #1
 800a14a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a14c:	f7fa f968 	bl	8004420 <HAL_GetTick>
 800a150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a152:	e008      	b.n	800a166 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a154:	f7fa f964 	bl	8004420 <HAL_GetTick>
 800a158:	4602      	mov	r2, r0
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	1ad3      	subs	r3, r2, r3
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d901      	bls.n	800a166 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e160      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a166:	4b0d      	ldr	r3, [pc, #52]	; (800a19c <HAL_RCC_OscConfig+0x26c>)
 800a168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a16a:	f003 0302 	and.w	r3, r3, #2
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d0f0      	beq.n	800a154 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800a172:	2001      	movs	r0, #1
 800a174:	f000 fad0 	bl	800a718 <RCC_Delay>
 800a178:	e01c      	b.n	800a1b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a17a:	4b0a      	ldr	r3, [pc, #40]	; (800a1a4 <HAL_RCC_OscConfig+0x274>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a180:	f7fa f94e 	bl	8004420 <HAL_GetTick>
 800a184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a186:	e00f      	b.n	800a1a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a188:	f7fa f94a 	bl	8004420 <HAL_GetTick>
 800a18c:	4602      	mov	r2, r0
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	1ad3      	subs	r3, r2, r3
 800a192:	2b02      	cmp	r3, #2
 800a194:	d908      	bls.n	800a1a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800a196:	2303      	movs	r3, #3
 800a198:	e146      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
 800a19a:	bf00      	nop
 800a19c:	40021000 	.word	0x40021000
 800a1a0:	42420000 	.word	0x42420000
 800a1a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1a8:	4b92      	ldr	r3, [pc, #584]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a1aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ac:	f003 0302 	and.w	r3, r3, #2
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d1e9      	bne.n	800a188 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f003 0304 	and.w	r3, r3, #4
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	f000 80a6 	beq.w	800a30e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a1c6:	4b8b      	ldr	r3, [pc, #556]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a1c8:	69db      	ldr	r3, [r3, #28]
 800a1ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d10d      	bne.n	800a1ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a1d2:	4b88      	ldr	r3, [pc, #544]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a1d4:	69db      	ldr	r3, [r3, #28]
 800a1d6:	4a87      	ldr	r2, [pc, #540]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a1d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1dc:	61d3      	str	r3, [r2, #28]
 800a1de:	4b85      	ldr	r3, [pc, #532]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a1e0:	69db      	ldr	r3, [r3, #28]
 800a1e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1e6:	60bb      	str	r3, [r7, #8]
 800a1e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a1ee:	4b82      	ldr	r3, [pc, #520]	; (800a3f8 <HAL_RCC_OscConfig+0x4c8>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d118      	bne.n	800a22c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a1fa:	4b7f      	ldr	r3, [pc, #508]	; (800a3f8 <HAL_RCC_OscConfig+0x4c8>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	4a7e      	ldr	r2, [pc, #504]	; (800a3f8 <HAL_RCC_OscConfig+0x4c8>)
 800a200:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a204:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a206:	f7fa f90b 	bl	8004420 <HAL_GetTick>
 800a20a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a20c:	e008      	b.n	800a220 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a20e:	f7fa f907 	bl	8004420 <HAL_GetTick>
 800a212:	4602      	mov	r2, r0
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	1ad3      	subs	r3, r2, r3
 800a218:	2b64      	cmp	r3, #100	; 0x64
 800a21a:	d901      	bls.n	800a220 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800a21c:	2303      	movs	r3, #3
 800a21e:	e103      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a220:	4b75      	ldr	r3, [pc, #468]	; (800a3f8 <HAL_RCC_OscConfig+0x4c8>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d0f0      	beq.n	800a20e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	68db      	ldr	r3, [r3, #12]
 800a230:	2b01      	cmp	r3, #1
 800a232:	d106      	bne.n	800a242 <HAL_RCC_OscConfig+0x312>
 800a234:	4b6f      	ldr	r3, [pc, #444]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a236:	6a1b      	ldr	r3, [r3, #32]
 800a238:	4a6e      	ldr	r2, [pc, #440]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a23a:	f043 0301 	orr.w	r3, r3, #1
 800a23e:	6213      	str	r3, [r2, #32]
 800a240:	e02d      	b.n	800a29e <HAL_RCC_OscConfig+0x36e>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d10c      	bne.n	800a264 <HAL_RCC_OscConfig+0x334>
 800a24a:	4b6a      	ldr	r3, [pc, #424]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a24c:	6a1b      	ldr	r3, [r3, #32]
 800a24e:	4a69      	ldr	r2, [pc, #420]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a250:	f023 0301 	bic.w	r3, r3, #1
 800a254:	6213      	str	r3, [r2, #32]
 800a256:	4b67      	ldr	r3, [pc, #412]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a258:	6a1b      	ldr	r3, [r3, #32]
 800a25a:	4a66      	ldr	r2, [pc, #408]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a25c:	f023 0304 	bic.w	r3, r3, #4
 800a260:	6213      	str	r3, [r2, #32]
 800a262:	e01c      	b.n	800a29e <HAL_RCC_OscConfig+0x36e>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	68db      	ldr	r3, [r3, #12]
 800a268:	2b05      	cmp	r3, #5
 800a26a:	d10c      	bne.n	800a286 <HAL_RCC_OscConfig+0x356>
 800a26c:	4b61      	ldr	r3, [pc, #388]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a26e:	6a1b      	ldr	r3, [r3, #32]
 800a270:	4a60      	ldr	r2, [pc, #384]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a272:	f043 0304 	orr.w	r3, r3, #4
 800a276:	6213      	str	r3, [r2, #32]
 800a278:	4b5e      	ldr	r3, [pc, #376]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a27a:	6a1b      	ldr	r3, [r3, #32]
 800a27c:	4a5d      	ldr	r2, [pc, #372]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a27e:	f043 0301 	orr.w	r3, r3, #1
 800a282:	6213      	str	r3, [r2, #32]
 800a284:	e00b      	b.n	800a29e <HAL_RCC_OscConfig+0x36e>
 800a286:	4b5b      	ldr	r3, [pc, #364]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a288:	6a1b      	ldr	r3, [r3, #32]
 800a28a:	4a5a      	ldr	r2, [pc, #360]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a28c:	f023 0301 	bic.w	r3, r3, #1
 800a290:	6213      	str	r3, [r2, #32]
 800a292:	4b58      	ldr	r3, [pc, #352]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a294:	6a1b      	ldr	r3, [r3, #32]
 800a296:	4a57      	ldr	r2, [pc, #348]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a298:	f023 0304 	bic.w	r3, r3, #4
 800a29c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d015      	beq.n	800a2d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a2a6:	f7fa f8bb 	bl	8004420 <HAL_GetTick>
 800a2aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2ac:	e00a      	b.n	800a2c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2ae:	f7fa f8b7 	bl	8004420 <HAL_GetTick>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d901      	bls.n	800a2c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	e0b1      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2c4:	4b4b      	ldr	r3, [pc, #300]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a2c6:	6a1b      	ldr	r3, [r3, #32]
 800a2c8:	f003 0302 	and.w	r3, r3, #2
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d0ee      	beq.n	800a2ae <HAL_RCC_OscConfig+0x37e>
 800a2d0:	e014      	b.n	800a2fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a2d2:	f7fa f8a5 	bl	8004420 <HAL_GetTick>
 800a2d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2d8:	e00a      	b.n	800a2f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2da:	f7fa f8a1 	bl	8004420 <HAL_GetTick>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	1ad3      	subs	r3, r2, r3
 800a2e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d901      	bls.n	800a2f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800a2ec:	2303      	movs	r3, #3
 800a2ee:	e09b      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2f0:	4b40      	ldr	r3, [pc, #256]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a2f2:	6a1b      	ldr	r3, [r3, #32]
 800a2f4:	f003 0302 	and.w	r3, r3, #2
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d1ee      	bne.n	800a2da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800a2fc:	7dfb      	ldrb	r3, [r7, #23]
 800a2fe:	2b01      	cmp	r3, #1
 800a300:	d105      	bne.n	800a30e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a302:	4b3c      	ldr	r3, [pc, #240]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a304:	69db      	ldr	r3, [r3, #28]
 800a306:	4a3b      	ldr	r2, [pc, #236]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a308:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a30c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	69db      	ldr	r3, [r3, #28]
 800a312:	2b00      	cmp	r3, #0
 800a314:	f000 8087 	beq.w	800a426 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a318:	4b36      	ldr	r3, [pc, #216]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	f003 030c 	and.w	r3, r3, #12
 800a320:	2b08      	cmp	r3, #8
 800a322:	d061      	beq.n	800a3e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	69db      	ldr	r3, [r3, #28]
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d146      	bne.n	800a3ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a32c:	4b33      	ldr	r3, [pc, #204]	; (800a3fc <HAL_RCC_OscConfig+0x4cc>)
 800a32e:	2200      	movs	r2, #0
 800a330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a332:	f7fa f875 	bl	8004420 <HAL_GetTick>
 800a336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a338:	e008      	b.n	800a34c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a33a:	f7fa f871 	bl	8004420 <HAL_GetTick>
 800a33e:	4602      	mov	r2, r0
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	1ad3      	subs	r3, r2, r3
 800a344:	2b02      	cmp	r3, #2
 800a346:	d901      	bls.n	800a34c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800a348:	2303      	movs	r3, #3
 800a34a:	e06d      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a34c:	4b29      	ldr	r3, [pc, #164]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a354:	2b00      	cmp	r3, #0
 800a356:	d1f0      	bne.n	800a33a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6a1b      	ldr	r3, [r3, #32]
 800a35c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a360:	d108      	bne.n	800a374 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800a362:	4b24      	ldr	r3, [pc, #144]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	4921      	ldr	r1, [pc, #132]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a370:	4313      	orrs	r3, r2
 800a372:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a374:	4b1f      	ldr	r3, [pc, #124]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6a19      	ldr	r1, [r3, #32]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a384:	430b      	orrs	r3, r1
 800a386:	491b      	ldr	r1, [pc, #108]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a388:	4313      	orrs	r3, r2
 800a38a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a38c:	4b1b      	ldr	r3, [pc, #108]	; (800a3fc <HAL_RCC_OscConfig+0x4cc>)
 800a38e:	2201      	movs	r2, #1
 800a390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a392:	f7fa f845 	bl	8004420 <HAL_GetTick>
 800a396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a398:	e008      	b.n	800a3ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a39a:	f7fa f841 	bl	8004420 <HAL_GetTick>
 800a39e:	4602      	mov	r2, r0
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	1ad3      	subs	r3, r2, r3
 800a3a4:	2b02      	cmp	r3, #2
 800a3a6:	d901      	bls.n	800a3ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800a3a8:	2303      	movs	r3, #3
 800a3aa:	e03d      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a3ac:	4b11      	ldr	r3, [pc, #68]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d0f0      	beq.n	800a39a <HAL_RCC_OscConfig+0x46a>
 800a3b8:	e035      	b.n	800a426 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3ba:	4b10      	ldr	r3, [pc, #64]	; (800a3fc <HAL_RCC_OscConfig+0x4cc>)
 800a3bc:	2200      	movs	r2, #0
 800a3be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3c0:	f7fa f82e 	bl	8004420 <HAL_GetTick>
 800a3c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a3c6:	e008      	b.n	800a3da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3c8:	f7fa f82a 	bl	8004420 <HAL_GetTick>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	1ad3      	subs	r3, r2, r3
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d901      	bls.n	800a3da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e026      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a3da:	4b06      	ldr	r3, [pc, #24]	; (800a3f4 <HAL_RCC_OscConfig+0x4c4>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1f0      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x498>
 800a3e6:	e01e      	b.n	800a426 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	69db      	ldr	r3, [r3, #28]
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d107      	bne.n	800a400 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e019      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
 800a3f4:	40021000 	.word	0x40021000
 800a3f8:	40007000 	.word	0x40007000
 800a3fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800a400:	4b0b      	ldr	r3, [pc, #44]	; (800a430 <HAL_RCC_OscConfig+0x500>)
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6a1b      	ldr	r3, [r3, #32]
 800a410:	429a      	cmp	r2, r3
 800a412:	d106      	bne.n	800a422 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a41e:	429a      	cmp	r2, r3
 800a420:	d001      	beq.n	800a426 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	e000      	b.n	800a428 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800a426:	2300      	movs	r3, #0
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3718      	adds	r7, #24
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	40021000 	.word	0x40021000

0800a434 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d101      	bne.n	800a448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a444:	2301      	movs	r3, #1
 800a446:	e0d0      	b.n	800a5ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a448:	4b6a      	ldr	r3, [pc, #424]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f003 0307 	and.w	r3, r3, #7
 800a450:	683a      	ldr	r2, [r7, #0]
 800a452:	429a      	cmp	r2, r3
 800a454:	d910      	bls.n	800a478 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a456:	4b67      	ldr	r3, [pc, #412]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	f023 0207 	bic.w	r2, r3, #7
 800a45e:	4965      	ldr	r1, [pc, #404]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	4313      	orrs	r3, r2
 800a464:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a466:	4b63      	ldr	r3, [pc, #396]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f003 0307 	and.w	r3, r3, #7
 800a46e:	683a      	ldr	r2, [r7, #0]
 800a470:	429a      	cmp	r2, r3
 800a472:	d001      	beq.n	800a478 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800a474:	2301      	movs	r3, #1
 800a476:	e0b8      	b.n	800a5ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f003 0302 	and.w	r3, r3, #2
 800a480:	2b00      	cmp	r3, #0
 800a482:	d020      	beq.n	800a4c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f003 0304 	and.w	r3, r3, #4
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d005      	beq.n	800a49c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a490:	4b59      	ldr	r3, [pc, #356]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	4a58      	ldr	r2, [pc, #352]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a496:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a49a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f003 0308 	and.w	r3, r3, #8
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d005      	beq.n	800a4b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a4a8:	4b53      	ldr	r3, [pc, #332]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	4a52      	ldr	r2, [pc, #328]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a4ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800a4b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a4b4:	4b50      	ldr	r3, [pc, #320]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	494d      	ldr	r1, [pc, #308]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f003 0301 	and.w	r3, r3, #1
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d040      	beq.n	800a554 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	685b      	ldr	r3, [r3, #4]
 800a4d6:	2b01      	cmp	r3, #1
 800a4d8:	d107      	bne.n	800a4ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a4da:	4b47      	ldr	r3, [pc, #284]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d115      	bne.n	800a512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e07f      	b.n	800a5ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	2b02      	cmp	r3, #2
 800a4f0:	d107      	bne.n	800a502 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a4f2:	4b41      	ldr	r3, [pc, #260]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d109      	bne.n	800a512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a4fe:	2301      	movs	r3, #1
 800a500:	e073      	b.n	800a5ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a502:	4b3d      	ldr	r3, [pc, #244]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f003 0302 	and.w	r3, r3, #2
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d101      	bne.n	800a512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a50e:	2301      	movs	r3, #1
 800a510:	e06b      	b.n	800a5ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a512:	4b39      	ldr	r3, [pc, #228]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a514:	685b      	ldr	r3, [r3, #4]
 800a516:	f023 0203 	bic.w	r2, r3, #3
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	4936      	ldr	r1, [pc, #216]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a520:	4313      	orrs	r3, r2
 800a522:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a524:	f7f9 ff7c 	bl	8004420 <HAL_GetTick>
 800a528:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a52a:	e00a      	b.n	800a542 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a52c:	f7f9 ff78 	bl	8004420 <HAL_GetTick>
 800a530:	4602      	mov	r2, r0
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	1ad3      	subs	r3, r2, r3
 800a536:	f241 3288 	movw	r2, #5000	; 0x1388
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d901      	bls.n	800a542 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a53e:	2303      	movs	r3, #3
 800a540:	e053      	b.n	800a5ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a542:	4b2d      	ldr	r3, [pc, #180]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	f003 020c 	and.w	r2, r3, #12
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	429a      	cmp	r2, r3
 800a552:	d1eb      	bne.n	800a52c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a554:	4b27      	ldr	r3, [pc, #156]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f003 0307 	and.w	r3, r3, #7
 800a55c:	683a      	ldr	r2, [r7, #0]
 800a55e:	429a      	cmp	r2, r3
 800a560:	d210      	bcs.n	800a584 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a562:	4b24      	ldr	r3, [pc, #144]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f023 0207 	bic.w	r2, r3, #7
 800a56a:	4922      	ldr	r1, [pc, #136]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	4313      	orrs	r3, r2
 800a570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a572:	4b20      	ldr	r3, [pc, #128]	; (800a5f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f003 0307 	and.w	r3, r3, #7
 800a57a:	683a      	ldr	r2, [r7, #0]
 800a57c:	429a      	cmp	r2, r3
 800a57e:	d001      	beq.n	800a584 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	e032      	b.n	800a5ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f003 0304 	and.w	r3, r3, #4
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d008      	beq.n	800a5a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a590:	4b19      	ldr	r3, [pc, #100]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	68db      	ldr	r3, [r3, #12]
 800a59c:	4916      	ldr	r1, [pc, #88]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f003 0308 	and.w	r3, r3, #8
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d009      	beq.n	800a5c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a5ae:	4b12      	ldr	r3, [pc, #72]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	691b      	ldr	r3, [r3, #16]
 800a5ba:	00db      	lsls	r3, r3, #3
 800a5bc:	490e      	ldr	r1, [pc, #56]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a5c2:	f000 f821 	bl	800a608 <HAL_RCC_GetSysClockFreq>
 800a5c6:	4602      	mov	r2, r0
 800a5c8:	4b0b      	ldr	r3, [pc, #44]	; (800a5f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	091b      	lsrs	r3, r3, #4
 800a5ce:	f003 030f 	and.w	r3, r3, #15
 800a5d2:	490a      	ldr	r1, [pc, #40]	; (800a5fc <HAL_RCC_ClockConfig+0x1c8>)
 800a5d4:	5ccb      	ldrb	r3, [r1, r3]
 800a5d6:	fa22 f303 	lsr.w	r3, r2, r3
 800a5da:	4a09      	ldr	r2, [pc, #36]	; (800a600 <HAL_RCC_ClockConfig+0x1cc>)
 800a5dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800a5de:	4b09      	ldr	r3, [pc, #36]	; (800a604 <HAL_RCC_ClockConfig+0x1d0>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f7f9 feda 	bl	800439c <HAL_InitTick>

  return HAL_OK;
 800a5e8:	2300      	movs	r3, #0
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	40022000 	.word	0x40022000
 800a5f8:	40021000 	.word	0x40021000
 800a5fc:	08013574 	.word	0x08013574
 800a600:	200002a0 	.word	0x200002a0
 800a604:	200002a4 	.word	0x200002a4

0800a608 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a608:	b480      	push	{r7}
 800a60a:	b087      	sub	sp, #28
 800a60c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800a60e:	2300      	movs	r3, #0
 800a610:	60fb      	str	r3, [r7, #12]
 800a612:	2300      	movs	r3, #0
 800a614:	60bb      	str	r3, [r7, #8]
 800a616:	2300      	movs	r3, #0
 800a618:	617b      	str	r3, [r7, #20]
 800a61a:	2300      	movs	r3, #0
 800a61c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800a61e:	2300      	movs	r3, #0
 800a620:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800a622:	4b1e      	ldr	r3, [pc, #120]	; (800a69c <HAL_RCC_GetSysClockFreq+0x94>)
 800a624:	685b      	ldr	r3, [r3, #4]
 800a626:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f003 030c 	and.w	r3, r3, #12
 800a62e:	2b04      	cmp	r3, #4
 800a630:	d002      	beq.n	800a638 <HAL_RCC_GetSysClockFreq+0x30>
 800a632:	2b08      	cmp	r3, #8
 800a634:	d003      	beq.n	800a63e <HAL_RCC_GetSysClockFreq+0x36>
 800a636:	e027      	b.n	800a688 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800a638:	4b19      	ldr	r3, [pc, #100]	; (800a6a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800a63a:	613b      	str	r3, [r7, #16]
      break;
 800a63c:	e027      	b.n	800a68e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	0c9b      	lsrs	r3, r3, #18
 800a642:	f003 030f 	and.w	r3, r3, #15
 800a646:	4a17      	ldr	r2, [pc, #92]	; (800a6a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800a648:	5cd3      	ldrb	r3, [r2, r3]
 800a64a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a652:	2b00      	cmp	r3, #0
 800a654:	d010      	beq.n	800a678 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a656:	4b11      	ldr	r3, [pc, #68]	; (800a69c <HAL_RCC_GetSysClockFreq+0x94>)
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	0c5b      	lsrs	r3, r3, #17
 800a65c:	f003 0301 	and.w	r3, r3, #1
 800a660:	4a11      	ldr	r2, [pc, #68]	; (800a6a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800a662:	5cd3      	ldrb	r3, [r2, r3]
 800a664:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	4a0d      	ldr	r2, [pc, #52]	; (800a6a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800a66a:	fb03 f202 	mul.w	r2, r3, r2
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	fbb2 f3f3 	udiv	r3, r2, r3
 800a674:	617b      	str	r3, [r7, #20]
 800a676:	e004      	b.n	800a682 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	4a0c      	ldr	r2, [pc, #48]	; (800a6ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800a67c:	fb02 f303 	mul.w	r3, r2, r3
 800a680:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	613b      	str	r3, [r7, #16]
      break;
 800a686:	e002      	b.n	800a68e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800a688:	4b09      	ldr	r3, [pc, #36]	; (800a6b0 <HAL_RCC_GetSysClockFreq+0xa8>)
 800a68a:	613b      	str	r3, [r7, #16]
      break;
 800a68c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a68e:	693b      	ldr	r3, [r7, #16]
}
 800a690:	4618      	mov	r0, r3
 800a692:	371c      	adds	r7, #28
 800a694:	46bd      	mov	sp, r7
 800a696:	bc80      	pop	{r7}
 800a698:	4770      	bx	lr
 800a69a:	bf00      	nop
 800a69c:	40021000 	.word	0x40021000
 800a6a0:	00b71b00 	.word	0x00b71b00
 800a6a4:	0801358c 	.word	0x0801358c
 800a6a8:	0801359c 	.word	0x0801359c
 800a6ac:	003d0900 	.word	0x003d0900
 800a6b0:	007a1200 	.word	0x007a1200

0800a6b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a6b8:	4b02      	ldr	r3, [pc, #8]	; (800a6c4 <HAL_RCC_GetHCLKFreq+0x10>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bc80      	pop	{r7}
 800a6c2:	4770      	bx	lr
 800a6c4:	200002a0 	.word	0x200002a0

0800a6c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a6cc:	f7ff fff2 	bl	800a6b4 <HAL_RCC_GetHCLKFreq>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	4b05      	ldr	r3, [pc, #20]	; (800a6e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	0a1b      	lsrs	r3, r3, #8
 800a6d8:	f003 0307 	and.w	r3, r3, #7
 800a6dc:	4903      	ldr	r1, [pc, #12]	; (800a6ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800a6de:	5ccb      	ldrb	r3, [r1, r3]
 800a6e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	40021000 	.word	0x40021000
 800a6ec:	08013584 	.word	0x08013584

0800a6f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a6f4:	f7ff ffde 	bl	800a6b4 <HAL_RCC_GetHCLKFreq>
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	4b05      	ldr	r3, [pc, #20]	; (800a710 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a6fc:	685b      	ldr	r3, [r3, #4]
 800a6fe:	0adb      	lsrs	r3, r3, #11
 800a700:	f003 0307 	and.w	r3, r3, #7
 800a704:	4903      	ldr	r1, [pc, #12]	; (800a714 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a706:	5ccb      	ldrb	r3, [r1, r3]
 800a708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	bd80      	pop	{r7, pc}
 800a710:	40021000 	.word	0x40021000
 800a714:	08013584 	.word	0x08013584

0800a718 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800a718:	b480      	push	{r7}
 800a71a:	b085      	sub	sp, #20
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800a720:	4b0a      	ldr	r3, [pc, #40]	; (800a74c <RCC_Delay+0x34>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4a0a      	ldr	r2, [pc, #40]	; (800a750 <RCC_Delay+0x38>)
 800a726:	fba2 2303 	umull	r2, r3, r2, r3
 800a72a:	0a5b      	lsrs	r3, r3, #9
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	fb02 f303 	mul.w	r3, r2, r3
 800a732:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800a734:	bf00      	nop
  }
  while (Delay --);
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	1e5a      	subs	r2, r3, #1
 800a73a:	60fa      	str	r2, [r7, #12]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1f9      	bne.n	800a734 <RCC_Delay+0x1c>
}
 800a740:	bf00      	nop
 800a742:	bf00      	nop
 800a744:	3714      	adds	r7, #20
 800a746:	46bd      	mov	sp, r7
 800a748:	bc80      	pop	{r7}
 800a74a:	4770      	bx	lr
 800a74c:	200002a0 	.word	0x200002a0
 800a750:	10624dd3 	.word	0x10624dd3

0800a754 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b086      	sub	sp, #24
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800a75c:	2300      	movs	r3, #0
 800a75e:	613b      	str	r3, [r7, #16]
 800a760:	2300      	movs	r3, #0
 800a762:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f003 0301 	and.w	r3, r3, #1
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d07d      	beq.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800a770:	2300      	movs	r3, #0
 800a772:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a774:	4b4f      	ldr	r3, [pc, #316]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a776:	69db      	ldr	r3, [r3, #28]
 800a778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d10d      	bne.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a780:	4b4c      	ldr	r3, [pc, #304]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a782:	69db      	ldr	r3, [r3, #28]
 800a784:	4a4b      	ldr	r2, [pc, #300]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a78a:	61d3      	str	r3, [r2, #28]
 800a78c:	4b49      	ldr	r3, [pc, #292]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a78e:	69db      	ldr	r3, [r3, #28]
 800a790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a794:	60bb      	str	r3, [r7, #8]
 800a796:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a798:	2301      	movs	r3, #1
 800a79a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a79c:	4b46      	ldr	r3, [pc, #280]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d118      	bne.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a7a8:	4b43      	ldr	r3, [pc, #268]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a42      	ldr	r2, [pc, #264]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a7ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a7b4:	f7f9 fe34 	bl	8004420 <HAL_GetTick>
 800a7b8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a7ba:	e008      	b.n	800a7ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7bc:	f7f9 fe30 	bl	8004420 <HAL_GetTick>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	1ad3      	subs	r3, r2, r3
 800a7c6:	2b64      	cmp	r3, #100	; 0x64
 800a7c8:	d901      	bls.n	800a7ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800a7ca:	2303      	movs	r3, #3
 800a7cc:	e06d      	b.n	800a8aa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a7ce:	4b3a      	ldr	r3, [pc, #232]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d0f0      	beq.n	800a7bc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a7da:	4b36      	ldr	r3, [pc, #216]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a7dc:	6a1b      	ldr	r3, [r3, #32]
 800a7de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7e2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d02e      	beq.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7f2:	68fa      	ldr	r2, [r7, #12]
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d027      	beq.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a7f8:	4b2e      	ldr	r3, [pc, #184]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a7fa:	6a1b      	ldr	r3, [r3, #32]
 800a7fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a800:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a802:	4b2e      	ldr	r3, [pc, #184]	; (800a8bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a804:	2201      	movs	r2, #1
 800a806:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a808:	4b2c      	ldr	r3, [pc, #176]	; (800a8bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a80a:	2200      	movs	r2, #0
 800a80c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800a80e:	4a29      	ldr	r2, [pc, #164]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f003 0301 	and.w	r3, r3, #1
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d014      	beq.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a81e:	f7f9 fdff 	bl	8004420 <HAL_GetTick>
 800a822:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a824:	e00a      	b.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a826:	f7f9 fdfb 	bl	8004420 <HAL_GetTick>
 800a82a:	4602      	mov	r2, r0
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	1ad3      	subs	r3, r2, r3
 800a830:	f241 3288 	movw	r2, #5000	; 0x1388
 800a834:	4293      	cmp	r3, r2
 800a836:	d901      	bls.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800a838:	2303      	movs	r3, #3
 800a83a:	e036      	b.n	800a8aa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a83c:	4b1d      	ldr	r3, [pc, #116]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a83e:	6a1b      	ldr	r3, [r3, #32]
 800a840:	f003 0302 	and.w	r3, r3, #2
 800a844:	2b00      	cmp	r3, #0
 800a846:	d0ee      	beq.n	800a826 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a848:	4b1a      	ldr	r3, [pc, #104]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a84a:	6a1b      	ldr	r3, [r3, #32]
 800a84c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	4917      	ldr	r1, [pc, #92]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a856:	4313      	orrs	r3, r2
 800a858:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800a85a:	7dfb      	ldrb	r3, [r7, #23]
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d105      	bne.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a860:	4b14      	ldr	r3, [pc, #80]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a862:	69db      	ldr	r3, [r3, #28]
 800a864:	4a13      	ldr	r2, [pc, #76]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a866:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a86a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f003 0302 	and.w	r3, r3, #2
 800a874:	2b00      	cmp	r3, #0
 800a876:	d008      	beq.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a878:	4b0e      	ldr	r3, [pc, #56]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	689b      	ldr	r3, [r3, #8]
 800a884:	490b      	ldr	r1, [pc, #44]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a886:	4313      	orrs	r3, r2
 800a888:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f003 0310 	and.w	r3, r3, #16
 800a892:	2b00      	cmp	r3, #0
 800a894:	d008      	beq.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a896:	4b07      	ldr	r3, [pc, #28]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	695b      	ldr	r3, [r3, #20]
 800a8a2:	4904      	ldr	r1, [pc, #16]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800a8a8:	2300      	movs	r3, #0
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3718      	adds	r7, #24
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}
 800a8b2:	bf00      	nop
 800a8b4:	40021000 	.word	0x40021000
 800a8b8:	40007000 	.word	0x40007000
 800a8bc:	42420440 	.word	0x42420440

0800a8c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d101      	bne.n	800a8d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	e041      	b.n	800a956 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d106      	bne.n	800a8ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f7f9 fb40 	bl	8003f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2202      	movs	r2, #2
 800a8f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	3304      	adds	r3, #4
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	4610      	mov	r0, r2
 800a900:	f000 faca 	bl	800ae98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2201      	movs	r2, #1
 800a908:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2201      	movs	r2, #1
 800a910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2201      	movs	r2, #1
 800a920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2201      	movs	r2, #1
 800a928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2201      	movs	r2, #1
 800a930:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2201      	movs	r2, #1
 800a938:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2201      	movs	r2, #1
 800a948:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2201      	movs	r2, #1
 800a950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3708      	adds	r7, #8
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}

0800a95e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a95e:	b580      	push	{r7, lr}
 800a960:	b082      	sub	sp, #8
 800a962:	af00      	add	r7, sp, #0
 800a964:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d101      	bne.n	800a970 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a96c:	2301      	movs	r3, #1
 800a96e:	e041      	b.n	800a9f4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a976:	b2db      	uxtb	r3, r3
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d106      	bne.n	800a98a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2200      	movs	r2, #0
 800a980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f000 f839 	bl	800a9fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2202      	movs	r2, #2
 800a98e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	3304      	adds	r3, #4
 800a99a:	4619      	mov	r1, r3
 800a99c:	4610      	mov	r0, r2
 800a99e:	f000 fa7b 	bl	800ae98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2201      	movs	r2, #1
 800a9a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2201      	movs	r2, #1
 800a9c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2201      	movs	r2, #1
 800a9d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2201      	movs	r2, #1
 800a9de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a9f2:	2300      	movs	r3, #0
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3708      	adds	r7, #8
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b083      	sub	sp, #12
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800aa04:	bf00      	nop
 800aa06:	370c      	adds	r7, #12
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bc80      	pop	{r7}
 800aa0c:	4770      	bx	lr
	...

0800aa10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b084      	sub	sp, #16
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
 800aa18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d109      	bne.n	800aa34 <HAL_TIM_PWM_Start+0x24>
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	bf14      	ite	ne
 800aa2c:	2301      	movne	r3, #1
 800aa2e:	2300      	moveq	r3, #0
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	e022      	b.n	800aa7a <HAL_TIM_PWM_Start+0x6a>
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	2b04      	cmp	r3, #4
 800aa38:	d109      	bne.n	800aa4e <HAL_TIM_PWM_Start+0x3e>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800aa40:	b2db      	uxtb	r3, r3
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	bf14      	ite	ne
 800aa46:	2301      	movne	r3, #1
 800aa48:	2300      	moveq	r3, #0
 800aa4a:	b2db      	uxtb	r3, r3
 800aa4c:	e015      	b.n	800aa7a <HAL_TIM_PWM_Start+0x6a>
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	2b08      	cmp	r3, #8
 800aa52:	d109      	bne.n	800aa68 <HAL_TIM_PWM_Start+0x58>
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	bf14      	ite	ne
 800aa60:	2301      	movne	r3, #1
 800aa62:	2300      	moveq	r3, #0
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	e008      	b.n	800aa7a <HAL_TIM_PWM_Start+0x6a>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa6e:	b2db      	uxtb	r3, r3
 800aa70:	2b01      	cmp	r3, #1
 800aa72:	bf14      	ite	ne
 800aa74:	2301      	movne	r3, #1
 800aa76:	2300      	moveq	r3, #0
 800aa78:	b2db      	uxtb	r3, r3
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d001      	beq.n	800aa82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	e072      	b.n	800ab68 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d104      	bne.n	800aa92 <HAL_TIM_PWM_Start+0x82>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2202      	movs	r2, #2
 800aa8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aa90:	e013      	b.n	800aaba <HAL_TIM_PWM_Start+0xaa>
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	2b04      	cmp	r3, #4
 800aa96:	d104      	bne.n	800aaa2 <HAL_TIM_PWM_Start+0x92>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2202      	movs	r2, #2
 800aa9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800aaa0:	e00b      	b.n	800aaba <HAL_TIM_PWM_Start+0xaa>
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	2b08      	cmp	r3, #8
 800aaa6:	d104      	bne.n	800aab2 <HAL_TIM_PWM_Start+0xa2>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2202      	movs	r2, #2
 800aaac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800aab0:	e003      	b.n	800aaba <HAL_TIM_PWM_Start+0xaa>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2202      	movs	r2, #2
 800aab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	2201      	movs	r2, #1
 800aac0:	6839      	ldr	r1, [r7, #0]
 800aac2:	4618      	mov	r0, r3
 800aac4:	f000 fca4 	bl	800b410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a28      	ldr	r2, [pc, #160]	; (800ab70 <HAL_TIM_PWM_Start+0x160>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d004      	beq.n	800aadc <HAL_TIM_PWM_Start+0xcc>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a27      	ldr	r2, [pc, #156]	; (800ab74 <HAL_TIM_PWM_Start+0x164>)
 800aad8:	4293      	cmp	r3, r2
 800aada:	d101      	bne.n	800aae0 <HAL_TIM_PWM_Start+0xd0>
 800aadc:	2301      	movs	r3, #1
 800aade:	e000      	b.n	800aae2 <HAL_TIM_PWM_Start+0xd2>
 800aae0:	2300      	movs	r3, #0
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d007      	beq.n	800aaf6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aaf4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4a1d      	ldr	r2, [pc, #116]	; (800ab70 <HAL_TIM_PWM_Start+0x160>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d018      	beq.n	800ab32 <HAL_TIM_PWM_Start+0x122>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a1b      	ldr	r2, [pc, #108]	; (800ab74 <HAL_TIM_PWM_Start+0x164>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d013      	beq.n	800ab32 <HAL_TIM_PWM_Start+0x122>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab12:	d00e      	beq.n	800ab32 <HAL_TIM_PWM_Start+0x122>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a17      	ldr	r2, [pc, #92]	; (800ab78 <HAL_TIM_PWM_Start+0x168>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d009      	beq.n	800ab32 <HAL_TIM_PWM_Start+0x122>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4a16      	ldr	r2, [pc, #88]	; (800ab7c <HAL_TIM_PWM_Start+0x16c>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d004      	beq.n	800ab32 <HAL_TIM_PWM_Start+0x122>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a14      	ldr	r2, [pc, #80]	; (800ab80 <HAL_TIM_PWM_Start+0x170>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d111      	bne.n	800ab56 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	f003 0307 	and.w	r3, r3, #7
 800ab3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2b06      	cmp	r3, #6
 800ab42:	d010      	beq.n	800ab66 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f042 0201 	orr.w	r2, r2, #1
 800ab52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab54:	e007      	b.n	800ab66 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	681a      	ldr	r2, [r3, #0]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f042 0201 	orr.w	r2, r2, #1
 800ab64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ab66:	2300      	movs	r3, #0
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3710      	adds	r7, #16
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}
 800ab70:	40012c00 	.word	0x40012c00
 800ab74:	40013400 	.word	0x40013400
 800ab78:	40000400 	.word	0x40000400
 800ab7c:	40000800 	.word	0x40000800
 800ab80:	40000c00 	.word	0x40000c00

0800ab84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b086      	sub	sp, #24
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	60f8      	str	r0, [r7, #12]
 800ab8c:	60b9      	str	r1, [r7, #8]
 800ab8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab90:	2300      	movs	r3, #0
 800ab92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	d101      	bne.n	800aba2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ab9e:	2302      	movs	r3, #2
 800aba0:	e0ae      	b.n	800ad00 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2201      	movs	r2, #1
 800aba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2b0c      	cmp	r3, #12
 800abae:	f200 809f 	bhi.w	800acf0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800abb2:	a201      	add	r2, pc, #4	; (adr r2, 800abb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800abb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb8:	0800abed 	.word	0x0800abed
 800abbc:	0800acf1 	.word	0x0800acf1
 800abc0:	0800acf1 	.word	0x0800acf1
 800abc4:	0800acf1 	.word	0x0800acf1
 800abc8:	0800ac2d 	.word	0x0800ac2d
 800abcc:	0800acf1 	.word	0x0800acf1
 800abd0:	0800acf1 	.word	0x0800acf1
 800abd4:	0800acf1 	.word	0x0800acf1
 800abd8:	0800ac6f 	.word	0x0800ac6f
 800abdc:	0800acf1 	.word	0x0800acf1
 800abe0:	0800acf1 	.word	0x0800acf1
 800abe4:	0800acf1 	.word	0x0800acf1
 800abe8:	0800acaf 	.word	0x0800acaf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	68b9      	ldr	r1, [r7, #8]
 800abf2:	4618      	mov	r0, r3
 800abf4:	f000 f9ca 	bl	800af8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	699a      	ldr	r2, [r3, #24]
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f042 0208 	orr.w	r2, r2, #8
 800ac06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	699a      	ldr	r2, [r3, #24]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f022 0204 	bic.w	r2, r2, #4
 800ac16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	6999      	ldr	r1, [r3, #24]
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	691a      	ldr	r2, [r3, #16]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	430a      	orrs	r2, r1
 800ac28:	619a      	str	r2, [r3, #24]
      break;
 800ac2a:	e064      	b.n	800acf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	68b9      	ldr	r1, [r7, #8]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f000 fa1a 	bl	800b06c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	699a      	ldr	r2, [r3, #24]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	699a      	ldr	r2, [r3, #24]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	6999      	ldr	r1, [r3, #24]
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	691b      	ldr	r3, [r3, #16]
 800ac62:	021a      	lsls	r2, r3, #8
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	430a      	orrs	r2, r1
 800ac6a:	619a      	str	r2, [r3, #24]
      break;
 800ac6c:	e043      	b.n	800acf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	68b9      	ldr	r1, [r7, #8]
 800ac74:	4618      	mov	r0, r3
 800ac76:	f000 fa6d 	bl	800b154 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	69da      	ldr	r2, [r3, #28]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f042 0208 	orr.w	r2, r2, #8
 800ac88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	69da      	ldr	r2, [r3, #28]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f022 0204 	bic.w	r2, r2, #4
 800ac98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	69d9      	ldr	r1, [r3, #28]
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	691a      	ldr	r2, [r3, #16]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	430a      	orrs	r2, r1
 800acaa:	61da      	str	r2, [r3, #28]
      break;
 800acac:	e023      	b.n	800acf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	68b9      	ldr	r1, [r7, #8]
 800acb4:	4618      	mov	r0, r3
 800acb6:	f000 fac1 	bl	800b23c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	69da      	ldr	r2, [r3, #28]
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800acc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	69da      	ldr	r2, [r3, #28]
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800acd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	69d9      	ldr	r1, [r3, #28]
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	691b      	ldr	r3, [r3, #16]
 800ace4:	021a      	lsls	r2, r3, #8
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	430a      	orrs	r2, r1
 800acec:	61da      	str	r2, [r3, #28]
      break;
 800acee:	e002      	b.n	800acf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	75fb      	strb	r3, [r7, #23]
      break;
 800acf4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800acfe:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3718      	adds	r7, #24
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad12:	2300      	movs	r3, #0
 800ad14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad1c:	2b01      	cmp	r3, #1
 800ad1e:	d101      	bne.n	800ad24 <HAL_TIM_ConfigClockSource+0x1c>
 800ad20:	2302      	movs	r3, #2
 800ad22:	e0b4      	b.n	800ae8e <HAL_TIM_ConfigClockSource+0x186>
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2201      	movs	r2, #1
 800ad28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2202      	movs	r2, #2
 800ad30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ad42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ad4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	68ba      	ldr	r2, [r7, #8]
 800ad52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad5c:	d03e      	beq.n	800addc <HAL_TIM_ConfigClockSource+0xd4>
 800ad5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad62:	f200 8087 	bhi.w	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ad66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad6a:	f000 8086 	beq.w	800ae7a <HAL_TIM_ConfigClockSource+0x172>
 800ad6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad72:	d87f      	bhi.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ad74:	2b70      	cmp	r3, #112	; 0x70
 800ad76:	d01a      	beq.n	800adae <HAL_TIM_ConfigClockSource+0xa6>
 800ad78:	2b70      	cmp	r3, #112	; 0x70
 800ad7a:	d87b      	bhi.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ad7c:	2b60      	cmp	r3, #96	; 0x60
 800ad7e:	d050      	beq.n	800ae22 <HAL_TIM_ConfigClockSource+0x11a>
 800ad80:	2b60      	cmp	r3, #96	; 0x60
 800ad82:	d877      	bhi.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ad84:	2b50      	cmp	r3, #80	; 0x50
 800ad86:	d03c      	beq.n	800ae02 <HAL_TIM_ConfigClockSource+0xfa>
 800ad88:	2b50      	cmp	r3, #80	; 0x50
 800ad8a:	d873      	bhi.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ad8c:	2b40      	cmp	r3, #64	; 0x40
 800ad8e:	d058      	beq.n	800ae42 <HAL_TIM_ConfigClockSource+0x13a>
 800ad90:	2b40      	cmp	r3, #64	; 0x40
 800ad92:	d86f      	bhi.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ad94:	2b30      	cmp	r3, #48	; 0x30
 800ad96:	d064      	beq.n	800ae62 <HAL_TIM_ConfigClockSource+0x15a>
 800ad98:	2b30      	cmp	r3, #48	; 0x30
 800ad9a:	d86b      	bhi.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ad9c:	2b20      	cmp	r3, #32
 800ad9e:	d060      	beq.n	800ae62 <HAL_TIM_ConfigClockSource+0x15a>
 800ada0:	2b20      	cmp	r3, #32
 800ada2:	d867      	bhi.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d05c      	beq.n	800ae62 <HAL_TIM_ConfigClockSource+0x15a>
 800ada8:	2b10      	cmp	r3, #16
 800adaa:	d05a      	beq.n	800ae62 <HAL_TIM_ConfigClockSource+0x15a>
 800adac:	e062      	b.n	800ae74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6818      	ldr	r0, [r3, #0]
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	6899      	ldr	r1, [r3, #8]
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	685a      	ldr	r2, [r3, #4]
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	68db      	ldr	r3, [r3, #12]
 800adbe:	f000 fb08 	bl	800b3d2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800add0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	609a      	str	r2, [r3, #8]
      break;
 800adda:	e04f      	b.n	800ae7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6818      	ldr	r0, [r3, #0]
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	6899      	ldr	r1, [r3, #8]
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	685a      	ldr	r2, [r3, #4]
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	68db      	ldr	r3, [r3, #12]
 800adec:	f000 faf1 	bl	800b3d2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	689a      	ldr	r2, [r3, #8]
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800adfe:	609a      	str	r2, [r3, #8]
      break;
 800ae00:	e03c      	b.n	800ae7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6818      	ldr	r0, [r3, #0]
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	6859      	ldr	r1, [r3, #4]
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	461a      	mov	r2, r3
 800ae10:	f000 fa68 	bl	800b2e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	2150      	movs	r1, #80	; 0x50
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f000 fabf 	bl	800b39e <TIM_ITRx_SetConfig>
      break;
 800ae20:	e02c      	b.n	800ae7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6818      	ldr	r0, [r3, #0]
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	6859      	ldr	r1, [r3, #4]
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	461a      	mov	r2, r3
 800ae30:	f000 fa86 	bl	800b340 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2160      	movs	r1, #96	; 0x60
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f000 faaf 	bl	800b39e <TIM_ITRx_SetConfig>
      break;
 800ae40:	e01c      	b.n	800ae7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6818      	ldr	r0, [r3, #0]
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	6859      	ldr	r1, [r3, #4]
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	68db      	ldr	r3, [r3, #12]
 800ae4e:	461a      	mov	r2, r3
 800ae50:	f000 fa48 	bl	800b2e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2140      	movs	r1, #64	; 0x40
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f000 fa9f 	bl	800b39e <TIM_ITRx_SetConfig>
      break;
 800ae60:	e00c      	b.n	800ae7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4619      	mov	r1, r3
 800ae6c:	4610      	mov	r0, r2
 800ae6e:	f000 fa96 	bl	800b39e <TIM_ITRx_SetConfig>
      break;
 800ae72:	e003      	b.n	800ae7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800ae74:	2301      	movs	r3, #1
 800ae76:	73fb      	strb	r3, [r7, #15]
      break;
 800ae78:	e000      	b.n	800ae7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ae7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2200      	movs	r2, #0
 800ae88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ae8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
	...

0800ae98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	4a33      	ldr	r2, [pc, #204]	; (800af78 <TIM_Base_SetConfig+0xe0>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d013      	beq.n	800aed8 <TIM_Base_SetConfig+0x40>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	4a32      	ldr	r2, [pc, #200]	; (800af7c <TIM_Base_SetConfig+0xe4>)
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d00f      	beq.n	800aed8 <TIM_Base_SetConfig+0x40>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aebe:	d00b      	beq.n	800aed8 <TIM_Base_SetConfig+0x40>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a2f      	ldr	r2, [pc, #188]	; (800af80 <TIM_Base_SetConfig+0xe8>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d007      	beq.n	800aed8 <TIM_Base_SetConfig+0x40>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a2e      	ldr	r2, [pc, #184]	; (800af84 <TIM_Base_SetConfig+0xec>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d003      	beq.n	800aed8 <TIM_Base_SetConfig+0x40>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a2d      	ldr	r2, [pc, #180]	; (800af88 <TIM_Base_SetConfig+0xf0>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d108      	bne.n	800aeea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	685b      	ldr	r3, [r3, #4]
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	4313      	orrs	r3, r2
 800aee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	4a22      	ldr	r2, [pc, #136]	; (800af78 <TIM_Base_SetConfig+0xe0>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d013      	beq.n	800af1a <TIM_Base_SetConfig+0x82>
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	4a21      	ldr	r2, [pc, #132]	; (800af7c <TIM_Base_SetConfig+0xe4>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d00f      	beq.n	800af1a <TIM_Base_SetConfig+0x82>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af00:	d00b      	beq.n	800af1a <TIM_Base_SetConfig+0x82>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	4a1e      	ldr	r2, [pc, #120]	; (800af80 <TIM_Base_SetConfig+0xe8>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d007      	beq.n	800af1a <TIM_Base_SetConfig+0x82>
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	4a1d      	ldr	r2, [pc, #116]	; (800af84 <TIM_Base_SetConfig+0xec>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d003      	beq.n	800af1a <TIM_Base_SetConfig+0x82>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	4a1c      	ldr	r2, [pc, #112]	; (800af88 <TIM_Base_SetConfig+0xf0>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d108      	bne.n	800af2c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	68db      	ldr	r3, [r3, #12]
 800af26:	68fa      	ldr	r2, [r7, #12]
 800af28:	4313      	orrs	r3, r2
 800af2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	695b      	ldr	r3, [r3, #20]
 800af36:	4313      	orrs	r3, r2
 800af38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	68fa      	ldr	r2, [r7, #12]
 800af3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	689a      	ldr	r2, [r3, #8]
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	681a      	ldr	r2, [r3, #0]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	4a09      	ldr	r2, [pc, #36]	; (800af78 <TIM_Base_SetConfig+0xe0>)
 800af54:	4293      	cmp	r3, r2
 800af56:	d003      	beq.n	800af60 <TIM_Base_SetConfig+0xc8>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	4a08      	ldr	r2, [pc, #32]	; (800af7c <TIM_Base_SetConfig+0xe4>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d103      	bne.n	800af68 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	691a      	ldr	r2, [r3, #16]
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2201      	movs	r2, #1
 800af6c:	615a      	str	r2, [r3, #20]
}
 800af6e:	bf00      	nop
 800af70:	3714      	adds	r7, #20
 800af72:	46bd      	mov	sp, r7
 800af74:	bc80      	pop	{r7}
 800af76:	4770      	bx	lr
 800af78:	40012c00 	.word	0x40012c00
 800af7c:	40013400 	.word	0x40013400
 800af80:	40000400 	.word	0x40000400
 800af84:	40000800 	.word	0x40000800
 800af88:	40000c00 	.word	0x40000c00

0800af8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b087      	sub	sp, #28
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6a1b      	ldr	r3, [r3, #32]
 800af9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6a1b      	ldr	r3, [r3, #32]
 800afa0:	f023 0201 	bic.w	r2, r3, #1
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	699b      	ldr	r3, [r3, #24]
 800afb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	f023 0303 	bic.w	r3, r3, #3
 800afc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	68fa      	ldr	r2, [r7, #12]
 800afca:	4313      	orrs	r3, r2
 800afcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	f023 0302 	bic.w	r3, r3, #2
 800afd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	689b      	ldr	r3, [r3, #8]
 800afda:	697a      	ldr	r2, [r7, #20]
 800afdc:	4313      	orrs	r3, r2
 800afde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	4a20      	ldr	r2, [pc, #128]	; (800b064 <TIM_OC1_SetConfig+0xd8>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d003      	beq.n	800aff0 <TIM_OC1_SetConfig+0x64>
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	4a1f      	ldr	r2, [pc, #124]	; (800b068 <TIM_OC1_SetConfig+0xdc>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d10c      	bne.n	800b00a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	f023 0308 	bic.w	r3, r3, #8
 800aff6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	697a      	ldr	r2, [r7, #20]
 800affe:	4313      	orrs	r3, r2
 800b000:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	f023 0304 	bic.w	r3, r3, #4
 800b008:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	4a15      	ldr	r2, [pc, #84]	; (800b064 <TIM_OC1_SetConfig+0xd8>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d003      	beq.n	800b01a <TIM_OC1_SetConfig+0x8e>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	4a14      	ldr	r2, [pc, #80]	; (800b068 <TIM_OC1_SetConfig+0xdc>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d111      	bne.n	800b03e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b020:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b028:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	695b      	ldr	r3, [r3, #20]
 800b02e:	693a      	ldr	r2, [r7, #16]
 800b030:	4313      	orrs	r3, r2
 800b032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	699b      	ldr	r3, [r3, #24]
 800b038:	693a      	ldr	r2, [r7, #16]
 800b03a:	4313      	orrs	r3, r2
 800b03c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	693a      	ldr	r2, [r7, #16]
 800b042:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	68fa      	ldr	r2, [r7, #12]
 800b048:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	697a      	ldr	r2, [r7, #20]
 800b056:	621a      	str	r2, [r3, #32]
}
 800b058:	bf00      	nop
 800b05a:	371c      	adds	r7, #28
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bc80      	pop	{r7}
 800b060:	4770      	bx	lr
 800b062:	bf00      	nop
 800b064:	40012c00 	.word	0x40012c00
 800b068:	40013400 	.word	0x40013400

0800b06c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b087      	sub	sp, #28
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a1b      	ldr	r3, [r3, #32]
 800b07a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6a1b      	ldr	r3, [r3, #32]
 800b080:	f023 0210 	bic.w	r2, r3, #16
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	699b      	ldr	r3, [r3, #24]
 800b092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b09a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	021b      	lsls	r3, r3, #8
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	f023 0320 	bic.w	r3, r3, #32
 800b0b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	011b      	lsls	r3, r3, #4
 800b0be:	697a      	ldr	r2, [r7, #20]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	4a21      	ldr	r2, [pc, #132]	; (800b14c <TIM_OC2_SetConfig+0xe0>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d003      	beq.n	800b0d4 <TIM_OC2_SetConfig+0x68>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a20      	ldr	r2, [pc, #128]	; (800b150 <TIM_OC2_SetConfig+0xe4>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d10d      	bne.n	800b0f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b0da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	68db      	ldr	r3, [r3, #12]
 800b0e0:	011b      	lsls	r3, r3, #4
 800b0e2:	697a      	ldr	r2, [r7, #20]
 800b0e4:	4313      	orrs	r3, r2
 800b0e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	4a16      	ldr	r2, [pc, #88]	; (800b14c <TIM_OC2_SetConfig+0xe0>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d003      	beq.n	800b100 <TIM_OC2_SetConfig+0x94>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	4a15      	ldr	r2, [pc, #84]	; (800b150 <TIM_OC2_SetConfig+0xe4>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d113      	bne.n	800b128 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b106:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b10e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	695b      	ldr	r3, [r3, #20]
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	693a      	ldr	r2, [r7, #16]
 800b118:	4313      	orrs	r3, r2
 800b11a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	699b      	ldr	r3, [r3, #24]
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	693a      	ldr	r2, [r7, #16]
 800b124:	4313      	orrs	r3, r2
 800b126:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	693a      	ldr	r2, [r7, #16]
 800b12c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	685a      	ldr	r2, [r3, #4]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	697a      	ldr	r2, [r7, #20]
 800b140:	621a      	str	r2, [r3, #32]
}
 800b142:	bf00      	nop
 800b144:	371c      	adds	r7, #28
 800b146:	46bd      	mov	sp, r7
 800b148:	bc80      	pop	{r7}
 800b14a:	4770      	bx	lr
 800b14c:	40012c00 	.word	0x40012c00
 800b150:	40013400 	.word	0x40013400

0800b154 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b154:	b480      	push	{r7}
 800b156:	b087      	sub	sp, #28
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6a1b      	ldr	r3, [r3, #32]
 800b162:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6a1b      	ldr	r3, [r3, #32]
 800b168:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	685b      	ldr	r3, [r3, #4]
 800b174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	69db      	ldr	r3, [r3, #28]
 800b17a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f023 0303 	bic.w	r3, r3, #3
 800b18a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	68fa      	ldr	r2, [r7, #12]
 800b192:	4313      	orrs	r3, r2
 800b194:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b19c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	689b      	ldr	r3, [r3, #8]
 800b1a2:	021b      	lsls	r3, r3, #8
 800b1a4:	697a      	ldr	r2, [r7, #20]
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	4a21      	ldr	r2, [pc, #132]	; (800b234 <TIM_OC3_SetConfig+0xe0>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d003      	beq.n	800b1ba <TIM_OC3_SetConfig+0x66>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a20      	ldr	r2, [pc, #128]	; (800b238 <TIM_OC3_SetConfig+0xe4>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d10d      	bne.n	800b1d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b1c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	68db      	ldr	r3, [r3, #12]
 800b1c6:	021b      	lsls	r3, r3, #8
 800b1c8:	697a      	ldr	r2, [r7, #20]
 800b1ca:	4313      	orrs	r3, r2
 800b1cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b1d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4a16      	ldr	r2, [pc, #88]	; (800b234 <TIM_OC3_SetConfig+0xe0>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d003      	beq.n	800b1e6 <TIM_OC3_SetConfig+0x92>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	4a15      	ldr	r2, [pc, #84]	; (800b238 <TIM_OC3_SetConfig+0xe4>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d113      	bne.n	800b20e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b1f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	695b      	ldr	r3, [r3, #20]
 800b1fa:	011b      	lsls	r3, r3, #4
 800b1fc:	693a      	ldr	r2, [r7, #16]
 800b1fe:	4313      	orrs	r3, r2
 800b200:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	699b      	ldr	r3, [r3, #24]
 800b206:	011b      	lsls	r3, r3, #4
 800b208:	693a      	ldr	r2, [r7, #16]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	693a      	ldr	r2, [r7, #16]
 800b212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	68fa      	ldr	r2, [r7, #12]
 800b218:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	697a      	ldr	r2, [r7, #20]
 800b226:	621a      	str	r2, [r3, #32]
}
 800b228:	bf00      	nop
 800b22a:	371c      	adds	r7, #28
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bc80      	pop	{r7}
 800b230:	4770      	bx	lr
 800b232:	bf00      	nop
 800b234:	40012c00 	.word	0x40012c00
 800b238:	40013400 	.word	0x40013400

0800b23c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b087      	sub	sp, #28
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6a1b      	ldr	r3, [r3, #32]
 800b24a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6a1b      	ldr	r3, [r3, #32]
 800b250:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	685b      	ldr	r3, [r3, #4]
 800b25c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	69db      	ldr	r3, [r3, #28]
 800b262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b26a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	021b      	lsls	r3, r3, #8
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	4313      	orrs	r3, r2
 800b27e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	689b      	ldr	r3, [r3, #8]
 800b28c:	031b      	lsls	r3, r3, #12
 800b28e:	693a      	ldr	r2, [r7, #16]
 800b290:	4313      	orrs	r3, r2
 800b292:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	4a11      	ldr	r2, [pc, #68]	; (800b2dc <TIM_OC4_SetConfig+0xa0>)
 800b298:	4293      	cmp	r3, r2
 800b29a:	d003      	beq.n	800b2a4 <TIM_OC4_SetConfig+0x68>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	4a10      	ldr	r2, [pc, #64]	; (800b2e0 <TIM_OC4_SetConfig+0xa4>)
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d109      	bne.n	800b2b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b2aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	695b      	ldr	r3, [r3, #20]
 800b2b0:	019b      	lsls	r3, r3, #6
 800b2b2:	697a      	ldr	r2, [r7, #20]
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	697a      	ldr	r2, [r7, #20]
 800b2bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	68fa      	ldr	r2, [r7, #12]
 800b2c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	685a      	ldr	r2, [r3, #4]
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	693a      	ldr	r2, [r7, #16]
 800b2d0:	621a      	str	r2, [r3, #32]
}
 800b2d2:	bf00      	nop
 800b2d4:	371c      	adds	r7, #28
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bc80      	pop	{r7}
 800b2da:	4770      	bx	lr
 800b2dc:	40012c00 	.word	0x40012c00
 800b2e0:	40013400 	.word	0x40013400

0800b2e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b087      	sub	sp, #28
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	60f8      	str	r0, [r7, #12]
 800b2ec:	60b9      	str	r1, [r7, #8]
 800b2ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	6a1b      	ldr	r3, [r3, #32]
 800b2f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	6a1b      	ldr	r3, [r3, #32]
 800b2fa:	f023 0201 	bic.w	r2, r3, #1
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	699b      	ldr	r3, [r3, #24]
 800b306:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b30e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	011b      	lsls	r3, r3, #4
 800b314:	693a      	ldr	r2, [r7, #16]
 800b316:	4313      	orrs	r3, r2
 800b318:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	f023 030a 	bic.w	r3, r3, #10
 800b320:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b322:	697a      	ldr	r2, [r7, #20]
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	4313      	orrs	r3, r2
 800b328:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	693a      	ldr	r2, [r7, #16]
 800b32e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	697a      	ldr	r2, [r7, #20]
 800b334:	621a      	str	r2, [r3, #32]
}
 800b336:	bf00      	nop
 800b338:	371c      	adds	r7, #28
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bc80      	pop	{r7}
 800b33e:	4770      	bx	lr

0800b340 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b340:	b480      	push	{r7}
 800b342:	b087      	sub	sp, #28
 800b344:	af00      	add	r7, sp, #0
 800b346:	60f8      	str	r0, [r7, #12]
 800b348:	60b9      	str	r1, [r7, #8]
 800b34a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	6a1b      	ldr	r3, [r3, #32]
 800b350:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	6a1b      	ldr	r3, [r3, #32]
 800b356:	f023 0210 	bic.w	r2, r3, #16
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	699b      	ldr	r3, [r3, #24]
 800b362:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b36a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	031b      	lsls	r3, r3, #12
 800b370:	693a      	ldr	r2, [r7, #16]
 800b372:	4313      	orrs	r3, r2
 800b374:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b37c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	011b      	lsls	r3, r3, #4
 800b382:	697a      	ldr	r2, [r7, #20]
 800b384:	4313      	orrs	r3, r2
 800b386:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	693a      	ldr	r2, [r7, #16]
 800b38c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	697a      	ldr	r2, [r7, #20]
 800b392:	621a      	str	r2, [r3, #32]
}
 800b394:	bf00      	nop
 800b396:	371c      	adds	r7, #28
 800b398:	46bd      	mov	sp, r7
 800b39a:	bc80      	pop	{r7}
 800b39c:	4770      	bx	lr

0800b39e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b39e:	b480      	push	{r7}
 800b3a0:	b085      	sub	sp, #20
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
 800b3a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b3b6:	683a      	ldr	r2, [r7, #0]
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	f043 0307 	orr.w	r3, r3, #7
 800b3c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	68fa      	ldr	r2, [r7, #12]
 800b3c6:	609a      	str	r2, [r3, #8]
}
 800b3c8:	bf00      	nop
 800b3ca:	3714      	adds	r7, #20
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bc80      	pop	{r7}
 800b3d0:	4770      	bx	lr

0800b3d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b3d2:	b480      	push	{r7}
 800b3d4:	b087      	sub	sp, #28
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	60f8      	str	r0, [r7, #12]
 800b3da:	60b9      	str	r1, [r7, #8]
 800b3dc:	607a      	str	r2, [r7, #4]
 800b3de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	689b      	ldr	r3, [r3, #8]
 800b3e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b3ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	021a      	lsls	r2, r3, #8
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	431a      	orrs	r2, r3
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	697a      	ldr	r2, [r7, #20]
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	697a      	ldr	r2, [r7, #20]
 800b404:	609a      	str	r2, [r3, #8]
}
 800b406:	bf00      	nop
 800b408:	371c      	adds	r7, #28
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bc80      	pop	{r7}
 800b40e:	4770      	bx	lr

0800b410 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b410:	b480      	push	{r7}
 800b412:	b087      	sub	sp, #28
 800b414:	af00      	add	r7, sp, #0
 800b416:	60f8      	str	r0, [r7, #12]
 800b418:	60b9      	str	r1, [r7, #8]
 800b41a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	f003 031f 	and.w	r3, r3, #31
 800b422:	2201      	movs	r2, #1
 800b424:	fa02 f303 	lsl.w	r3, r2, r3
 800b428:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6a1a      	ldr	r2, [r3, #32]
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	43db      	mvns	r3, r3
 800b432:	401a      	ands	r2, r3
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	6a1a      	ldr	r2, [r3, #32]
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	f003 031f 	and.w	r3, r3, #31
 800b442:	6879      	ldr	r1, [r7, #4]
 800b444:	fa01 f303 	lsl.w	r3, r1, r3
 800b448:	431a      	orrs	r2, r3
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	621a      	str	r2, [r3, #32]
}
 800b44e:	bf00      	nop
 800b450:	371c      	adds	r7, #28
 800b452:	46bd      	mov	sp, r7
 800b454:	bc80      	pop	{r7}
 800b456:	4770      	bx	lr

0800b458 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b458:	b480      	push	{r7}
 800b45a:	b085      	sub	sp, #20
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d101      	bne.n	800b470 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b46c:	2302      	movs	r3, #2
 800b46e:	e050      	b.n	800b512 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2201      	movs	r2, #1
 800b474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2202      	movs	r2, #2
 800b47c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b496:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	68fa      	ldr	r2, [r7, #12]
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	68fa      	ldr	r2, [r7, #12]
 800b4a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	4a1b      	ldr	r2, [pc, #108]	; (800b51c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800b4b0:	4293      	cmp	r3, r2
 800b4b2:	d018      	beq.n	800b4e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	4a19      	ldr	r2, [pc, #100]	; (800b520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d013      	beq.n	800b4e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4c6:	d00e      	beq.n	800b4e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a15      	ldr	r2, [pc, #84]	; (800b524 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d009      	beq.n	800b4e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a14      	ldr	r2, [pc, #80]	; (800b528 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d004      	beq.n	800b4e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4a12      	ldr	r2, [pc, #72]	; (800b52c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d10c      	bne.n	800b500 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b4ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	68ba      	ldr	r2, [r7, #8]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	68ba      	ldr	r2, [r7, #8]
 800b4fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2201      	movs	r2, #1
 800b504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2200      	movs	r2, #0
 800b50c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3714      	adds	r7, #20
 800b516:	46bd      	mov	sp, r7
 800b518:	bc80      	pop	{r7}
 800b51a:	4770      	bx	lr
 800b51c:	40012c00 	.word	0x40012c00
 800b520:	40013400 	.word	0x40013400
 800b524:	40000400 	.word	0x40000400
 800b528:	40000800 	.word	0x40000800
 800b52c:	40000c00 	.word	0x40000c00

0800b530 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b082      	sub	sp, #8
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d101      	bne.n	800b542 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b53e:	2301      	movs	r3, #1
 800b540:	e042      	b.n	800b5c8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d106      	bne.n	800b55c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2200      	movs	r2, #0
 800b552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f7f8 fe30 	bl	80041bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2224      	movs	r2, #36	; 0x24
 800b560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	68da      	ldr	r2, [r3, #12]
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b572:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f000 fa07 	bl	800b988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	691a      	ldr	r2, [r3, #16]
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b588:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	695a      	ldr	r2, [r3, #20]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b598:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	68da      	ldr	r2, [r3, #12]
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b5a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2220      	movs	r2, #32
 800b5b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2220      	movs	r2, #32
 800b5bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b5c6:	2300      	movs	r3, #0
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3708      	adds	r7, #8
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}

0800b5d0 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d101      	bne.n	800b5e2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800b5de:	2301      	movs	r3, #1
 800b5e0:	e04a      	b.n	800b678 <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b5e8:	b2db      	uxtb	r3, r3
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d106      	bne.n	800b5fc <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f7f8 fde0 	bl	80041bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2224      	movs	r2, #36	; 0x24
 800b600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	68da      	ldr	r2, [r3, #12]
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b612:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f000 f9b7 	bl	800b988 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	691a      	ldr	r2, [r3, #16]
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b628:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	695a      	ldr	r2, [r3, #20]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800b638:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	695a      	ldr	r2, [r3, #20]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f042 0208 	orr.w	r2, r2, #8
 800b648:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	68da      	ldr	r2, [r3, #12]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b658:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2200      	movs	r2, #0
 800b65e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2220      	movs	r2, #32
 800b664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2220      	movs	r2, #32
 800b66c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2200      	movs	r2, #0
 800b674:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b676:	2300      	movs	r3, #0
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3708      	adds	r7, #8
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b08a      	sub	sp, #40	; 0x28
 800b684:	af02      	add	r7, sp, #8
 800b686:	60f8      	str	r0, [r7, #12]
 800b688:	60b9      	str	r1, [r7, #8]
 800b68a:	603b      	str	r3, [r7, #0]
 800b68c:	4613      	mov	r3, r2
 800b68e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b690:	2300      	movs	r3, #0
 800b692:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b69a:	b2db      	uxtb	r3, r3
 800b69c:	2b20      	cmp	r3, #32
 800b69e:	d16d      	bne.n	800b77c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d002      	beq.n	800b6ac <HAL_UART_Transmit+0x2c>
 800b6a6:	88fb      	ldrh	r3, [r7, #6]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d101      	bne.n	800b6b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e066      	b.n	800b77e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2221      	movs	r2, #33	; 0x21
 800b6ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b6be:	f7f8 feaf 	bl	8004420 <HAL_GetTick>
 800b6c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	88fa      	ldrh	r2, [r7, #6]
 800b6c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	88fa      	ldrh	r2, [r7, #6]
 800b6ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6d8:	d108      	bne.n	800b6ec <HAL_UART_Transmit+0x6c>
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	691b      	ldr	r3, [r3, #16]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d104      	bne.n	800b6ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	61bb      	str	r3, [r7, #24]
 800b6ea:	e003      	b.n	800b6f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b6f4:	e02a      	b.n	800b74c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	9300      	str	r3, [sp, #0]
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	2180      	movs	r1, #128	; 0x80
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	f000 f8d2 	bl	800b8aa <UART_WaitOnFlagUntilTimeout>
 800b706:	4603      	mov	r3, r0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d001      	beq.n	800b710 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800b70c:	2303      	movs	r3, #3
 800b70e:	e036      	b.n	800b77e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d10b      	bne.n	800b72e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b716:	69bb      	ldr	r3, [r7, #24]
 800b718:	881b      	ldrh	r3, [r3, #0]
 800b71a:	461a      	mov	r2, r3
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b724:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	3302      	adds	r3, #2
 800b72a:	61bb      	str	r3, [r7, #24]
 800b72c:	e007      	b.n	800b73e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b72e:	69fb      	ldr	r3, [r7, #28]
 800b730:	781a      	ldrb	r2, [r3, #0]
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b738:	69fb      	ldr	r3, [r7, #28]
 800b73a:	3301      	adds	r3, #1
 800b73c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b742:	b29b      	uxth	r3, r3
 800b744:	3b01      	subs	r3, #1
 800b746:	b29a      	uxth	r2, r3
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b750:	b29b      	uxth	r3, r3
 800b752:	2b00      	cmp	r3, #0
 800b754:	d1cf      	bne.n	800b6f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	9300      	str	r3, [sp, #0]
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	2200      	movs	r2, #0
 800b75e:	2140      	movs	r1, #64	; 0x40
 800b760:	68f8      	ldr	r0, [r7, #12]
 800b762:	f000 f8a2 	bl	800b8aa <UART_WaitOnFlagUntilTimeout>
 800b766:	4603      	mov	r3, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d001      	beq.n	800b770 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800b76c:	2303      	movs	r3, #3
 800b76e:	e006      	b.n	800b77e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2220      	movs	r2, #32
 800b774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800b778:	2300      	movs	r3, #0
 800b77a:	e000      	b.n	800b77e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800b77c:	2302      	movs	r3, #2
  }
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3720      	adds	r7, #32
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}

0800b786 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b786:	b580      	push	{r7, lr}
 800b788:	b08a      	sub	sp, #40	; 0x28
 800b78a:	af02      	add	r7, sp, #8
 800b78c:	60f8      	str	r0, [r7, #12]
 800b78e:	60b9      	str	r1, [r7, #8]
 800b790:	603b      	str	r3, [r7, #0]
 800b792:	4613      	mov	r3, r2
 800b794:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b796:	2300      	movs	r3, #0
 800b798:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b7a0:	b2db      	uxtb	r3, r3
 800b7a2:	2b20      	cmp	r3, #32
 800b7a4:	d17c      	bne.n	800b8a0 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d002      	beq.n	800b7b2 <HAL_UART_Receive+0x2c>
 800b7ac:	88fb      	ldrh	r3, [r7, #6]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d101      	bne.n	800b7b6 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e075      	b.n	800b8a2 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2222      	movs	r2, #34	; 0x22
 800b7c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b7ca:	f7f8 fe29 	bl	8004420 <HAL_GetTick>
 800b7ce:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	88fa      	ldrh	r2, [r7, #6]
 800b7d4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	88fa      	ldrh	r2, [r7, #6]
 800b7da:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	689b      	ldr	r3, [r3, #8]
 800b7e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7e4:	d108      	bne.n	800b7f8 <HAL_UART_Receive+0x72>
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	691b      	ldr	r3, [r3, #16]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d104      	bne.n	800b7f8 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	61bb      	str	r3, [r7, #24]
 800b7f6:	e003      	b.n	800b800 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800b800:	e043      	b.n	800b88a <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	9300      	str	r3, [sp, #0]
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	2200      	movs	r2, #0
 800b80a:	2120      	movs	r1, #32
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f000 f84c 	bl	800b8aa <UART_WaitOnFlagUntilTimeout>
 800b812:	4603      	mov	r3, r0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d001      	beq.n	800b81c <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 800b818:	2303      	movs	r3, #3
 800b81a:	e042      	b.n	800b8a2 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 800b81c:	69fb      	ldr	r3, [r7, #28]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d10c      	bne.n	800b83c <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	685b      	ldr	r3, [r3, #4]
 800b828:	b29b      	uxth	r3, r3
 800b82a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b82e:	b29a      	uxth	r2, r3
 800b830:	69bb      	ldr	r3, [r7, #24]
 800b832:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800b834:	69bb      	ldr	r3, [r7, #24]
 800b836:	3302      	adds	r3, #2
 800b838:	61bb      	str	r3, [r7, #24]
 800b83a:	e01f      	b.n	800b87c <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	689b      	ldr	r3, [r3, #8]
 800b840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b844:	d007      	beq.n	800b856 <HAL_UART_Receive+0xd0>
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d10a      	bne.n	800b864 <HAL_UART_Receive+0xde>
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	691b      	ldr	r3, [r3, #16]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d106      	bne.n	800b864 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	b2da      	uxtb	r2, r3
 800b85e:	69fb      	ldr	r3, [r7, #28]
 800b860:	701a      	strb	r2, [r3, #0]
 800b862:	e008      	b.n	800b876 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b870:	b2da      	uxtb	r2, r3
 800b872:	69fb      	ldr	r3, [r7, #28]
 800b874:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800b876:	69fb      	ldr	r3, [r7, #28]
 800b878:	3301      	adds	r3, #1
 800b87a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b880:	b29b      	uxth	r3, r3
 800b882:	3b01      	subs	r3, #1
 800b884:	b29a      	uxth	r2, r3
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b88e:	b29b      	uxth	r3, r3
 800b890:	2b00      	cmp	r3, #0
 800b892:	d1b6      	bne.n	800b802 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2220      	movs	r2, #32
 800b898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 800b89c:	2300      	movs	r3, #0
 800b89e:	e000      	b.n	800b8a2 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b8a0:	2302      	movs	r3, #2
  }
}
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	3720      	adds	r7, #32
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bd80      	pop	{r7, pc}

0800b8aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b8aa:	b580      	push	{r7, lr}
 800b8ac:	b090      	sub	sp, #64	; 0x40
 800b8ae:	af00      	add	r7, sp, #0
 800b8b0:	60f8      	str	r0, [r7, #12]
 800b8b2:	60b9      	str	r1, [r7, #8]
 800b8b4:	603b      	str	r3, [r7, #0]
 800b8b6:	4613      	mov	r3, r2
 800b8b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b8ba:	e050      	b.n	800b95e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b8bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8c2:	d04c      	beq.n	800b95e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b8c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d007      	beq.n	800b8da <UART_WaitOnFlagUntilTimeout+0x30>
 800b8ca:	f7f8 fda9 	bl	8004420 <HAL_GetTick>
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	1ad3      	subs	r3, r2, r3
 800b8d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	d241      	bcs.n	800b95e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	330c      	adds	r3, #12
 800b8e0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8e4:	e853 3f00 	ldrex	r3, [r3]
 800b8e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b8ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b8f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	330c      	adds	r3, #12
 800b8f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b8fa:	637a      	str	r2, [r7, #52]	; 0x34
 800b8fc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b900:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b902:	e841 2300 	strex	r3, r2, [r1]
 800b906:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d1e5      	bne.n	800b8da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	3314      	adds	r3, #20
 800b914:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	e853 3f00 	ldrex	r3, [r3]
 800b91c:	613b      	str	r3, [r7, #16]
   return(result);
 800b91e:	693b      	ldr	r3, [r7, #16]
 800b920:	f023 0301 	bic.w	r3, r3, #1
 800b924:	63bb      	str	r3, [r7, #56]	; 0x38
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	3314      	adds	r3, #20
 800b92c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b92e:	623a      	str	r2, [r7, #32]
 800b930:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b932:	69f9      	ldr	r1, [r7, #28]
 800b934:	6a3a      	ldr	r2, [r7, #32]
 800b936:	e841 2300 	strex	r3, r2, [r1]
 800b93a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b93c:	69bb      	ldr	r3, [r7, #24]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d1e5      	bne.n	800b90e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2220      	movs	r2, #32
 800b946:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2220      	movs	r2, #32
 800b94e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	2200      	movs	r2, #0
 800b956:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800b95a:	2303      	movs	r3, #3
 800b95c:	e00f      	b.n	800b97e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	4013      	ands	r3, r2
 800b968:	68ba      	ldr	r2, [r7, #8]
 800b96a:	429a      	cmp	r2, r3
 800b96c:	bf0c      	ite	eq
 800b96e:	2301      	moveq	r3, #1
 800b970:	2300      	movne	r3, #0
 800b972:	b2db      	uxtb	r3, r3
 800b974:	461a      	mov	r2, r3
 800b976:	79fb      	ldrb	r3, [r7, #7]
 800b978:	429a      	cmp	r2, r3
 800b97a:	d09f      	beq.n	800b8bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b97c:	2300      	movs	r3, #0
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3740      	adds	r7, #64	; 0x40
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}
	...

0800b988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b084      	sub	sp, #16
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	691b      	ldr	r3, [r3, #16]
 800b996:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	68da      	ldr	r2, [r3, #12]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	430a      	orrs	r2, r1
 800b9a4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	689a      	ldr	r2, [r3, #8]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	691b      	ldr	r3, [r3, #16]
 800b9ae:	431a      	orrs	r2, r3
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	695b      	ldr	r3, [r3, #20]
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	68db      	ldr	r3, [r3, #12]
 800b9be:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800b9c2:	f023 030c 	bic.w	r3, r3, #12
 800b9c6:	687a      	ldr	r2, [r7, #4]
 800b9c8:	6812      	ldr	r2, [r2, #0]
 800b9ca:	68b9      	ldr	r1, [r7, #8]
 800b9cc:	430b      	orrs	r3, r1
 800b9ce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	695b      	ldr	r3, [r3, #20]
 800b9d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	699a      	ldr	r2, [r3, #24]
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	430a      	orrs	r2, r1
 800b9e4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	4a2c      	ldr	r2, [pc, #176]	; (800ba9c <UART_SetConfig+0x114>)
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d103      	bne.n	800b9f8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b9f0:	f7fe fe7e 	bl	800a6f0 <HAL_RCC_GetPCLK2Freq>
 800b9f4:	60f8      	str	r0, [r7, #12]
 800b9f6:	e002      	b.n	800b9fe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b9f8:	f7fe fe66 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 800b9fc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b9fe:	68fa      	ldr	r2, [r7, #12]
 800ba00:	4613      	mov	r3, r2
 800ba02:	009b      	lsls	r3, r3, #2
 800ba04:	4413      	add	r3, r2
 800ba06:	009a      	lsls	r2, r3, #2
 800ba08:	441a      	add	r2, r3
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	685b      	ldr	r3, [r3, #4]
 800ba0e:	009b      	lsls	r3, r3, #2
 800ba10:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba14:	4a22      	ldr	r2, [pc, #136]	; (800baa0 <UART_SetConfig+0x118>)
 800ba16:	fba2 2303 	umull	r2, r3, r2, r3
 800ba1a:	095b      	lsrs	r3, r3, #5
 800ba1c:	0119      	lsls	r1, r3, #4
 800ba1e:	68fa      	ldr	r2, [r7, #12]
 800ba20:	4613      	mov	r3, r2
 800ba22:	009b      	lsls	r3, r3, #2
 800ba24:	4413      	add	r3, r2
 800ba26:	009a      	lsls	r2, r3, #2
 800ba28:	441a      	add	r2, r3
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	009b      	lsls	r3, r3, #2
 800ba30:	fbb2 f2f3 	udiv	r2, r2, r3
 800ba34:	4b1a      	ldr	r3, [pc, #104]	; (800baa0 <UART_SetConfig+0x118>)
 800ba36:	fba3 0302 	umull	r0, r3, r3, r2
 800ba3a:	095b      	lsrs	r3, r3, #5
 800ba3c:	2064      	movs	r0, #100	; 0x64
 800ba3e:	fb00 f303 	mul.w	r3, r0, r3
 800ba42:	1ad3      	subs	r3, r2, r3
 800ba44:	011b      	lsls	r3, r3, #4
 800ba46:	3332      	adds	r3, #50	; 0x32
 800ba48:	4a15      	ldr	r2, [pc, #84]	; (800baa0 <UART_SetConfig+0x118>)
 800ba4a:	fba2 2303 	umull	r2, r3, r2, r3
 800ba4e:	095b      	lsrs	r3, r3, #5
 800ba50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba54:	4419      	add	r1, r3
 800ba56:	68fa      	ldr	r2, [r7, #12]
 800ba58:	4613      	mov	r3, r2
 800ba5a:	009b      	lsls	r3, r3, #2
 800ba5c:	4413      	add	r3, r2
 800ba5e:	009a      	lsls	r2, r3, #2
 800ba60:	441a      	add	r2, r3
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	fbb2 f2f3 	udiv	r2, r2, r3
 800ba6c:	4b0c      	ldr	r3, [pc, #48]	; (800baa0 <UART_SetConfig+0x118>)
 800ba6e:	fba3 0302 	umull	r0, r3, r3, r2
 800ba72:	095b      	lsrs	r3, r3, #5
 800ba74:	2064      	movs	r0, #100	; 0x64
 800ba76:	fb00 f303 	mul.w	r3, r0, r3
 800ba7a:	1ad3      	subs	r3, r2, r3
 800ba7c:	011b      	lsls	r3, r3, #4
 800ba7e:	3332      	adds	r3, #50	; 0x32
 800ba80:	4a07      	ldr	r2, [pc, #28]	; (800baa0 <UART_SetConfig+0x118>)
 800ba82:	fba2 2303 	umull	r2, r3, r2, r3
 800ba86:	095b      	lsrs	r3, r3, #5
 800ba88:	f003 020f 	and.w	r2, r3, #15
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	440a      	add	r2, r1
 800ba92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800ba94:	bf00      	nop
 800ba96:	3710      	adds	r7, #16
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	40013800 	.word	0x40013800
 800baa0:	51eb851f 	.word	0x51eb851f

0800baa4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800baa4:	b084      	sub	sp, #16
 800baa6:	b480      	push	{r7}
 800baa8:	b083      	sub	sp, #12
 800baaa:	af00      	add	r7, sp, #0
 800baac:	6078      	str	r0, [r7, #4]
 800baae:	f107 0014 	add.w	r0, r7, #20
 800bab2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800bab6:	2300      	movs	r3, #0
}
 800bab8:	4618      	mov	r0, r3
 800baba:	370c      	adds	r7, #12
 800babc:	46bd      	mov	sp, r7
 800babe:	bc80      	pop	{r7}
 800bac0:	b004      	add	sp, #16
 800bac2:	4770      	bx	lr

0800bac4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2200      	movs	r2, #0
 800bad0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800bad4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800bad8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	b29a      	uxth	r2, r3
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800bae4:	2300      	movs	r3, #0
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3714      	adds	r7, #20
 800baea:	46bd      	mov	sp, r7
 800baec:	bc80      	pop	{r7}
 800baee:	4770      	bx	lr

0800baf0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b085      	sub	sp, #20
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800baf8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800bafc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800bb04:	b29a      	uxth	r2, r3
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	43db      	mvns	r3, r3
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	4013      	ands	r3, r2
 800bb10:	b29a      	uxth	r2, r3
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800bb18:	2300      	movs	r3, #0
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	3714      	adds	r7, #20
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bc80      	pop	{r7}
 800bb22:	4770      	bx	lr

0800bb24 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800bb24:	b480      	push	{r7}
 800bb26:	b083      	sub	sp, #12
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800bb30:	2300      	movs	r3, #0
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	370c      	adds	r7, #12
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bc80      	pop	{r7}
 800bb3a:	4770      	bx	lr

0800bb3c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800bb3c:	b084      	sub	sp, #16
 800bb3e:	b480      	push	{r7}
 800bb40:	b083      	sub	sp, #12
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
 800bb46:	f107 0014 	add.w	r0, r7, #20
 800bb4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2201      	movs	r2, #1
 800bb52:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2200      	movs	r2, #0
 800bb62:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800bb6e:	2300      	movs	r3, #0
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	370c      	adds	r7, #12
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bc80      	pop	{r7}
 800bb78:	b004      	add	sp, #16
 800bb7a:	4770      	bx	lr

0800bb7c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b09d      	sub	sp, #116	; 0x74
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
 800bb84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800bb86:	2300      	movs	r3, #0
 800bb88:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800bb8c:	687a      	ldr	r2, [r7, #4]
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	009b      	lsls	r3, r3, #2
 800bb94:	4413      	add	r3, r2
 800bb96:	881b      	ldrh	r3, [r3, #0]
 800bb98:	b29b      	uxth	r3, r3
 800bb9a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800bb9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bba2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	78db      	ldrb	r3, [r3, #3]
 800bbaa:	2b03      	cmp	r3, #3
 800bbac:	d81f      	bhi.n	800bbee <USB_ActivateEndpoint+0x72>
 800bbae:	a201      	add	r2, pc, #4	; (adr r2, 800bbb4 <USB_ActivateEndpoint+0x38>)
 800bbb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbb4:	0800bbc5 	.word	0x0800bbc5
 800bbb8:	0800bbe1 	.word	0x0800bbe1
 800bbbc:	0800bbf7 	.word	0x0800bbf7
 800bbc0:	0800bbd3 	.word	0x0800bbd3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800bbc4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bbc8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bbcc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800bbd0:	e012      	b.n	800bbf8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800bbd2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bbd6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800bbda:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800bbde:	e00b      	b.n	800bbf8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800bbe0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bbe4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bbe8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800bbec:	e004      	b.n	800bbf8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800bbee:	2301      	movs	r3, #1
 800bbf0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800bbf4:	e000      	b.n	800bbf8 <USB_ActivateEndpoint+0x7c>
      break;
 800bbf6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800bbf8:	687a      	ldr	r2, [r7, #4]
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	009b      	lsls	r3, r3, #2
 800bc00:	441a      	add	r2, r3
 800bc02:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bc06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bc0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bc0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc16:	b29b      	uxth	r3, r3
 800bc18:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800bc1a:	687a      	ldr	r2, [r7, #4]
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	781b      	ldrb	r3, [r3, #0]
 800bc20:	009b      	lsls	r3, r3, #2
 800bc22:	4413      	add	r3, r2
 800bc24:	881b      	ldrh	r3, [r3, #0]
 800bc26:	b29b      	uxth	r3, r3
 800bc28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	b29b      	uxth	r3, r3
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800bc3e:	687a      	ldr	r2, [r7, #4]
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	009b      	lsls	r3, r3, #2
 800bc46:	441a      	add	r2, r3
 800bc48:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800bc4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bc50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bc54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc5c:	b29b      	uxth	r3, r3
 800bc5e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	7b1b      	ldrb	r3, [r3, #12]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	f040 8178 	bne.w	800bf5a <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	785b      	ldrb	r3, [r3, #1]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	f000 8084 	beq.w	800bd7c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	61bb      	str	r3, [r7, #24]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc7e:	b29b      	uxth	r3, r3
 800bc80:	461a      	mov	r2, r3
 800bc82:	69bb      	ldr	r3, [r7, #24]
 800bc84:	4413      	add	r3, r2
 800bc86:	61bb      	str	r3, [r7, #24]
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	011a      	lsls	r2, r3, #4
 800bc8e:	69bb      	ldr	r3, [r7, #24]
 800bc90:	4413      	add	r3, r2
 800bc92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bc96:	617b      	str	r3, [r7, #20]
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	88db      	ldrh	r3, [r3, #6]
 800bc9c:	085b      	lsrs	r3, r3, #1
 800bc9e:	b29b      	uxth	r3, r3
 800bca0:	005b      	lsls	r3, r3, #1
 800bca2:	b29a      	uxth	r2, r3
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bca8:	687a      	ldr	r2, [r7, #4]
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	4413      	add	r3, r2
 800bcb2:	881b      	ldrh	r3, [r3, #0]
 800bcb4:	827b      	strh	r3, [r7, #18]
 800bcb6:	8a7b      	ldrh	r3, [r7, #18]
 800bcb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d01b      	beq.n	800bcf8 <USB_ActivateEndpoint+0x17c>
 800bcc0:	687a      	ldr	r2, [r7, #4]
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	009b      	lsls	r3, r3, #2
 800bcc8:	4413      	add	r3, r2
 800bcca:	881b      	ldrh	r3, [r3, #0]
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bcd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bcd6:	823b      	strh	r3, [r7, #16]
 800bcd8:	687a      	ldr	r2, [r7, #4]
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	781b      	ldrb	r3, [r3, #0]
 800bcde:	009b      	lsls	r3, r3, #2
 800bce0:	441a      	add	r2, r3
 800bce2:	8a3b      	ldrh	r3, [r7, #16]
 800bce4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bce8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bcec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcf0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	78db      	ldrb	r3, [r3, #3]
 800bcfc:	2b01      	cmp	r3, #1
 800bcfe:	d020      	beq.n	800bd42 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bd00:	687a      	ldr	r2, [r7, #4]
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	009b      	lsls	r3, r3, #2
 800bd08:	4413      	add	r3, r2
 800bd0a:	881b      	ldrh	r3, [r3, #0]
 800bd0c:	b29b      	uxth	r3, r3
 800bd0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bd12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bd16:	81bb      	strh	r3, [r7, #12]
 800bd18:	89bb      	ldrh	r3, [r7, #12]
 800bd1a:	f083 0320 	eor.w	r3, r3, #32
 800bd1e:	81bb      	strh	r3, [r7, #12]
 800bd20:	687a      	ldr	r2, [r7, #4]
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	781b      	ldrb	r3, [r3, #0]
 800bd26:	009b      	lsls	r3, r3, #2
 800bd28:	441a      	add	r2, r3
 800bd2a:	89bb      	ldrh	r3, [r7, #12]
 800bd2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bd30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bd34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bd38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	8013      	strh	r3, [r2, #0]
 800bd40:	e2d5      	b.n	800c2ee <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800bd42:	687a      	ldr	r2, [r7, #4]
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	009b      	lsls	r3, r3, #2
 800bd4a:	4413      	add	r3, r2
 800bd4c:	881b      	ldrh	r3, [r3, #0]
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bd54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bd58:	81fb      	strh	r3, [r7, #14]
 800bd5a:	687a      	ldr	r2, [r7, #4]
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	781b      	ldrb	r3, [r3, #0]
 800bd60:	009b      	lsls	r3, r3, #2
 800bd62:	441a      	add	r2, r3
 800bd64:	89fb      	ldrh	r3, [r7, #14]
 800bd66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bd6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bd6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bd72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd76:	b29b      	uxth	r3, r3
 800bd78:	8013      	strh	r3, [r2, #0]
 800bd7a:	e2b8      	b.n	800c2ee <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	633b      	str	r3, [r7, #48]	; 0x30
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd86:	b29b      	uxth	r3, r3
 800bd88:	461a      	mov	r2, r3
 800bd8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd8c:	4413      	add	r3, r2
 800bd8e:	633b      	str	r3, [r7, #48]	; 0x30
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	011a      	lsls	r2, r3, #4
 800bd96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd98:	4413      	add	r3, r2
 800bd9a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800bd9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	88db      	ldrh	r3, [r3, #6]
 800bda4:	085b      	lsrs	r3, r3, #1
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	005b      	lsls	r3, r3, #1
 800bdaa:	b29a      	uxth	r2, r3
 800bdac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdae:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bdba:	b29b      	uxth	r3, r3
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc0:	4413      	add	r3, r2
 800bdc2:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	781b      	ldrb	r3, [r3, #0]
 800bdc8:	011a      	lsls	r2, r3, #4
 800bdca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdcc:	4413      	add	r3, r2
 800bdce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bdd2:	627b      	str	r3, [r7, #36]	; 0x24
 800bdd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd6:	881b      	ldrh	r3, [r3, #0]
 800bdd8:	b29b      	uxth	r3, r3
 800bdda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bdde:	b29a      	uxth	r2, r3
 800bde0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde2:	801a      	strh	r2, [r3, #0]
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	691b      	ldr	r3, [r3, #16]
 800bde8:	2b3e      	cmp	r3, #62	; 0x3e
 800bdea:	d91d      	bls.n	800be28 <USB_ActivateEndpoint+0x2ac>
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	691b      	ldr	r3, [r3, #16]
 800bdf0:	095b      	lsrs	r3, r3, #5
 800bdf2:	66bb      	str	r3, [r7, #104]	; 0x68
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	691b      	ldr	r3, [r3, #16]
 800bdf8:	f003 031f 	and.w	r3, r3, #31
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d102      	bne.n	800be06 <USB_ActivateEndpoint+0x28a>
 800be00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800be02:	3b01      	subs	r3, #1
 800be04:	66bb      	str	r3, [r7, #104]	; 0x68
 800be06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be08:	881b      	ldrh	r3, [r3, #0]
 800be0a:	b29a      	uxth	r2, r3
 800be0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800be0e:	b29b      	uxth	r3, r3
 800be10:	029b      	lsls	r3, r3, #10
 800be12:	b29b      	uxth	r3, r3
 800be14:	4313      	orrs	r3, r2
 800be16:	b29b      	uxth	r3, r3
 800be18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be20:	b29a      	uxth	r2, r3
 800be22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be24:	801a      	strh	r2, [r3, #0]
 800be26:	e026      	b.n	800be76 <USB_ActivateEndpoint+0x2fa>
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	691b      	ldr	r3, [r3, #16]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d10a      	bne.n	800be46 <USB_ActivateEndpoint+0x2ca>
 800be30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be32:	881b      	ldrh	r3, [r3, #0]
 800be34:	b29b      	uxth	r3, r3
 800be36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be3e:	b29a      	uxth	r2, r3
 800be40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be42:	801a      	strh	r2, [r3, #0]
 800be44:	e017      	b.n	800be76 <USB_ActivateEndpoint+0x2fa>
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	691b      	ldr	r3, [r3, #16]
 800be4a:	085b      	lsrs	r3, r3, #1
 800be4c:	66bb      	str	r3, [r7, #104]	; 0x68
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	691b      	ldr	r3, [r3, #16]
 800be52:	f003 0301 	and.w	r3, r3, #1
 800be56:	2b00      	cmp	r3, #0
 800be58:	d002      	beq.n	800be60 <USB_ActivateEndpoint+0x2e4>
 800be5a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800be5c:	3301      	adds	r3, #1
 800be5e:	66bb      	str	r3, [r7, #104]	; 0x68
 800be60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be62:	881b      	ldrh	r3, [r3, #0]
 800be64:	b29a      	uxth	r2, r3
 800be66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800be68:	b29b      	uxth	r3, r3
 800be6a:	029b      	lsls	r3, r3, #10
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	4313      	orrs	r3, r2
 800be70:	b29a      	uxth	r2, r3
 800be72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be74:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800be76:	687a      	ldr	r2, [r7, #4]
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	781b      	ldrb	r3, [r3, #0]
 800be7c:	009b      	lsls	r3, r3, #2
 800be7e:	4413      	add	r3, r2
 800be80:	881b      	ldrh	r3, [r3, #0]
 800be82:	847b      	strh	r3, [r7, #34]	; 0x22
 800be84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800be86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d01b      	beq.n	800bec6 <USB_ActivateEndpoint+0x34a>
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	4413      	add	r3, r2
 800be98:	881b      	ldrh	r3, [r3, #0]
 800be9a:	b29b      	uxth	r3, r3
 800be9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bea4:	843b      	strh	r3, [r7, #32]
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	781b      	ldrb	r3, [r3, #0]
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	441a      	add	r2, r3
 800beb0:	8c3b      	ldrh	r3, [r7, #32]
 800beb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800beb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800beba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bebe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	781b      	ldrb	r3, [r3, #0]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d124      	bne.n	800bf18 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bece:	687a      	ldr	r2, [r7, #4]
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	781b      	ldrb	r3, [r3, #0]
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	4413      	add	r3, r2
 800bed8:	881b      	ldrh	r3, [r3, #0]
 800beda:	b29b      	uxth	r3, r3
 800bedc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bee4:	83bb      	strh	r3, [r7, #28]
 800bee6:	8bbb      	ldrh	r3, [r7, #28]
 800bee8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800beec:	83bb      	strh	r3, [r7, #28]
 800beee:	8bbb      	ldrh	r3, [r7, #28]
 800bef0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800bef4:	83bb      	strh	r3, [r7, #28]
 800bef6:	687a      	ldr	r2, [r7, #4]
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	009b      	lsls	r3, r3, #2
 800befe:	441a      	add	r2, r3
 800bf00:	8bbb      	ldrh	r3, [r7, #28]
 800bf02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bf06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bf0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bf0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf12:	b29b      	uxth	r3, r3
 800bf14:	8013      	strh	r3, [r2, #0]
 800bf16:	e1ea      	b.n	800c2ee <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800bf18:	687a      	ldr	r2, [r7, #4]
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	009b      	lsls	r3, r3, #2
 800bf20:	4413      	add	r3, r2
 800bf22:	881b      	ldrh	r3, [r3, #0]
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bf2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf2e:	83fb      	strh	r3, [r7, #30]
 800bf30:	8bfb      	ldrh	r3, [r7, #30]
 800bf32:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800bf36:	83fb      	strh	r3, [r7, #30]
 800bf38:	687a      	ldr	r2, [r7, #4]
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	781b      	ldrb	r3, [r3, #0]
 800bf3e:	009b      	lsls	r3, r3, #2
 800bf40:	441a      	add	r2, r3
 800bf42:	8bfb      	ldrh	r3, [r7, #30]
 800bf44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bf48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bf4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bf50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	8013      	strh	r3, [r2, #0]
 800bf58:	e1c9      	b.n	800c2ee <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	78db      	ldrb	r3, [r3, #3]
 800bf5e:	2b02      	cmp	r3, #2
 800bf60:	d11e      	bne.n	800bfa0 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800bf62:	687a      	ldr	r2, [r7, #4]
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	781b      	ldrb	r3, [r3, #0]
 800bf68:	009b      	lsls	r3, r3, #2
 800bf6a:	4413      	add	r3, r2
 800bf6c:	881b      	ldrh	r3, [r3, #0]
 800bf6e:	b29b      	uxth	r3, r3
 800bf70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bf74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf78:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800bf7c:	687a      	ldr	r2, [r7, #4]
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	781b      	ldrb	r3, [r3, #0]
 800bf82:	009b      	lsls	r3, r3, #2
 800bf84:	441a      	add	r2, r3
 800bf86:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800bf8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bf8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bf92:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800bf96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	8013      	strh	r3, [r2, #0]
 800bf9e:	e01d      	b.n	800bfdc <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800bfa0:	687a      	ldr	r2, [r7, #4]
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	781b      	ldrb	r3, [r3, #0]
 800bfa6:	009b      	lsls	r3, r3, #2
 800bfa8:	4413      	add	r3, r2
 800bfaa:	881b      	ldrh	r3, [r3, #0]
 800bfac:	b29b      	uxth	r3, r3
 800bfae:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800bfb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bfb6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	781b      	ldrb	r3, [r3, #0]
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	441a      	add	r2, r3
 800bfc4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800bfc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bfcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bfd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bfd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bfe6:	b29b      	uxth	r3, r3
 800bfe8:	461a      	mov	r2, r3
 800bfea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfec:	4413      	add	r3, r2
 800bfee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	781b      	ldrb	r3, [r3, #0]
 800bff4:	011a      	lsls	r2, r3, #4
 800bff6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bff8:	4413      	add	r3, r2
 800bffa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bffe:	65bb      	str	r3, [r7, #88]	; 0x58
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	891b      	ldrh	r3, [r3, #8]
 800c004:	085b      	lsrs	r3, r3, #1
 800c006:	b29b      	uxth	r3, r3
 800c008:	005b      	lsls	r3, r3, #1
 800c00a:	b29a      	uxth	r2, r3
 800c00c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c00e:	801a      	strh	r2, [r3, #0]
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	657b      	str	r3, [r7, #84]	; 0x54
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	461a      	mov	r2, r3
 800c01e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c020:	4413      	add	r3, r2
 800c022:	657b      	str	r3, [r7, #84]	; 0x54
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	011a      	lsls	r2, r3, #4
 800c02a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c02c:	4413      	add	r3, r2
 800c02e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800c032:	653b      	str	r3, [r7, #80]	; 0x50
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	895b      	ldrh	r3, [r3, #10]
 800c038:	085b      	lsrs	r3, r3, #1
 800c03a:	b29b      	uxth	r3, r3
 800c03c:	005b      	lsls	r3, r3, #1
 800c03e:	b29a      	uxth	r2, r3
 800c040:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c042:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	785b      	ldrb	r3, [r3, #1]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f040 8093 	bne.w	800c174 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	009b      	lsls	r3, r3, #2
 800c056:	4413      	add	r3, r2
 800c058:	881b      	ldrh	r3, [r3, #0]
 800c05a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800c05e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800c062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c066:	2b00      	cmp	r3, #0
 800c068:	d01b      	beq.n	800c0a2 <USB_ActivateEndpoint+0x526>
 800c06a:	687a      	ldr	r2, [r7, #4]
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	009b      	lsls	r3, r3, #2
 800c072:	4413      	add	r3, r2
 800c074:	881b      	ldrh	r3, [r3, #0]
 800c076:	b29b      	uxth	r3, r3
 800c078:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c07c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c080:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800c082:	687a      	ldr	r2, [r7, #4]
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	781b      	ldrb	r3, [r3, #0]
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	441a      	add	r2, r3
 800c08c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800c08e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c096:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c09a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c09e:	b29b      	uxth	r3, r3
 800c0a0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c0a2:	687a      	ldr	r2, [r7, #4]
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	4413      	add	r3, r2
 800c0ac:	881b      	ldrh	r3, [r3, #0]
 800c0ae:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800c0b0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800c0b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d01b      	beq.n	800c0f2 <USB_ActivateEndpoint+0x576>
 800c0ba:	687a      	ldr	r2, [r7, #4]
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	009b      	lsls	r3, r3, #2
 800c0c2:	4413      	add	r3, r2
 800c0c4:	881b      	ldrh	r3, [r3, #0]
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c0cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c0d0:	877b      	strh	r3, [r7, #58]	; 0x3a
 800c0d2:	687a      	ldr	r2, [r7, #4]
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	781b      	ldrb	r3, [r3, #0]
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	441a      	add	r2, r3
 800c0dc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800c0de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c0e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c0ee:	b29b      	uxth	r3, r3
 800c0f0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c0f2:	687a      	ldr	r2, [r7, #4]
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	781b      	ldrb	r3, [r3, #0]
 800c0f8:	009b      	lsls	r3, r3, #2
 800c0fa:	4413      	add	r3, r2
 800c0fc:	881b      	ldrh	r3, [r3, #0]
 800c0fe:	b29b      	uxth	r3, r3
 800c100:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c108:	873b      	strh	r3, [r7, #56]	; 0x38
 800c10a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c10c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c110:	873b      	strh	r3, [r7, #56]	; 0x38
 800c112:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c114:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c118:	873b      	strh	r3, [r7, #56]	; 0x38
 800c11a:	687a      	ldr	r2, [r7, #4]
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	009b      	lsls	r3, r3, #2
 800c122:	441a      	add	r2, r3
 800c124:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c126:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c12a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c12e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c132:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c136:	b29b      	uxth	r3, r3
 800c138:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c13a:	687a      	ldr	r2, [r7, #4]
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	009b      	lsls	r3, r3, #2
 800c142:	4413      	add	r3, r2
 800c144:	881b      	ldrh	r3, [r3, #0]
 800c146:	b29b      	uxth	r3, r3
 800c148:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c14c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c150:	86fb      	strh	r3, [r7, #54]	; 0x36
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	441a      	add	r2, r3
 800c15c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c15e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c162:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c16a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c16e:	b29b      	uxth	r3, r3
 800c170:	8013      	strh	r3, [r2, #0]
 800c172:	e0bc      	b.n	800c2ee <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	781b      	ldrb	r3, [r3, #0]
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	4413      	add	r3, r2
 800c17e:	881b      	ldrh	r3, [r3, #0]
 800c180:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800c184:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c188:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d01d      	beq.n	800c1cc <USB_ActivateEndpoint+0x650>
 800c190:	687a      	ldr	r2, [r7, #4]
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	009b      	lsls	r3, r3, #2
 800c198:	4413      	add	r3, r2
 800c19a:	881b      	ldrh	r3, [r3, #0]
 800c19c:	b29b      	uxth	r3, r3
 800c19e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c1a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1a6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800c1aa:	687a      	ldr	r2, [r7, #4]
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	781b      	ldrb	r3, [r3, #0]
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	441a      	add	r2, r3
 800c1b4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800c1b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c1bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c1c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c1c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	009b      	lsls	r3, r3, #2
 800c1d4:	4413      	add	r3, r2
 800c1d6:	881b      	ldrh	r3, [r3, #0]
 800c1d8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800c1dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800c1e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d01d      	beq.n	800c224 <USB_ActivateEndpoint+0x6a8>
 800c1e8:	687a      	ldr	r2, [r7, #4]
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	781b      	ldrb	r3, [r3, #0]
 800c1ee:	009b      	lsls	r3, r3, #2
 800c1f0:	4413      	add	r3, r2
 800c1f2:	881b      	ldrh	r3, [r3, #0]
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c1fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1fe:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800c202:	687a      	ldr	r2, [r7, #4]
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	781b      	ldrb	r3, [r3, #0]
 800c208:	009b      	lsls	r3, r3, #2
 800c20a:	441a      	add	r2, r3
 800c20c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800c210:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c214:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c218:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c21c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c220:	b29b      	uxth	r3, r3
 800c222:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	78db      	ldrb	r3, [r3, #3]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d024      	beq.n	800c276 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c22c:	687a      	ldr	r2, [r7, #4]
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	009b      	lsls	r3, r3, #2
 800c234:	4413      	add	r3, r2
 800c236:	881b      	ldrh	r3, [r3, #0]
 800c238:	b29b      	uxth	r3, r3
 800c23a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c23e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c242:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800c246:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800c24a:	f083 0320 	eor.w	r3, r3, #32
 800c24e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800c252:	687a      	ldr	r2, [r7, #4]
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	781b      	ldrb	r3, [r3, #0]
 800c258:	009b      	lsls	r3, r3, #2
 800c25a:	441a      	add	r2, r3
 800c25c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800c260:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c264:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c268:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c26c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c270:	b29b      	uxth	r3, r3
 800c272:	8013      	strh	r3, [r2, #0]
 800c274:	e01d      	b.n	800c2b2 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c276:	687a      	ldr	r2, [r7, #4]
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	781b      	ldrb	r3, [r3, #0]
 800c27c:	009b      	lsls	r3, r3, #2
 800c27e:	4413      	add	r3, r2
 800c280:	881b      	ldrh	r3, [r3, #0]
 800c282:	b29b      	uxth	r3, r3
 800c284:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c288:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c28c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800c290:	687a      	ldr	r2, [r7, #4]
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	009b      	lsls	r3, r3, #2
 800c298:	441a      	add	r2, r3
 800c29a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800c29e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c2a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c2a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c2aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2ae:	b29b      	uxth	r3, r3
 800c2b0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c2b2:	687a      	ldr	r2, [r7, #4]
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	009b      	lsls	r3, r3, #2
 800c2ba:	4413      	add	r3, r2
 800c2bc:	881b      	ldrh	r3, [r3, #0]
 800c2be:	b29b      	uxth	r3, r3
 800c2c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c2c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c2c8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800c2cc:	687a      	ldr	r2, [r7, #4]
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	009b      	lsls	r3, r3, #2
 800c2d4:	441a      	add	r2, r3
 800c2d6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800c2da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c2de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c2e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c2e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2ea:	b29b      	uxth	r3, r3
 800c2ec:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c2ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3774      	adds	r7, #116	; 0x74
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bc80      	pop	{r7}
 800c2fa:	4770      	bx	lr

0800c2fc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b08d      	sub	sp, #52	; 0x34
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
 800c304:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	7b1b      	ldrb	r3, [r3, #12]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	f040 808e 	bne.w	800c42c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	785b      	ldrb	r3, [r3, #1]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d044      	beq.n	800c3a2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c318:	687a      	ldr	r2, [r7, #4]
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	4413      	add	r3, r2
 800c322:	881b      	ldrh	r3, [r3, #0]
 800c324:	81bb      	strh	r3, [r7, #12]
 800c326:	89bb      	ldrh	r3, [r7, #12]
 800c328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d01b      	beq.n	800c368 <USB_DeactivateEndpoint+0x6c>
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	781b      	ldrb	r3, [r3, #0]
 800c336:	009b      	lsls	r3, r3, #2
 800c338:	4413      	add	r3, r2
 800c33a:	881b      	ldrh	r3, [r3, #0]
 800c33c:	b29b      	uxth	r3, r3
 800c33e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c346:	817b      	strh	r3, [r7, #10]
 800c348:	687a      	ldr	r2, [r7, #4]
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	781b      	ldrb	r3, [r3, #0]
 800c34e:	009b      	lsls	r3, r3, #2
 800c350:	441a      	add	r2, r3
 800c352:	897b      	ldrh	r3, [r7, #10]
 800c354:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c358:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c35c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c360:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c364:	b29b      	uxth	r3, r3
 800c366:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c368:	687a      	ldr	r2, [r7, #4]
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	781b      	ldrb	r3, [r3, #0]
 800c36e:	009b      	lsls	r3, r3, #2
 800c370:	4413      	add	r3, r2
 800c372:	881b      	ldrh	r3, [r3, #0]
 800c374:	b29b      	uxth	r3, r3
 800c376:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c37a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c37e:	813b      	strh	r3, [r7, #8]
 800c380:	687a      	ldr	r2, [r7, #4]
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	781b      	ldrb	r3, [r3, #0]
 800c386:	009b      	lsls	r3, r3, #2
 800c388:	441a      	add	r2, r3
 800c38a:	893b      	ldrh	r3, [r7, #8]
 800c38c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c390:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c394:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c39c:	b29b      	uxth	r3, r3
 800c39e:	8013      	strh	r3, [r2, #0]
 800c3a0:	e192      	b.n	800c6c8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c3a2:	687a      	ldr	r2, [r7, #4]
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	781b      	ldrb	r3, [r3, #0]
 800c3a8:	009b      	lsls	r3, r3, #2
 800c3aa:	4413      	add	r3, r2
 800c3ac:	881b      	ldrh	r3, [r3, #0]
 800c3ae:	827b      	strh	r3, [r7, #18]
 800c3b0:	8a7b      	ldrh	r3, [r7, #18]
 800c3b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d01b      	beq.n	800c3f2 <USB_DeactivateEndpoint+0xf6>
 800c3ba:	687a      	ldr	r2, [r7, #4]
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	009b      	lsls	r3, r3, #2
 800c3c2:	4413      	add	r3, r2
 800c3c4:	881b      	ldrh	r3, [r3, #0]
 800c3c6:	b29b      	uxth	r3, r3
 800c3c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c3cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c3d0:	823b      	strh	r3, [r7, #16]
 800c3d2:	687a      	ldr	r2, [r7, #4]
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	781b      	ldrb	r3, [r3, #0]
 800c3d8:	009b      	lsls	r3, r3, #2
 800c3da:	441a      	add	r2, r3
 800c3dc:	8a3b      	ldrh	r3, [r7, #16]
 800c3de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c3e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c3e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c3ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c3f2:	687a      	ldr	r2, [r7, #4]
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	781b      	ldrb	r3, [r3, #0]
 800c3f8:	009b      	lsls	r3, r3, #2
 800c3fa:	4413      	add	r3, r2
 800c3fc:	881b      	ldrh	r3, [r3, #0]
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c404:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c408:	81fb      	strh	r3, [r7, #14]
 800c40a:	687a      	ldr	r2, [r7, #4]
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	781b      	ldrb	r3, [r3, #0]
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	441a      	add	r2, r3
 800c414:	89fb      	ldrh	r3, [r7, #14]
 800c416:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c41a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c41e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c426:	b29b      	uxth	r3, r3
 800c428:	8013      	strh	r3, [r2, #0]
 800c42a:	e14d      	b.n	800c6c8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	785b      	ldrb	r3, [r3, #1]
 800c430:	2b00      	cmp	r3, #0
 800c432:	f040 80a5 	bne.w	800c580 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c436:	687a      	ldr	r2, [r7, #4]
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	781b      	ldrb	r3, [r3, #0]
 800c43c:	009b      	lsls	r3, r3, #2
 800c43e:	4413      	add	r3, r2
 800c440:	881b      	ldrh	r3, [r3, #0]
 800c442:	843b      	strh	r3, [r7, #32]
 800c444:	8c3b      	ldrh	r3, [r7, #32]
 800c446:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d01b      	beq.n	800c486 <USB_DeactivateEndpoint+0x18a>
 800c44e:	687a      	ldr	r2, [r7, #4]
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	781b      	ldrb	r3, [r3, #0]
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	4413      	add	r3, r2
 800c458:	881b      	ldrh	r3, [r3, #0]
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c460:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c464:	83fb      	strh	r3, [r7, #30]
 800c466:	687a      	ldr	r2, [r7, #4]
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	009b      	lsls	r3, r3, #2
 800c46e:	441a      	add	r2, r3
 800c470:	8bfb      	ldrh	r3, [r7, #30]
 800c472:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c476:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c47a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c47e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c482:	b29b      	uxth	r3, r3
 800c484:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c486:	687a      	ldr	r2, [r7, #4]
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	781b      	ldrb	r3, [r3, #0]
 800c48c:	009b      	lsls	r3, r3, #2
 800c48e:	4413      	add	r3, r2
 800c490:	881b      	ldrh	r3, [r3, #0]
 800c492:	83bb      	strh	r3, [r7, #28]
 800c494:	8bbb      	ldrh	r3, [r7, #28]
 800c496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d01b      	beq.n	800c4d6 <USB_DeactivateEndpoint+0x1da>
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	781b      	ldrb	r3, [r3, #0]
 800c4a4:	009b      	lsls	r3, r3, #2
 800c4a6:	4413      	add	r3, r2
 800c4a8:	881b      	ldrh	r3, [r3, #0]
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c4b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c4b4:	837b      	strh	r3, [r7, #26]
 800c4b6:	687a      	ldr	r2, [r7, #4]
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	781b      	ldrb	r3, [r3, #0]
 800c4bc:	009b      	lsls	r3, r3, #2
 800c4be:	441a      	add	r2, r3
 800c4c0:	8b7b      	ldrh	r3, [r7, #26]
 800c4c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c4c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c4ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c4ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c4d2:	b29b      	uxth	r3, r3
 800c4d4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	4413      	add	r3, r2
 800c4e0:	881b      	ldrh	r3, [r3, #0]
 800c4e2:	b29b      	uxth	r3, r3
 800c4e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c4e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c4ec:	833b      	strh	r3, [r7, #24]
 800c4ee:	687a      	ldr	r2, [r7, #4]
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	009b      	lsls	r3, r3, #2
 800c4f6:	441a      	add	r2, r3
 800c4f8:	8b3b      	ldrh	r3, [r7, #24]
 800c4fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c4fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c502:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c506:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c50a:	b29b      	uxth	r3, r3
 800c50c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c50e:	687a      	ldr	r2, [r7, #4]
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	781b      	ldrb	r3, [r3, #0]
 800c514:	009b      	lsls	r3, r3, #2
 800c516:	4413      	add	r3, r2
 800c518:	881b      	ldrh	r3, [r3, #0]
 800c51a:	b29b      	uxth	r3, r3
 800c51c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c524:	82fb      	strh	r3, [r7, #22]
 800c526:	687a      	ldr	r2, [r7, #4]
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	781b      	ldrb	r3, [r3, #0]
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	441a      	add	r2, r3
 800c530:	8afb      	ldrh	r3, [r7, #22]
 800c532:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c536:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c53a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c53e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c542:	b29b      	uxth	r3, r3
 800c544:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c546:	687a      	ldr	r2, [r7, #4]
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	009b      	lsls	r3, r3, #2
 800c54e:	4413      	add	r3, r2
 800c550:	881b      	ldrh	r3, [r3, #0]
 800c552:	b29b      	uxth	r3, r3
 800c554:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c55c:	82bb      	strh	r3, [r7, #20]
 800c55e:	687a      	ldr	r2, [r7, #4]
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	781b      	ldrb	r3, [r3, #0]
 800c564:	009b      	lsls	r3, r3, #2
 800c566:	441a      	add	r2, r3
 800c568:	8abb      	ldrh	r3, [r7, #20]
 800c56a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c56e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c572:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c576:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c57a:	b29b      	uxth	r3, r3
 800c57c:	8013      	strh	r3, [r2, #0]
 800c57e:	e0a3      	b.n	800c6c8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c580:	687a      	ldr	r2, [r7, #4]
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	781b      	ldrb	r3, [r3, #0]
 800c586:	009b      	lsls	r3, r3, #2
 800c588:	4413      	add	r3, r2
 800c58a:	881b      	ldrh	r3, [r3, #0]
 800c58c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c58e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c590:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c594:	2b00      	cmp	r3, #0
 800c596:	d01b      	beq.n	800c5d0 <USB_DeactivateEndpoint+0x2d4>
 800c598:	687a      	ldr	r2, [r7, #4]
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	4413      	add	r3, r2
 800c5a2:	881b      	ldrh	r3, [r3, #0]
 800c5a4:	b29b      	uxth	r3, r3
 800c5a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c5aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c5ae:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800c5b0:	687a      	ldr	r2, [r7, #4]
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	009b      	lsls	r3, r3, #2
 800c5b8:	441a      	add	r2, r3
 800c5ba:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c5bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c5c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c5c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c5c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5cc:	b29b      	uxth	r3, r3
 800c5ce:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	009b      	lsls	r3, r3, #2
 800c5d8:	4413      	add	r3, r2
 800c5da:	881b      	ldrh	r3, [r3, #0]
 800c5dc:	857b      	strh	r3, [r7, #42]	; 0x2a
 800c5de:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800c5e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d01b      	beq.n	800c620 <USB_DeactivateEndpoint+0x324>
 800c5e8:	687a      	ldr	r2, [r7, #4]
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	781b      	ldrb	r3, [r3, #0]
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	4413      	add	r3, r2
 800c5f2:	881b      	ldrh	r3, [r3, #0]
 800c5f4:	b29b      	uxth	r3, r3
 800c5f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c5fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c5fe:	853b      	strh	r3, [r7, #40]	; 0x28
 800c600:	687a      	ldr	r2, [r7, #4]
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	009b      	lsls	r3, r3, #2
 800c608:	441a      	add	r2, r3
 800c60a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c60c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c610:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c614:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c618:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c61c:	b29b      	uxth	r3, r3
 800c61e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800c620:	687a      	ldr	r2, [r7, #4]
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	009b      	lsls	r3, r3, #2
 800c628:	4413      	add	r3, r2
 800c62a:	881b      	ldrh	r3, [r3, #0]
 800c62c:	b29b      	uxth	r3, r3
 800c62e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c636:	84fb      	strh	r3, [r7, #38]	; 0x26
 800c638:	687a      	ldr	r2, [r7, #4]
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	781b      	ldrb	r3, [r3, #0]
 800c63e:	009b      	lsls	r3, r3, #2
 800c640:	441a      	add	r2, r3
 800c642:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c644:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c648:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c64c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c654:	b29b      	uxth	r3, r3
 800c656:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c658:	687a      	ldr	r2, [r7, #4]
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	781b      	ldrb	r3, [r3, #0]
 800c65e:	009b      	lsls	r3, r3, #2
 800c660:	4413      	add	r3, r2
 800c662:	881b      	ldrh	r3, [r3, #0]
 800c664:	b29b      	uxth	r3, r3
 800c666:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c66a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c66e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c670:	687a      	ldr	r2, [r7, #4]
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	009b      	lsls	r3, r3, #2
 800c678:	441a      	add	r2, r3
 800c67a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c67c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c680:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c684:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c688:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c68c:	b29b      	uxth	r3, r3
 800c68e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c690:	687a      	ldr	r2, [r7, #4]
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	4413      	add	r3, r2
 800c69a:	881b      	ldrh	r3, [r3, #0]
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c6a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c6a6:	847b      	strh	r3, [r7, #34]	; 0x22
 800c6a8:	687a      	ldr	r2, [r7, #4]
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	009b      	lsls	r3, r3, #2
 800c6b0:	441a      	add	r2, r3
 800c6b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c6b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c6b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c6bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c6c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c6c8:	2300      	movs	r3, #0
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	3734      	adds	r7, #52	; 0x34
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bc80      	pop	{r7}
 800c6d2:	4770      	bx	lr

0800c6d4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b0c2      	sub	sp, #264	; 0x108
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c6e2:	6018      	str	r0, [r3, #0]
 800c6e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6ec:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c6ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	785b      	ldrb	r3, [r3, #1]
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	f040 86b7 	bne.w	800d46e <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800c700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	699a      	ldr	r2, [r3, #24]
 800c70c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c710:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	691b      	ldr	r3, [r3, #16]
 800c718:	429a      	cmp	r2, r3
 800c71a:	d908      	bls.n	800c72e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800c71c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c720:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	691b      	ldr	r3, [r3, #16]
 800c728:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c72c:	e007      	b.n	800c73e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800c72e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c732:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	699b      	ldr	r3, [r3, #24]
 800c73a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800c73e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c742:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	7b1b      	ldrb	r3, [r3, #12]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d13a      	bne.n	800c7c4 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800c74e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c752:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	6959      	ldr	r1, [r3, #20]
 800c75a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c75e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	88da      	ldrh	r2, [r3, #6]
 800c766:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c76a:	b29b      	uxth	r3, r3
 800c76c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c770:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c774:	6800      	ldr	r0, [r0, #0]
 800c776:	f001 fc9c 	bl	800e0b2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c77a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c77e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	613b      	str	r3, [r7, #16]
 800c786:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c78a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c794:	b29b      	uxth	r3, r3
 800c796:	461a      	mov	r2, r3
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	4413      	add	r3, r2
 800c79c:	613b      	str	r3, [r7, #16]
 800c79e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	781b      	ldrb	r3, [r3, #0]
 800c7aa:	011a      	lsls	r2, r3, #4
 800c7ac:	693b      	ldr	r3, [r7, #16]
 800c7ae:	4413      	add	r3, r2
 800c7b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c7b4:	60fb      	str	r3, [r7, #12]
 800c7b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7ba:	b29a      	uxth	r2, r3
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	801a      	strh	r2, [r3, #0]
 800c7c0:	f000 be1f 	b.w	800d402 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800c7c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	78db      	ldrb	r3, [r3, #3]
 800c7d0:	2b02      	cmp	r3, #2
 800c7d2:	f040 8462 	bne.w	800d09a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800c7d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	6a1a      	ldr	r2, [r3, #32]
 800c7e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	691b      	ldr	r3, [r3, #16]
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	f240 83df 	bls.w	800cfb2 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c7f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c7fc:	681a      	ldr	r2, [r3, #0]
 800c7fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c802:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	781b      	ldrb	r3, [r3, #0]
 800c80a:	009b      	lsls	r3, r3, #2
 800c80c:	4413      	add	r3, r2
 800c80e:	881b      	ldrh	r3, [r3, #0]
 800c810:	b29b      	uxth	r3, r3
 800c812:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c81a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800c81e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c822:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c82c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	781b      	ldrb	r3, [r3, #0]
 800c834:	009b      	lsls	r3, r3, #2
 800c836:	441a      	add	r2, r3
 800c838:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800c83c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c840:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c844:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800c848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800c850:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c854:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	6a1a      	ldr	r2, [r3, #32]
 800c85c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c860:	1ad2      	subs	r2, r2, r3
 800c862:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c866:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c86e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c872:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c876:	681a      	ldr	r2, [r3, #0]
 800c878:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c87c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	781b      	ldrb	r3, [r3, #0]
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	4413      	add	r3, r2
 800c888:	881b      	ldrh	r3, [r3, #0]
 800c88a:	b29b      	uxth	r3, r3
 800c88c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c890:	2b00      	cmp	r3, #0
 800c892:	f000 81c7 	beq.w	800cc24 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c89a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	633b      	str	r3, [r7, #48]	; 0x30
 800c8a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	785b      	ldrb	r3, [r3, #1]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d177      	bne.n	800c9a2 <USB_EPStartXfer+0x2ce>
 800c8b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	62bb      	str	r3, [r7, #40]	; 0x28
 800c8be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c8cc:	b29b      	uxth	r3, r3
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8d2:	4413      	add	r3, r2
 800c8d4:	62bb      	str	r3, [r7, #40]	; 0x28
 800c8d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	781b      	ldrb	r3, [r3, #0]
 800c8e2:	011a      	lsls	r2, r3, #4
 800c8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e6:	4413      	add	r3, r2
 800c8e8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c8ec:	627b      	str	r3, [r7, #36]	; 0x24
 800c8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8f0:	881b      	ldrh	r3, [r3, #0]
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8f8:	b29a      	uxth	r2, r3
 800c8fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8fc:	801a      	strh	r2, [r3, #0]
 800c8fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c902:	2b3e      	cmp	r3, #62	; 0x3e
 800c904:	d921      	bls.n	800c94a <USB_EPStartXfer+0x276>
 800c906:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c90a:	095b      	lsrs	r3, r3, #5
 800c90c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c910:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c914:	f003 031f 	and.w	r3, r3, #31
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d104      	bne.n	800c926 <USB_EPStartXfer+0x252>
 800c91c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c920:	3b01      	subs	r3, #1
 800c922:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c928:	881b      	ldrh	r3, [r3, #0]
 800c92a:	b29a      	uxth	r2, r3
 800c92c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c930:	b29b      	uxth	r3, r3
 800c932:	029b      	lsls	r3, r3, #10
 800c934:	b29b      	uxth	r3, r3
 800c936:	4313      	orrs	r3, r2
 800c938:	b29b      	uxth	r3, r3
 800c93a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c93e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c942:	b29a      	uxth	r2, r3
 800c944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c946:	801a      	strh	r2, [r3, #0]
 800c948:	e050      	b.n	800c9ec <USB_EPStartXfer+0x318>
 800c94a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d10a      	bne.n	800c968 <USB_EPStartXfer+0x294>
 800c952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c954:	881b      	ldrh	r3, [r3, #0]
 800c956:	b29b      	uxth	r3, r3
 800c958:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c95c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c960:	b29a      	uxth	r2, r3
 800c962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c964:	801a      	strh	r2, [r3, #0]
 800c966:	e041      	b.n	800c9ec <USB_EPStartXfer+0x318>
 800c968:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c96c:	085b      	lsrs	r3, r3, #1
 800c96e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c972:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c976:	f003 0301 	and.w	r3, r3, #1
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d004      	beq.n	800c988 <USB_EPStartXfer+0x2b4>
 800c97e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c982:	3301      	adds	r3, #1
 800c984:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c98a:	881b      	ldrh	r3, [r3, #0]
 800c98c:	b29a      	uxth	r2, r3
 800c98e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c992:	b29b      	uxth	r3, r3
 800c994:	029b      	lsls	r3, r3, #10
 800c996:	b29b      	uxth	r3, r3
 800c998:	4313      	orrs	r3, r2
 800c99a:	b29a      	uxth	r2, r3
 800c99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c99e:	801a      	strh	r2, [r3, #0]
 800c9a0:	e024      	b.n	800c9ec <USB_EPStartXfer+0x318>
 800c9a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	785b      	ldrb	r3, [r3, #1]
 800c9ae:	2b01      	cmp	r3, #1
 800c9b0:	d11c      	bne.n	800c9ec <USB_EPStartXfer+0x318>
 800c9b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c9c0:	b29b      	uxth	r3, r3
 800c9c2:	461a      	mov	r2, r3
 800c9c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9c6:	4413      	add	r3, r2
 800c9c8:	633b      	str	r3, [r7, #48]	; 0x30
 800c9ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	011a      	lsls	r2, r3, #4
 800c9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9da:	4413      	add	r3, r2
 800c9dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c9e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c9e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9e6:	b29a      	uxth	r2, r3
 800c9e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9ea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c9ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	895b      	ldrh	r3, [r3, #10]
 800c9f8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c9fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	6959      	ldr	r1, [r3, #20]
 800ca08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca0c:	b29b      	uxth	r3, r3
 800ca0e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ca12:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ca16:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ca1a:	6800      	ldr	r0, [r0, #0]
 800ca1c:	f001 fb49 	bl	800e0b2 <USB_WritePMA>
            ep->xfer_buff += len;
 800ca20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	695a      	ldr	r2, [r3, #20]
 800ca2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca30:	441a      	add	r2, r3
 800ca32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ca3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	6a1a      	ldr	r2, [r3, #32]
 800ca4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	691b      	ldr	r3, [r3, #16]
 800ca56:	429a      	cmp	r2, r3
 800ca58:	d90f      	bls.n	800ca7a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800ca5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	6a1a      	ldr	r2, [r3, #32]
 800ca66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca6a:	1ad2      	subs	r2, r2, r3
 800ca6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	621a      	str	r2, [r3, #32]
 800ca78:	e00e      	b.n	800ca98 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800ca7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	6a1b      	ldr	r3, [r3, #32]
 800ca86:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800ca8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	2200      	movs	r2, #0
 800ca96:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ca98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	785b      	ldrb	r3, [r3, #1]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d177      	bne.n	800cb98 <USB_EPStartXfer+0x4c4>
 800caa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800caac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	61bb      	str	r3, [r7, #24]
 800cab4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cab8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cac2:	b29b      	uxth	r3, r3
 800cac4:	461a      	mov	r2, r3
 800cac6:	69bb      	ldr	r3, [r7, #24]
 800cac8:	4413      	add	r3, r2
 800caca:	61bb      	str	r3, [r7, #24]
 800cacc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cad0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	011a      	lsls	r2, r3, #4
 800cada:	69bb      	ldr	r3, [r7, #24]
 800cadc:	4413      	add	r3, r2
 800cade:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cae2:	617b      	str	r3, [r7, #20]
 800cae4:	697b      	ldr	r3, [r7, #20]
 800cae6:	881b      	ldrh	r3, [r3, #0]
 800cae8:	b29b      	uxth	r3, r3
 800caea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800caee:	b29a      	uxth	r2, r3
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	801a      	strh	r2, [r3, #0]
 800caf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800caf8:	2b3e      	cmp	r3, #62	; 0x3e
 800cafa:	d921      	bls.n	800cb40 <USB_EPStartXfer+0x46c>
 800cafc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb00:	095b      	lsrs	r3, r3, #5
 800cb02:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb0a:	f003 031f 	and.w	r3, r3, #31
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d104      	bne.n	800cb1c <USB_EPStartXfer+0x448>
 800cb12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb16:	3b01      	subs	r3, #1
 800cb18:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb1c:	697b      	ldr	r3, [r7, #20]
 800cb1e:	881b      	ldrh	r3, [r3, #0]
 800cb20:	b29a      	uxth	r2, r3
 800cb22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb26:	b29b      	uxth	r3, r3
 800cb28:	029b      	lsls	r3, r3, #10
 800cb2a:	b29b      	uxth	r3, r3
 800cb2c:	4313      	orrs	r3, r2
 800cb2e:	b29b      	uxth	r3, r3
 800cb30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb38:	b29a      	uxth	r2, r3
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	801a      	strh	r2, [r3, #0]
 800cb3e:	e056      	b.n	800cbee <USB_EPStartXfer+0x51a>
 800cb40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d10a      	bne.n	800cb5e <USB_EPStartXfer+0x48a>
 800cb48:	697b      	ldr	r3, [r7, #20]
 800cb4a:	881b      	ldrh	r3, [r3, #0]
 800cb4c:	b29b      	uxth	r3, r3
 800cb4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb56:	b29a      	uxth	r2, r3
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	801a      	strh	r2, [r3, #0]
 800cb5c:	e047      	b.n	800cbee <USB_EPStartXfer+0x51a>
 800cb5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb62:	085b      	lsrs	r3, r3, #1
 800cb64:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb6c:	f003 0301 	and.w	r3, r3, #1
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d004      	beq.n	800cb7e <USB_EPStartXfer+0x4aa>
 800cb74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb78:	3301      	adds	r3, #1
 800cb7a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb7e:	697b      	ldr	r3, [r7, #20]
 800cb80:	881b      	ldrh	r3, [r3, #0]
 800cb82:	b29a      	uxth	r2, r3
 800cb84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb88:	b29b      	uxth	r3, r3
 800cb8a:	029b      	lsls	r3, r3, #10
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	4313      	orrs	r3, r2
 800cb90:	b29a      	uxth	r2, r3
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	801a      	strh	r2, [r3, #0]
 800cb96:	e02a      	b.n	800cbee <USB_EPStartXfer+0x51a>
 800cb98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	785b      	ldrb	r3, [r3, #1]
 800cba4:	2b01      	cmp	r3, #1
 800cba6:	d122      	bne.n	800cbee <USB_EPStartXfer+0x51a>
 800cba8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	623b      	str	r3, [r7, #32]
 800cbb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbb8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cbc2:	b29b      	uxth	r3, r3
 800cbc4:	461a      	mov	r2, r3
 800cbc6:	6a3b      	ldr	r3, [r7, #32]
 800cbc8:	4413      	add	r3, r2
 800cbca:	623b      	str	r3, [r7, #32]
 800cbcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	781b      	ldrb	r3, [r3, #0]
 800cbd8:	011a      	lsls	r2, r3, #4
 800cbda:	6a3b      	ldr	r3, [r7, #32]
 800cbdc:	4413      	add	r3, r2
 800cbde:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cbe2:	61fb      	str	r3, [r7, #28]
 800cbe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cbe8:	b29a      	uxth	r2, r3
 800cbea:	69fb      	ldr	r3, [r7, #28]
 800cbec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800cbee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	891b      	ldrh	r3, [r3, #8]
 800cbfa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cbfe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	6959      	ldr	r1, [r3, #20]
 800cc0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc0e:	b29b      	uxth	r3, r3
 800cc10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800cc14:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800cc18:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800cc1c:	6800      	ldr	r0, [r0, #0]
 800cc1e:	f001 fa48 	bl	800e0b2 <USB_WritePMA>
 800cc22:	e3ee      	b.n	800d402 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800cc24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	785b      	ldrb	r3, [r3, #1]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d177      	bne.n	800cd24 <USB_EPStartXfer+0x650>
 800cc34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	64bb      	str	r3, [r7, #72]	; 0x48
 800cc40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	461a      	mov	r2, r3
 800cc52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cc54:	4413      	add	r3, r2
 800cc56:	64bb      	str	r3, [r7, #72]	; 0x48
 800cc58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	781b      	ldrb	r3, [r3, #0]
 800cc64:	011a      	lsls	r2, r3, #4
 800cc66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cc68:	4413      	add	r3, r2
 800cc6a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cc6e:	647b      	str	r3, [r7, #68]	; 0x44
 800cc70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc72:	881b      	ldrh	r3, [r3, #0]
 800cc74:	b29b      	uxth	r3, r3
 800cc76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc7a:	b29a      	uxth	r2, r3
 800cc7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc7e:	801a      	strh	r2, [r3, #0]
 800cc80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc84:	2b3e      	cmp	r3, #62	; 0x3e
 800cc86:	d921      	bls.n	800cccc <USB_EPStartXfer+0x5f8>
 800cc88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc8c:	095b      	lsrs	r3, r3, #5
 800cc8e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cc92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc96:	f003 031f 	and.w	r3, r3, #31
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d104      	bne.n	800cca8 <USB_EPStartXfer+0x5d4>
 800cc9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cca2:	3b01      	subs	r3, #1
 800cca4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cca8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ccaa:	881b      	ldrh	r3, [r3, #0]
 800ccac:	b29a      	uxth	r2, r3
 800ccae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ccb2:	b29b      	uxth	r3, r3
 800ccb4:	029b      	lsls	r3, r3, #10
 800ccb6:	b29b      	uxth	r3, r3
 800ccb8:	4313      	orrs	r3, r2
 800ccba:	b29b      	uxth	r3, r3
 800ccbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ccc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ccc4:	b29a      	uxth	r2, r3
 800ccc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ccc8:	801a      	strh	r2, [r3, #0]
 800ccca:	e056      	b.n	800cd7a <USB_EPStartXfer+0x6a6>
 800cccc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d10a      	bne.n	800ccea <USB_EPStartXfer+0x616>
 800ccd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ccd6:	881b      	ldrh	r3, [r3, #0]
 800ccd8:	b29b      	uxth	r3, r3
 800ccda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ccde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cce2:	b29a      	uxth	r2, r3
 800cce4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cce6:	801a      	strh	r2, [r3, #0]
 800cce8:	e047      	b.n	800cd7a <USB_EPStartXfer+0x6a6>
 800ccea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ccee:	085b      	lsrs	r3, r3, #1
 800ccf0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ccf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ccf8:	f003 0301 	and.w	r3, r3, #1
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d004      	beq.n	800cd0a <USB_EPStartXfer+0x636>
 800cd00:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cd04:	3301      	adds	r3, #1
 800cd06:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cd0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cd0c:	881b      	ldrh	r3, [r3, #0]
 800cd0e:	b29a      	uxth	r2, r3
 800cd10:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cd14:	b29b      	uxth	r3, r3
 800cd16:	029b      	lsls	r3, r3, #10
 800cd18:	b29b      	uxth	r3, r3
 800cd1a:	4313      	orrs	r3, r2
 800cd1c:	b29a      	uxth	r2, r3
 800cd1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cd20:	801a      	strh	r2, [r3, #0]
 800cd22:	e02a      	b.n	800cd7a <USB_EPStartXfer+0x6a6>
 800cd24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	785b      	ldrb	r3, [r3, #1]
 800cd30:	2b01      	cmp	r3, #1
 800cd32:	d122      	bne.n	800cd7a <USB_EPStartXfer+0x6a6>
 800cd34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	653b      	str	r3, [r7, #80]	; 0x50
 800cd40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cd4e:	b29b      	uxth	r3, r3
 800cd50:	461a      	mov	r2, r3
 800cd52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd54:	4413      	add	r3, r2
 800cd56:	653b      	str	r3, [r7, #80]	; 0x50
 800cd58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	781b      	ldrb	r3, [r3, #0]
 800cd64:	011a      	lsls	r2, r3, #4
 800cd66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd68:	4413      	add	r3, r2
 800cd6a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cd6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cd70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd74:	b29a      	uxth	r2, r3
 800cd76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd78:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800cd7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	891b      	ldrh	r3, [r3, #8]
 800cd86:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cd8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	6959      	ldr	r1, [r3, #20]
 800cd96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800cda0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800cda4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800cda8:	6800      	ldr	r0, [r0, #0]
 800cdaa:	f001 f982 	bl	800e0b2 <USB_WritePMA>
            ep->xfer_buff += len;
 800cdae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	695a      	ldr	r2, [r3, #20]
 800cdba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cdbe:	441a      	add	r2, r3
 800cdc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdc4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800cdcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	6a1a      	ldr	r2, [r3, #32]
 800cdd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cddc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	691b      	ldr	r3, [r3, #16]
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d90f      	bls.n	800ce08 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800cde8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	6a1a      	ldr	r2, [r3, #32]
 800cdf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cdf8:	1ad2      	subs	r2, r2, r3
 800cdfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	621a      	str	r2, [r3, #32]
 800ce06:	e00e      	b.n	800ce26 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800ce08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	6a1b      	ldr	r3, [r3, #32]
 800ce14:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800ce18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	2200      	movs	r2, #0
 800ce24:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ce26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	643b      	str	r3, [r7, #64]	; 0x40
 800ce32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	785b      	ldrb	r3, [r3, #1]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d177      	bne.n	800cf32 <USB_EPStartXfer+0x85e>
 800ce42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	63bb      	str	r3, [r7, #56]	; 0x38
 800ce4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ce5c:	b29b      	uxth	r3, r3
 800ce5e:	461a      	mov	r2, r3
 800ce60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce62:	4413      	add	r3, r2
 800ce64:	63bb      	str	r3, [r7, #56]	; 0x38
 800ce66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	011a      	lsls	r2, r3, #4
 800ce74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce76:	4413      	add	r3, r2
 800ce78:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ce7c:	637b      	str	r3, [r7, #52]	; 0x34
 800ce7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce80:	881b      	ldrh	r3, [r3, #0]
 800ce82:	b29b      	uxth	r3, r3
 800ce84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce88:	b29a      	uxth	r2, r3
 800ce8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce8c:	801a      	strh	r2, [r3, #0]
 800ce8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce92:	2b3e      	cmp	r3, #62	; 0x3e
 800ce94:	d921      	bls.n	800ceda <USB_EPStartXfer+0x806>
 800ce96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce9a:	095b      	lsrs	r3, r3, #5
 800ce9c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800cea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cea4:	f003 031f 	and.w	r3, r3, #31
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d104      	bne.n	800ceb6 <USB_EPStartXfer+0x7e2>
 800ceac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ceb0:	3b01      	subs	r3, #1
 800ceb2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ceb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ceb8:	881b      	ldrh	r3, [r3, #0]
 800ceba:	b29a      	uxth	r2, r3
 800cebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cec0:	b29b      	uxth	r3, r3
 800cec2:	029b      	lsls	r3, r3, #10
 800cec4:	b29b      	uxth	r3, r3
 800cec6:	4313      	orrs	r3, r2
 800cec8:	b29b      	uxth	r3, r3
 800ceca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cece:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ced2:	b29a      	uxth	r2, r3
 800ced4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ced6:	801a      	strh	r2, [r3, #0]
 800ced8:	e050      	b.n	800cf7c <USB_EPStartXfer+0x8a8>
 800ceda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d10a      	bne.n	800cef8 <USB_EPStartXfer+0x824>
 800cee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cee4:	881b      	ldrh	r3, [r3, #0]
 800cee6:	b29b      	uxth	r3, r3
 800cee8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ceec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cef0:	b29a      	uxth	r2, r3
 800cef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cef4:	801a      	strh	r2, [r3, #0]
 800cef6:	e041      	b.n	800cf7c <USB_EPStartXfer+0x8a8>
 800cef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cefc:	085b      	lsrs	r3, r3, #1
 800cefe:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800cf02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf06:	f003 0301 	and.w	r3, r3, #1
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d004      	beq.n	800cf18 <USB_EPStartXfer+0x844>
 800cf0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cf12:	3301      	adds	r3, #1
 800cf14:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800cf18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf1a:	881b      	ldrh	r3, [r3, #0]
 800cf1c:	b29a      	uxth	r2, r3
 800cf1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	029b      	lsls	r3, r3, #10
 800cf26:	b29b      	uxth	r3, r3
 800cf28:	4313      	orrs	r3, r2
 800cf2a:	b29a      	uxth	r2, r3
 800cf2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf2e:	801a      	strh	r2, [r3, #0]
 800cf30:	e024      	b.n	800cf7c <USB_EPStartXfer+0x8a8>
 800cf32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	785b      	ldrb	r3, [r3, #1]
 800cf3e:	2b01      	cmp	r3, #1
 800cf40:	d11c      	bne.n	800cf7c <USB_EPStartXfer+0x8a8>
 800cf42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	461a      	mov	r2, r3
 800cf54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf56:	4413      	add	r3, r2
 800cf58:	643b      	str	r3, [r7, #64]	; 0x40
 800cf5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	781b      	ldrb	r3, [r3, #0]
 800cf66:	011a      	lsls	r2, r3, #4
 800cf68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf6a:	4413      	add	r3, r2
 800cf6c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800cf70:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf76:	b29a      	uxth	r2, r3
 800cf78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf7a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800cf7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	895b      	ldrh	r3, [r3, #10]
 800cf88:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cf8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	6959      	ldr	r1, [r3, #20]
 800cf98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf9c:	b29b      	uxth	r3, r3
 800cf9e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800cfa2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800cfa6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800cfaa:	6800      	ldr	r0, [r0, #0]
 800cfac:	f001 f881 	bl	800e0b2 <USB_WritePMA>
 800cfb0:	e227      	b.n	800d402 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800cfb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	6a1b      	ldr	r3, [r3, #32]
 800cfbe:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800cfc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfc6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cfca:	681a      	ldr	r2, [r3, #0]
 800cfcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	781b      	ldrb	r3, [r3, #0]
 800cfd8:	009b      	lsls	r3, r3, #2
 800cfda:	4413      	add	r3, r2
 800cfdc:	881b      	ldrh	r3, [r3, #0]
 800cfde:	b29b      	uxth	r3, r3
 800cfe0:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800cfe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cfe8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800cfec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cff0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cff4:	681a      	ldr	r2, [r3, #0]
 800cff6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cffa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	781b      	ldrb	r3, [r3, #0]
 800d002:	009b      	lsls	r3, r3, #2
 800d004:	441a      	add	r2, r3
 800d006:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800d00a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d00e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d012:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d01a:	b29b      	uxth	r3, r3
 800d01c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d01e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d022:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d02a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d02e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d038:	b29b      	uxth	r3, r3
 800d03a:	461a      	mov	r2, r3
 800d03c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d03e:	4413      	add	r3, r2
 800d040:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d042:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d046:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	781b      	ldrb	r3, [r3, #0]
 800d04e:	011a      	lsls	r2, r3, #4
 800d050:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d052:	4413      	add	r3, r2
 800d054:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d058:	65bb      	str	r3, [r7, #88]	; 0x58
 800d05a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d05e:	b29a      	uxth	r2, r3
 800d060:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d062:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d064:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d068:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	891b      	ldrh	r3, [r3, #8]
 800d070:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d074:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d078:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	6959      	ldr	r1, [r3, #20]
 800d080:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d084:	b29b      	uxth	r3, r3
 800d086:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d08a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800d08e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800d092:	6800      	ldr	r0, [r0, #0]
 800d094:	f001 f80d 	bl	800e0b2 <USB_WritePMA>
 800d098:	e1b3      	b.n	800d402 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d09a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d09e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	6a1a      	ldr	r2, [r3, #32]
 800d0a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d0aa:	1ad2      	subs	r2, r2, r3
 800d0ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d0b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d0c0:	681a      	ldr	r2, [r3, #0]
 800d0c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	781b      	ldrb	r3, [r3, #0]
 800d0ce:	009b      	lsls	r3, r3, #2
 800d0d0:	4413      	add	r3, r2
 800d0d2:	881b      	ldrh	r3, [r3, #0]
 800d0d4:	b29b      	uxth	r3, r3
 800d0d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	f000 80c6 	beq.w	800d26c <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d0e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	673b      	str	r3, [r7, #112]	; 0x70
 800d0ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	785b      	ldrb	r3, [r3, #1]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d177      	bne.n	800d1ec <USB_EPStartXfer+0xb18>
 800d0fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d100:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	66bb      	str	r3, [r7, #104]	; 0x68
 800d108:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d10c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d116:	b29b      	uxth	r3, r3
 800d118:	461a      	mov	r2, r3
 800d11a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d11c:	4413      	add	r3, r2
 800d11e:	66bb      	str	r3, [r7, #104]	; 0x68
 800d120:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d124:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	781b      	ldrb	r3, [r3, #0]
 800d12c:	011a      	lsls	r2, r3, #4
 800d12e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d130:	4413      	add	r3, r2
 800d132:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d136:	667b      	str	r3, [r7, #100]	; 0x64
 800d138:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d13a:	881b      	ldrh	r3, [r3, #0]
 800d13c:	b29b      	uxth	r3, r3
 800d13e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d142:	b29a      	uxth	r2, r3
 800d144:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d146:	801a      	strh	r2, [r3, #0]
 800d148:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d14c:	2b3e      	cmp	r3, #62	; 0x3e
 800d14e:	d921      	bls.n	800d194 <USB_EPStartXfer+0xac0>
 800d150:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d154:	095b      	lsrs	r3, r3, #5
 800d156:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d15a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d15e:	f003 031f 	and.w	r3, r3, #31
 800d162:	2b00      	cmp	r3, #0
 800d164:	d104      	bne.n	800d170 <USB_EPStartXfer+0xa9c>
 800d166:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d16a:	3b01      	subs	r3, #1
 800d16c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d170:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d172:	881b      	ldrh	r3, [r3, #0]
 800d174:	b29a      	uxth	r2, r3
 800d176:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d17a:	b29b      	uxth	r3, r3
 800d17c:	029b      	lsls	r3, r3, #10
 800d17e:	b29b      	uxth	r3, r3
 800d180:	4313      	orrs	r3, r2
 800d182:	b29b      	uxth	r3, r3
 800d184:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d188:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d18c:	b29a      	uxth	r2, r3
 800d18e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d190:	801a      	strh	r2, [r3, #0]
 800d192:	e050      	b.n	800d236 <USB_EPStartXfer+0xb62>
 800d194:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d10a      	bne.n	800d1b2 <USB_EPStartXfer+0xade>
 800d19c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d19e:	881b      	ldrh	r3, [r3, #0]
 800d1a0:	b29b      	uxth	r3, r3
 800d1a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1aa:	b29a      	uxth	r2, r3
 800d1ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d1ae:	801a      	strh	r2, [r3, #0]
 800d1b0:	e041      	b.n	800d236 <USB_EPStartXfer+0xb62>
 800d1b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1b6:	085b      	lsrs	r3, r3, #1
 800d1b8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d1bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1c0:	f003 0301 	and.w	r3, r3, #1
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d004      	beq.n	800d1d2 <USB_EPStartXfer+0xafe>
 800d1c8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d1d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d1d4:	881b      	ldrh	r3, [r3, #0]
 800d1d6:	b29a      	uxth	r2, r3
 800d1d8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d1dc:	b29b      	uxth	r3, r3
 800d1de:	029b      	lsls	r3, r3, #10
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	4313      	orrs	r3, r2
 800d1e4:	b29a      	uxth	r2, r3
 800d1e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d1e8:	801a      	strh	r2, [r3, #0]
 800d1ea:	e024      	b.n	800d236 <USB_EPStartXfer+0xb62>
 800d1ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d1f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	785b      	ldrb	r3, [r3, #1]
 800d1f8:	2b01      	cmp	r3, #1
 800d1fa:	d11c      	bne.n	800d236 <USB_EPStartXfer+0xb62>
 800d1fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d200:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	461a      	mov	r2, r3
 800d20e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d210:	4413      	add	r3, r2
 800d212:	673b      	str	r3, [r7, #112]	; 0x70
 800d214:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d218:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	011a      	lsls	r2, r3, #4
 800d222:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d224:	4413      	add	r3, r2
 800d226:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d22a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d22c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d230:	b29a      	uxth	r2, r3
 800d232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d234:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d236:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d23a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	895b      	ldrh	r3, [r3, #10]
 800d242:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d246:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d24a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	6959      	ldr	r1, [r3, #20]
 800d252:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d256:	b29b      	uxth	r3, r3
 800d258:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d25c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800d260:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800d264:	6800      	ldr	r0, [r0, #0]
 800d266:	f000 ff24 	bl	800e0b2 <USB_WritePMA>
 800d26a:	e0ca      	b.n	800d402 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d26c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d270:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	785b      	ldrb	r3, [r3, #1]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d177      	bne.n	800d36c <USB_EPStartXfer+0xc98>
 800d27c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d280:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d288:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d28c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d296:	b29b      	uxth	r3, r3
 800d298:	461a      	mov	r2, r3
 800d29a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d29c:	4413      	add	r3, r2
 800d29e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d2a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d2a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	011a      	lsls	r2, r3, #4
 800d2ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d2b0:	4413      	add	r3, r2
 800d2b2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d2b6:	67bb      	str	r3, [r7, #120]	; 0x78
 800d2b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2ba:	881b      	ldrh	r3, [r3, #0]
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d2c2:	b29a      	uxth	r2, r3
 800d2c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2c6:	801a      	strh	r2, [r3, #0]
 800d2c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2cc:	2b3e      	cmp	r3, #62	; 0x3e
 800d2ce:	d921      	bls.n	800d314 <USB_EPStartXfer+0xc40>
 800d2d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2d4:	095b      	lsrs	r3, r3, #5
 800d2d6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d2da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2de:	f003 031f 	and.w	r3, r3, #31
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d104      	bne.n	800d2f0 <USB_EPStartXfer+0xc1c>
 800d2e6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d2ea:	3b01      	subs	r3, #1
 800d2ec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d2f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2f2:	881b      	ldrh	r3, [r3, #0]
 800d2f4:	b29a      	uxth	r2, r3
 800d2f6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d2fa:	b29b      	uxth	r3, r3
 800d2fc:	029b      	lsls	r3, r3, #10
 800d2fe:	b29b      	uxth	r3, r3
 800d300:	4313      	orrs	r3, r2
 800d302:	b29b      	uxth	r3, r3
 800d304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d30c:	b29a      	uxth	r2, r3
 800d30e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d310:	801a      	strh	r2, [r3, #0]
 800d312:	e05c      	b.n	800d3ce <USB_EPStartXfer+0xcfa>
 800d314:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d10a      	bne.n	800d332 <USB_EPStartXfer+0xc5e>
 800d31c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d31e:	881b      	ldrh	r3, [r3, #0]
 800d320:	b29b      	uxth	r3, r3
 800d322:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d326:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d32a:	b29a      	uxth	r2, r3
 800d32c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d32e:	801a      	strh	r2, [r3, #0]
 800d330:	e04d      	b.n	800d3ce <USB_EPStartXfer+0xcfa>
 800d332:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d336:	085b      	lsrs	r3, r3, #1
 800d338:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d33c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d340:	f003 0301 	and.w	r3, r3, #1
 800d344:	2b00      	cmp	r3, #0
 800d346:	d004      	beq.n	800d352 <USB_EPStartXfer+0xc7e>
 800d348:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d34c:	3301      	adds	r3, #1
 800d34e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d352:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d354:	881b      	ldrh	r3, [r3, #0]
 800d356:	b29a      	uxth	r2, r3
 800d358:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d35c:	b29b      	uxth	r3, r3
 800d35e:	029b      	lsls	r3, r3, #10
 800d360:	b29b      	uxth	r3, r3
 800d362:	4313      	orrs	r3, r2
 800d364:	b29a      	uxth	r2, r3
 800d366:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d368:	801a      	strh	r2, [r3, #0]
 800d36a:	e030      	b.n	800d3ce <USB_EPStartXfer+0xcfa>
 800d36c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d370:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	785b      	ldrb	r3, [r3, #1]
 800d378:	2b01      	cmp	r3, #1
 800d37a:	d128      	bne.n	800d3ce <USB_EPStartXfer+0xcfa>
 800d37c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d380:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d38a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d38e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d398:	b29b      	uxth	r3, r3
 800d39a:	461a      	mov	r2, r3
 800d39c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d3a0:	4413      	add	r3, r2
 800d3a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d3a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d3aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	781b      	ldrb	r3, [r3, #0]
 800d3b2:	011a      	lsls	r2, r3, #4
 800d3b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d3b8:	4413      	add	r3, r2
 800d3ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d3be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d3c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d3c6:	b29a      	uxth	r2, r3
 800d3c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d3cc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d3ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d3d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	891b      	ldrh	r3, [r3, #8]
 800d3da:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d3de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d3e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	6959      	ldr	r1, [r3, #20]
 800d3ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d3ee:	b29b      	uxth	r3, r3
 800d3f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d3f4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800d3f8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800d3fc:	6800      	ldr	r0, [r0, #0]
 800d3fe:	f000 fe58 	bl	800e0b2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d402:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d406:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d40a:	681a      	ldr	r2, [r3, #0]
 800d40c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d410:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	009b      	lsls	r3, r3, #2
 800d41a:	4413      	add	r3, r2
 800d41c:	881b      	ldrh	r3, [r3, #0]
 800d41e:	b29b      	uxth	r3, r3
 800d420:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d424:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d428:	817b      	strh	r3, [r7, #10]
 800d42a:	897b      	ldrh	r3, [r7, #10]
 800d42c:	f083 0310 	eor.w	r3, r3, #16
 800d430:	817b      	strh	r3, [r7, #10]
 800d432:	897b      	ldrh	r3, [r7, #10]
 800d434:	f083 0320 	eor.w	r3, r3, #32
 800d438:	817b      	strh	r3, [r7, #10]
 800d43a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d43e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d442:	681a      	ldr	r2, [r3, #0]
 800d444:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d448:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	009b      	lsls	r3, r3, #2
 800d452:	441a      	add	r2, r3
 800d454:	897b      	ldrh	r3, [r7, #10]
 800d456:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d45a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d45e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d466:	b29b      	uxth	r3, r3
 800d468:	8013      	strh	r3, [r2, #0]
 800d46a:	f000 bcde 	b.w	800de2a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d46e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d472:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	7b1b      	ldrb	r3, [r3, #12]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	f040 80bb 	bne.w	800d5f6 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d480:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d484:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	699a      	ldr	r2, [r3, #24]
 800d48c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d490:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	691b      	ldr	r3, [r3, #16]
 800d498:	429a      	cmp	r2, r3
 800d49a:	d917      	bls.n	800d4cc <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800d49c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d4a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	691b      	ldr	r3, [r3, #16]
 800d4a8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800d4ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d4b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	699a      	ldr	r2, [r3, #24]
 800d4b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4bc:	1ad2      	subs	r2, r2, r3
 800d4be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d4c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	619a      	str	r2, [r3, #24]
 800d4ca:	e00e      	b.n	800d4ea <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800d4cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d4d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	699b      	ldr	r3, [r3, #24]
 800d4d8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800d4dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d4e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800d4ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d4ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d4f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d4fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d506:	b29b      	uxth	r3, r3
 800d508:	461a      	mov	r2, r3
 800d50a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d50e:	4413      	add	r3, r2
 800d510:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d514:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d518:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	781b      	ldrb	r3, [r3, #0]
 800d520:	011a      	lsls	r2, r3, #4
 800d522:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d526:	4413      	add	r3, r2
 800d528:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d52c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800d530:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d534:	881b      	ldrh	r3, [r3, #0]
 800d536:	b29b      	uxth	r3, r3
 800d538:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d53c:	b29a      	uxth	r2, r3
 800d53e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d542:	801a      	strh	r2, [r3, #0]
 800d544:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d548:	2b3e      	cmp	r3, #62	; 0x3e
 800d54a:	d924      	bls.n	800d596 <USB_EPStartXfer+0xec2>
 800d54c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d550:	095b      	lsrs	r3, r3, #5
 800d552:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d556:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d55a:	f003 031f 	and.w	r3, r3, #31
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d104      	bne.n	800d56c <USB_EPStartXfer+0xe98>
 800d562:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d566:	3b01      	subs	r3, #1
 800d568:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d56c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d570:	881b      	ldrh	r3, [r3, #0]
 800d572:	b29a      	uxth	r2, r3
 800d574:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d578:	b29b      	uxth	r3, r3
 800d57a:	029b      	lsls	r3, r3, #10
 800d57c:	b29b      	uxth	r3, r3
 800d57e:	4313      	orrs	r3, r2
 800d580:	b29b      	uxth	r3, r3
 800d582:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d586:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d58a:	b29a      	uxth	r2, r3
 800d58c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d590:	801a      	strh	r2, [r3, #0]
 800d592:	f000 bc10 	b.w	800ddb6 <USB_EPStartXfer+0x16e2>
 800d596:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d10c      	bne.n	800d5b8 <USB_EPStartXfer+0xee4>
 800d59e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d5a2:	881b      	ldrh	r3, [r3, #0]
 800d5a4:	b29b      	uxth	r3, r3
 800d5a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5ae:	b29a      	uxth	r2, r3
 800d5b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d5b4:	801a      	strh	r2, [r3, #0]
 800d5b6:	e3fe      	b.n	800ddb6 <USB_EPStartXfer+0x16e2>
 800d5b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d5bc:	085b      	lsrs	r3, r3, #1
 800d5be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d5c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d5c6:	f003 0301 	and.w	r3, r3, #1
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d004      	beq.n	800d5d8 <USB_EPStartXfer+0xf04>
 800d5ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d5d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d5dc:	881b      	ldrh	r3, [r3, #0]
 800d5de:	b29a      	uxth	r2, r3
 800d5e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d5e4:	b29b      	uxth	r3, r3
 800d5e6:	029b      	lsls	r3, r3, #10
 800d5e8:	b29b      	uxth	r3, r3
 800d5ea:	4313      	orrs	r3, r2
 800d5ec:	b29a      	uxth	r2, r3
 800d5ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d5f2:	801a      	strh	r2, [r3, #0]
 800d5f4:	e3df      	b.n	800ddb6 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d5f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d5fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	78db      	ldrb	r3, [r3, #3]
 800d602:	2b02      	cmp	r3, #2
 800d604:	f040 8218 	bne.w	800da38 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d608:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d60c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	785b      	ldrb	r3, [r3, #1]
 800d614:	2b00      	cmp	r3, #0
 800d616:	f040 809d 	bne.w	800d754 <USB_EPStartXfer+0x1080>
 800d61a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d61e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d628:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d62c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d636:	b29b      	uxth	r3, r3
 800d638:	461a      	mov	r2, r3
 800d63a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d63e:	4413      	add	r3, r2
 800d640:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d644:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d648:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	781b      	ldrb	r3, [r3, #0]
 800d650:	011a      	lsls	r2, r3, #4
 800d652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d656:	4413      	add	r3, r2
 800d658:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d65c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800d660:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d664:	881b      	ldrh	r3, [r3, #0]
 800d666:	b29b      	uxth	r3, r3
 800d668:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d66c:	b29a      	uxth	r2, r3
 800d66e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d672:	801a      	strh	r2, [r3, #0]
 800d674:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d678:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	691b      	ldr	r3, [r3, #16]
 800d680:	2b3e      	cmp	r3, #62	; 0x3e
 800d682:	d92b      	bls.n	800d6dc <USB_EPStartXfer+0x1008>
 800d684:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d688:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	691b      	ldr	r3, [r3, #16]
 800d690:	095b      	lsrs	r3, r3, #5
 800d692:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d696:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d69a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	691b      	ldr	r3, [r3, #16]
 800d6a2:	f003 031f 	and.w	r3, r3, #31
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d104      	bne.n	800d6b4 <USB_EPStartXfer+0xfe0>
 800d6aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d6ae:	3b01      	subs	r3, #1
 800d6b0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d6b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d6b8:	881b      	ldrh	r3, [r3, #0]
 800d6ba:	b29a      	uxth	r2, r3
 800d6bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d6c0:	b29b      	uxth	r3, r3
 800d6c2:	029b      	lsls	r3, r3, #10
 800d6c4:	b29b      	uxth	r3, r3
 800d6c6:	4313      	orrs	r3, r2
 800d6c8:	b29b      	uxth	r3, r3
 800d6ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6d2:	b29a      	uxth	r2, r3
 800d6d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d6d8:	801a      	strh	r2, [r3, #0]
 800d6da:	e070      	b.n	800d7be <USB_EPStartXfer+0x10ea>
 800d6dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d6e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	691b      	ldr	r3, [r3, #16]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d10c      	bne.n	800d706 <USB_EPStartXfer+0x1032>
 800d6ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d6f0:	881b      	ldrh	r3, [r3, #0]
 800d6f2:	b29b      	uxth	r3, r3
 800d6f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6fc:	b29a      	uxth	r2, r3
 800d6fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d702:	801a      	strh	r2, [r3, #0]
 800d704:	e05b      	b.n	800d7be <USB_EPStartXfer+0x10ea>
 800d706:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d70a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	691b      	ldr	r3, [r3, #16]
 800d712:	085b      	lsrs	r3, r3, #1
 800d714:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d718:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d71c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	691b      	ldr	r3, [r3, #16]
 800d724:	f003 0301 	and.w	r3, r3, #1
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d004      	beq.n	800d736 <USB_EPStartXfer+0x1062>
 800d72c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d730:	3301      	adds	r3, #1
 800d732:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d736:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d73a:	881b      	ldrh	r3, [r3, #0]
 800d73c:	b29a      	uxth	r2, r3
 800d73e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d742:	b29b      	uxth	r3, r3
 800d744:	029b      	lsls	r3, r3, #10
 800d746:	b29b      	uxth	r3, r3
 800d748:	4313      	orrs	r3, r2
 800d74a:	b29a      	uxth	r2, r3
 800d74c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d750:	801a      	strh	r2, [r3, #0]
 800d752:	e034      	b.n	800d7be <USB_EPStartXfer+0x10ea>
 800d754:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d758:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	785b      	ldrb	r3, [r3, #1]
 800d760:	2b01      	cmp	r3, #1
 800d762:	d12c      	bne.n	800d7be <USB_EPStartXfer+0x10ea>
 800d764:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d768:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d772:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d776:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d780:	b29b      	uxth	r3, r3
 800d782:	461a      	mov	r2, r3
 800d784:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d788:	4413      	add	r3, r2
 800d78a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d78e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d792:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	781b      	ldrb	r3, [r3, #0]
 800d79a:	011a      	lsls	r2, r3, #4
 800d79c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d7a0:	4413      	add	r3, r2
 800d7a2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d7a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d7aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	691b      	ldr	r3, [r3, #16]
 800d7b6:	b29a      	uxth	r2, r3
 800d7b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d7bc:	801a      	strh	r2, [r3, #0]
 800d7be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800d7cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	785b      	ldrb	r3, [r3, #1]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	f040 809d 	bne.w	800d918 <USB_EPStartXfer+0x1244>
 800d7de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d7ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	461a      	mov	r2, r3
 800d7fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d802:	4413      	add	r3, r2
 800d804:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d808:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d80c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	781b      	ldrb	r3, [r3, #0]
 800d814:	011a      	lsls	r2, r3, #4
 800d816:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d81a:	4413      	add	r3, r2
 800d81c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d820:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800d824:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d828:	881b      	ldrh	r3, [r3, #0]
 800d82a:	b29b      	uxth	r3, r3
 800d82c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d830:	b29a      	uxth	r2, r3
 800d832:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d836:	801a      	strh	r2, [r3, #0]
 800d838:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d83c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	691b      	ldr	r3, [r3, #16]
 800d844:	2b3e      	cmp	r3, #62	; 0x3e
 800d846:	d92b      	bls.n	800d8a0 <USB_EPStartXfer+0x11cc>
 800d848:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d84c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	691b      	ldr	r3, [r3, #16]
 800d854:	095b      	lsrs	r3, r3, #5
 800d856:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d85a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d85e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	691b      	ldr	r3, [r3, #16]
 800d866:	f003 031f 	and.w	r3, r3, #31
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d104      	bne.n	800d878 <USB_EPStartXfer+0x11a4>
 800d86e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d872:	3b01      	subs	r3, #1
 800d874:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d878:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d87c:	881b      	ldrh	r3, [r3, #0]
 800d87e:	b29a      	uxth	r2, r3
 800d880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d884:	b29b      	uxth	r3, r3
 800d886:	029b      	lsls	r3, r3, #10
 800d888:	b29b      	uxth	r3, r3
 800d88a:	4313      	orrs	r3, r2
 800d88c:	b29b      	uxth	r3, r3
 800d88e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d892:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d896:	b29a      	uxth	r2, r3
 800d898:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d89c:	801a      	strh	r2, [r3, #0]
 800d89e:	e069      	b.n	800d974 <USB_EPStartXfer+0x12a0>
 800d8a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d8a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	691b      	ldr	r3, [r3, #16]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d10c      	bne.n	800d8ca <USB_EPStartXfer+0x11f6>
 800d8b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d8b4:	881b      	ldrh	r3, [r3, #0]
 800d8b6:	b29b      	uxth	r3, r3
 800d8b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8c0:	b29a      	uxth	r2, r3
 800d8c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d8c6:	801a      	strh	r2, [r3, #0]
 800d8c8:	e054      	b.n	800d974 <USB_EPStartXfer+0x12a0>
 800d8ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d8ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	691b      	ldr	r3, [r3, #16]
 800d8d6:	085b      	lsrs	r3, r3, #1
 800d8d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d8dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d8e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	691b      	ldr	r3, [r3, #16]
 800d8e8:	f003 0301 	and.w	r3, r3, #1
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d004      	beq.n	800d8fa <USB_EPStartXfer+0x1226>
 800d8f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d8f4:	3301      	adds	r3, #1
 800d8f6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d8fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d8fe:	881b      	ldrh	r3, [r3, #0]
 800d900:	b29a      	uxth	r2, r3
 800d902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d906:	b29b      	uxth	r3, r3
 800d908:	029b      	lsls	r3, r3, #10
 800d90a:	b29b      	uxth	r3, r3
 800d90c:	4313      	orrs	r3, r2
 800d90e:	b29a      	uxth	r2, r3
 800d910:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d914:	801a      	strh	r2, [r3, #0]
 800d916:	e02d      	b.n	800d974 <USB_EPStartXfer+0x12a0>
 800d918:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d91c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	785b      	ldrb	r3, [r3, #1]
 800d924:	2b01      	cmp	r3, #1
 800d926:	d125      	bne.n	800d974 <USB_EPStartXfer+0x12a0>
 800d928:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d92c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d936:	b29b      	uxth	r3, r3
 800d938:	461a      	mov	r2, r3
 800d93a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800d93e:	4413      	add	r3, r2
 800d940:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800d944:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d948:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	781b      	ldrb	r3, [r3, #0]
 800d950:	011a      	lsls	r2, r3, #4
 800d952:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800d956:	4413      	add	r3, r2
 800d958:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d95c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800d960:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d964:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	691b      	ldr	r3, [r3, #16]
 800d96c:	b29a      	uxth	r2, r3
 800d96e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d972:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d974:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d978:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	69db      	ldr	r3, [r3, #28]
 800d980:	2b00      	cmp	r3, #0
 800d982:	f000 8218 	beq.w	800ddb6 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d986:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d98a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d98e:	681a      	ldr	r2, [r3, #0]
 800d990:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d994:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	009b      	lsls	r3, r3, #2
 800d99e:	4413      	add	r3, r2
 800d9a0:	881b      	ldrh	r3, [r3, #0]
 800d9a2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d9a6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d9aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d005      	beq.n	800d9be <USB_EPStartXfer+0x12ea>
 800d9b2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d9b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d10d      	bne.n	800d9da <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d9be:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d9c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	f040 81f5 	bne.w	800ddb6 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d9cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d9d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	f040 81ee 	bne.w	800ddb6 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d9da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d9de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d9e2:	681a      	ldr	r2, [r3, #0]
 800d9e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d9e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	781b      	ldrb	r3, [r3, #0]
 800d9f0:	009b      	lsls	r3, r3, #2
 800d9f2:	4413      	add	r3, r2
 800d9f4:	881b      	ldrh	r3, [r3, #0]
 800d9f6:	b29b      	uxth	r3, r3
 800d9f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d9fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da00:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800da04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da08:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800da0c:	681a      	ldr	r2, [r3, #0]
 800da0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	009b      	lsls	r3, r3, #2
 800da1c:	441a      	add	r2, r3
 800da1e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800da22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800da26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800da2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800da2e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800da32:	b29b      	uxth	r3, r3
 800da34:	8013      	strh	r3, [r2, #0]
 800da36:	e1be      	b.n	800ddb6 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800da38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	78db      	ldrb	r3, [r3, #3]
 800da44:	2b01      	cmp	r3, #1
 800da46:	f040 81b4 	bne.w	800ddb2 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800da4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	699a      	ldr	r2, [r3, #24]
 800da56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	691b      	ldr	r3, [r3, #16]
 800da62:	429a      	cmp	r2, r3
 800da64:	d917      	bls.n	800da96 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800da66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	691b      	ldr	r3, [r3, #16]
 800da72:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800da76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	699a      	ldr	r2, [r3, #24]
 800da82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800da86:	1ad2      	subs	r2, r2, r3
 800da88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	619a      	str	r2, [r3, #24]
 800da94:	e00e      	b.n	800dab4 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800da96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	699b      	ldr	r3, [r3, #24]
 800daa2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800daa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800daaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	2200      	movs	r2, #0
 800dab2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800dab4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dab8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	785b      	ldrb	r3, [r3, #1]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	f040 8085 	bne.w	800dbd0 <USB_EPStartXfer+0x14fc>
 800dac6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800daca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800dad4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dad8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800dae2:	b29b      	uxth	r3, r3
 800dae4:	461a      	mov	r2, r3
 800dae6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800daea:	4413      	add	r3, r2
 800daec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800daf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800daf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	011a      	lsls	r2, r3, #4
 800dafe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800db02:	4413      	add	r3, r2
 800db04:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800db08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800db0c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db10:	881b      	ldrh	r3, [r3, #0]
 800db12:	b29b      	uxth	r3, r3
 800db14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800db18:	b29a      	uxth	r2, r3
 800db1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db1e:	801a      	strh	r2, [r3, #0]
 800db20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800db24:	2b3e      	cmp	r3, #62	; 0x3e
 800db26:	d923      	bls.n	800db70 <USB_EPStartXfer+0x149c>
 800db28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800db2c:	095b      	lsrs	r3, r3, #5
 800db2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800db32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800db36:	f003 031f 	and.w	r3, r3, #31
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d104      	bne.n	800db48 <USB_EPStartXfer+0x1474>
 800db3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db42:	3b01      	subs	r3, #1
 800db44:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800db48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db4c:	881b      	ldrh	r3, [r3, #0]
 800db4e:	b29a      	uxth	r2, r3
 800db50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db54:	b29b      	uxth	r3, r3
 800db56:	029b      	lsls	r3, r3, #10
 800db58:	b29b      	uxth	r3, r3
 800db5a:	4313      	orrs	r3, r2
 800db5c:	b29b      	uxth	r3, r3
 800db5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db66:	b29a      	uxth	r2, r3
 800db68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db6c:	801a      	strh	r2, [r3, #0]
 800db6e:	e060      	b.n	800dc32 <USB_EPStartXfer+0x155e>
 800db70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800db74:	2b00      	cmp	r3, #0
 800db76:	d10c      	bne.n	800db92 <USB_EPStartXfer+0x14be>
 800db78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db7c:	881b      	ldrh	r3, [r3, #0]
 800db7e:	b29b      	uxth	r3, r3
 800db80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db88:	b29a      	uxth	r2, r3
 800db8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db8e:	801a      	strh	r2, [r3, #0]
 800db90:	e04f      	b.n	800dc32 <USB_EPStartXfer+0x155e>
 800db92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800db96:	085b      	lsrs	r3, r3, #1
 800db98:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800db9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dba0:	f003 0301 	and.w	r3, r3, #1
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d004      	beq.n	800dbb2 <USB_EPStartXfer+0x14de>
 800dba8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dbac:	3301      	adds	r3, #1
 800dbae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800dbb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dbb6:	881b      	ldrh	r3, [r3, #0]
 800dbb8:	b29a      	uxth	r2, r3
 800dbba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dbbe:	b29b      	uxth	r3, r3
 800dbc0:	029b      	lsls	r3, r3, #10
 800dbc2:	b29b      	uxth	r3, r3
 800dbc4:	4313      	orrs	r3, r2
 800dbc6:	b29a      	uxth	r2, r3
 800dbc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dbcc:	801a      	strh	r2, [r3, #0]
 800dbce:	e030      	b.n	800dc32 <USB_EPStartXfer+0x155e>
 800dbd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	785b      	ldrb	r3, [r3, #1]
 800dbdc:	2b01      	cmp	r3, #1
 800dbde:	d128      	bne.n	800dc32 <USB_EPStartXfer+0x155e>
 800dbe0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbe4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800dbee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbf2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800dbfc:	b29b      	uxth	r3, r3
 800dbfe:	461a      	mov	r2, r3
 800dc00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dc04:	4413      	add	r3, r2
 800dc06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800dc0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dc0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	781b      	ldrb	r3, [r3, #0]
 800dc16:	011a      	lsls	r2, r3, #4
 800dc18:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dc1c:	4413      	add	r3, r2
 800dc1e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800dc22:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dc26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dc2a:	b29a      	uxth	r2, r3
 800dc2c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800dc30:	801a      	strh	r2, [r3, #0]
 800dc32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dc36:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dc40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dc44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	785b      	ldrb	r3, [r3, #1]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	f040 8085 	bne.w	800dd5c <USB_EPStartXfer+0x1688>
 800dc52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dc56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800dc60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dc64:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800dc6e:	b29b      	uxth	r3, r3
 800dc70:	461a      	mov	r2, r3
 800dc72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800dc76:	4413      	add	r3, r2
 800dc78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800dc7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dc80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	781b      	ldrb	r3, [r3, #0]
 800dc88:	011a      	lsls	r2, r3, #4
 800dc8a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800dc8e:	4413      	add	r3, r2
 800dc90:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800dc94:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800dc98:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc9c:	881b      	ldrh	r3, [r3, #0]
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dca4:	b29a      	uxth	r2, r3
 800dca6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dcaa:	801a      	strh	r2, [r3, #0]
 800dcac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dcb0:	2b3e      	cmp	r3, #62	; 0x3e
 800dcb2:	d923      	bls.n	800dcfc <USB_EPStartXfer+0x1628>
 800dcb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dcb8:	095b      	lsrs	r3, r3, #5
 800dcba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dcbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dcc2:	f003 031f 	and.w	r3, r3, #31
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d104      	bne.n	800dcd4 <USB_EPStartXfer+0x1600>
 800dcca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dcce:	3b01      	subs	r3, #1
 800dcd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dcd4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dcd8:	881b      	ldrh	r3, [r3, #0]
 800dcda:	b29a      	uxth	r2, r3
 800dcdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dce0:	b29b      	uxth	r3, r3
 800dce2:	029b      	lsls	r3, r3, #10
 800dce4:	b29b      	uxth	r3, r3
 800dce6:	4313      	orrs	r3, r2
 800dce8:	b29b      	uxth	r3, r3
 800dcea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dcf2:	b29a      	uxth	r2, r3
 800dcf4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dcf8:	801a      	strh	r2, [r3, #0]
 800dcfa:	e05c      	b.n	800ddb6 <USB_EPStartXfer+0x16e2>
 800dcfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d10c      	bne.n	800dd1e <USB_EPStartXfer+0x164a>
 800dd04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dd08:	881b      	ldrh	r3, [r3, #0]
 800dd0a:	b29b      	uxth	r3, r3
 800dd0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd14:	b29a      	uxth	r2, r3
 800dd16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dd1a:	801a      	strh	r2, [r3, #0]
 800dd1c:	e04b      	b.n	800ddb6 <USB_EPStartXfer+0x16e2>
 800dd1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dd22:	085b      	lsrs	r3, r3, #1
 800dd24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dd28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dd2c:	f003 0301 	and.w	r3, r3, #1
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d004      	beq.n	800dd3e <USB_EPStartXfer+0x166a>
 800dd34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dd38:	3301      	adds	r3, #1
 800dd3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dd3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dd42:	881b      	ldrh	r3, [r3, #0]
 800dd44:	b29a      	uxth	r2, r3
 800dd46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dd4a:	b29b      	uxth	r3, r3
 800dd4c:	029b      	lsls	r3, r3, #10
 800dd4e:	b29b      	uxth	r3, r3
 800dd50:	4313      	orrs	r3, r2
 800dd52:	b29a      	uxth	r2, r3
 800dd54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dd58:	801a      	strh	r2, [r3, #0]
 800dd5a:	e02c      	b.n	800ddb6 <USB_EPStartXfer+0x16e2>
 800dd5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	785b      	ldrb	r3, [r3, #1]
 800dd68:	2b01      	cmp	r3, #1
 800dd6a:	d124      	bne.n	800ddb6 <USB_EPStartXfer+0x16e2>
 800dd6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800dd7a:	b29b      	uxth	r3, r3
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800dd82:	4413      	add	r3, r2
 800dd84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dd88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	781b      	ldrb	r3, [r3, #0]
 800dd94:	011a      	lsls	r2, r3, #4
 800dd96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800dd9a:	4413      	add	r3, r2
 800dd9c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800dda0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800dda4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dda8:	b29a      	uxth	r2, r3
 800ddaa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ddae:	801a      	strh	r2, [r3, #0]
 800ddb0:	e001      	b.n	800ddb6 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	e03a      	b.n	800de2c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ddb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ddba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ddbe:	681a      	ldr	r2, [r3, #0]
 800ddc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ddc4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	781b      	ldrb	r3, [r3, #0]
 800ddcc:	009b      	lsls	r3, r3, #2
 800ddce:	4413      	add	r3, r2
 800ddd0:	881b      	ldrh	r3, [r3, #0]
 800ddd2:	b29b      	uxth	r3, r3
 800ddd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ddd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dddc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800dde0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800dde4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800dde8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ddec:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800ddf0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ddf4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ddf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ddfc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800de00:	681a      	ldr	r2, [r3, #0]
 800de02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800de06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	781b      	ldrb	r3, [r3, #0]
 800de0e:	009b      	lsls	r3, r3, #2
 800de10:	441a      	add	r2, r3
 800de12:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800de16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800de1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800de1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de26:	b29b      	uxth	r3, r3
 800de28:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800de2a:	2300      	movs	r3, #0
}
 800de2c:	4618      	mov	r0, r3
 800de2e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800de32:	46bd      	mov	sp, r7
 800de34:	bd80      	pop	{r7, pc}

0800de36 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800de36:	b480      	push	{r7}
 800de38:	b085      	sub	sp, #20
 800de3a:	af00      	add	r7, sp, #0
 800de3c:	6078      	str	r0, [r7, #4]
 800de3e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	785b      	ldrb	r3, [r3, #1]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d020      	beq.n	800de8a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800de48:	687a      	ldr	r2, [r7, #4]
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	781b      	ldrb	r3, [r3, #0]
 800de4e:	009b      	lsls	r3, r3, #2
 800de50:	4413      	add	r3, r2
 800de52:	881b      	ldrh	r3, [r3, #0]
 800de54:	b29b      	uxth	r3, r3
 800de56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800de5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800de5e:	81bb      	strh	r3, [r7, #12]
 800de60:	89bb      	ldrh	r3, [r7, #12]
 800de62:	f083 0310 	eor.w	r3, r3, #16
 800de66:	81bb      	strh	r3, [r7, #12]
 800de68:	687a      	ldr	r2, [r7, #4]
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	781b      	ldrb	r3, [r3, #0]
 800de6e:	009b      	lsls	r3, r3, #2
 800de70:	441a      	add	r2, r3
 800de72:	89bb      	ldrh	r3, [r7, #12]
 800de74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800de78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800de7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de84:	b29b      	uxth	r3, r3
 800de86:	8013      	strh	r3, [r2, #0]
 800de88:	e01f      	b.n	800deca <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800de8a:	687a      	ldr	r2, [r7, #4]
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	781b      	ldrb	r3, [r3, #0]
 800de90:	009b      	lsls	r3, r3, #2
 800de92:	4413      	add	r3, r2
 800de94:	881b      	ldrh	r3, [r3, #0]
 800de96:	b29b      	uxth	r3, r3
 800de98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800de9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dea0:	81fb      	strh	r3, [r7, #14]
 800dea2:	89fb      	ldrh	r3, [r7, #14]
 800dea4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800dea8:	81fb      	strh	r3, [r7, #14]
 800deaa:	687a      	ldr	r2, [r7, #4]
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	009b      	lsls	r3, r3, #2
 800deb2:	441a      	add	r2, r3
 800deb4:	89fb      	ldrh	r3, [r7, #14]
 800deb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800deba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800debe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dec6:	b29b      	uxth	r3, r3
 800dec8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800deca:	2300      	movs	r3, #0
}
 800decc:	4618      	mov	r0, r3
 800dece:	3714      	adds	r7, #20
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bc80      	pop	{r7}
 800ded4:	4770      	bx	lr

0800ded6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ded6:	b480      	push	{r7}
 800ded8:	b087      	sub	sp, #28
 800deda:	af00      	add	r7, sp, #0
 800dedc:	6078      	str	r0, [r7, #4]
 800dede:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	7b1b      	ldrb	r3, [r3, #12]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	f040 809d 	bne.w	800e024 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	785b      	ldrb	r3, [r3, #1]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d04c      	beq.n	800df8c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800def2:	687a      	ldr	r2, [r7, #4]
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	781b      	ldrb	r3, [r3, #0]
 800def8:	009b      	lsls	r3, r3, #2
 800defa:	4413      	add	r3, r2
 800defc:	881b      	ldrh	r3, [r3, #0]
 800defe:	823b      	strh	r3, [r7, #16]
 800df00:	8a3b      	ldrh	r3, [r7, #16]
 800df02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df06:	2b00      	cmp	r3, #0
 800df08:	d01b      	beq.n	800df42 <USB_EPClearStall+0x6c>
 800df0a:	687a      	ldr	r2, [r7, #4]
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	781b      	ldrb	r3, [r3, #0]
 800df10:	009b      	lsls	r3, r3, #2
 800df12:	4413      	add	r3, r2
 800df14:	881b      	ldrh	r3, [r3, #0]
 800df16:	b29b      	uxth	r3, r3
 800df18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df20:	81fb      	strh	r3, [r7, #14]
 800df22:	687a      	ldr	r2, [r7, #4]
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	009b      	lsls	r3, r3, #2
 800df2a:	441a      	add	r2, r3
 800df2c:	89fb      	ldrh	r3, [r7, #14]
 800df2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df3a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800df3e:	b29b      	uxth	r3, r3
 800df40:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	78db      	ldrb	r3, [r3, #3]
 800df46:	2b01      	cmp	r3, #1
 800df48:	d06c      	beq.n	800e024 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800df4a:	687a      	ldr	r2, [r7, #4]
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	781b      	ldrb	r3, [r3, #0]
 800df50:	009b      	lsls	r3, r3, #2
 800df52:	4413      	add	r3, r2
 800df54:	881b      	ldrh	r3, [r3, #0]
 800df56:	b29b      	uxth	r3, r3
 800df58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800df60:	81bb      	strh	r3, [r7, #12]
 800df62:	89bb      	ldrh	r3, [r7, #12]
 800df64:	f083 0320 	eor.w	r3, r3, #32
 800df68:	81bb      	strh	r3, [r7, #12]
 800df6a:	687a      	ldr	r2, [r7, #4]
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	781b      	ldrb	r3, [r3, #0]
 800df70:	009b      	lsls	r3, r3, #2
 800df72:	441a      	add	r2, r3
 800df74:	89bb      	ldrh	r3, [r7, #12]
 800df76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df86:	b29b      	uxth	r3, r3
 800df88:	8013      	strh	r3, [r2, #0]
 800df8a:	e04b      	b.n	800e024 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	781b      	ldrb	r3, [r3, #0]
 800df92:	009b      	lsls	r3, r3, #2
 800df94:	4413      	add	r3, r2
 800df96:	881b      	ldrh	r3, [r3, #0]
 800df98:	82fb      	strh	r3, [r7, #22]
 800df9a:	8afb      	ldrh	r3, [r7, #22]
 800df9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d01b      	beq.n	800dfdc <USB_EPClearStall+0x106>
 800dfa4:	687a      	ldr	r2, [r7, #4]
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	781b      	ldrb	r3, [r3, #0]
 800dfaa:	009b      	lsls	r3, r3, #2
 800dfac:	4413      	add	r3, r2
 800dfae:	881b      	ldrh	r3, [r3, #0]
 800dfb0:	b29b      	uxth	r3, r3
 800dfb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dfb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dfba:	82bb      	strh	r3, [r7, #20]
 800dfbc:	687a      	ldr	r2, [r7, #4]
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	781b      	ldrb	r3, [r3, #0]
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	441a      	add	r2, r3
 800dfc6:	8abb      	ldrh	r3, [r7, #20]
 800dfc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dfcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dfd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800dfd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfd8:	b29b      	uxth	r3, r3
 800dfda:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dfdc:	687a      	ldr	r2, [r7, #4]
 800dfde:	683b      	ldr	r3, [r7, #0]
 800dfe0:	781b      	ldrb	r3, [r3, #0]
 800dfe2:	009b      	lsls	r3, r3, #2
 800dfe4:	4413      	add	r3, r2
 800dfe6:	881b      	ldrh	r3, [r3, #0]
 800dfe8:	b29b      	uxth	r3, r3
 800dfea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dfee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dff2:	827b      	strh	r3, [r7, #18]
 800dff4:	8a7b      	ldrh	r3, [r7, #18]
 800dff6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800dffa:	827b      	strh	r3, [r7, #18]
 800dffc:	8a7b      	ldrh	r3, [r7, #18]
 800dffe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800e002:	827b      	strh	r3, [r7, #18]
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	781b      	ldrb	r3, [r3, #0]
 800e00a:	009b      	lsls	r3, r3, #2
 800e00c:	441a      	add	r2, r3
 800e00e:	8a7b      	ldrh	r3, [r7, #18]
 800e010:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e014:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e018:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e01c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e020:	b29b      	uxth	r3, r3
 800e022:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800e024:	2300      	movs	r3, #0
}
 800e026:	4618      	mov	r0, r3
 800e028:	371c      	adds	r7, #28
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bc80      	pop	{r7}
 800e02e:	4770      	bx	lr

0800e030 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e030:	b480      	push	{r7}
 800e032:	b083      	sub	sp, #12
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
 800e038:	460b      	mov	r3, r1
 800e03a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e03c:	78fb      	ldrb	r3, [r7, #3]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d103      	bne.n	800e04a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	2280      	movs	r2, #128	; 0x80
 800e046:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800e04a:	2300      	movs	r3, #0
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	370c      	adds	r7, #12
 800e050:	46bd      	mov	sp, r7
 800e052:	bc80      	pop	{r7}
 800e054:	4770      	bx	lr

0800e056 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e056:	b480      	push	{r7}
 800e058:	b083      	sub	sp, #12
 800e05a:	af00      	add	r7, sp, #0
 800e05c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800e05e:	2300      	movs	r3, #0
}
 800e060:	4618      	mov	r0, r3
 800e062:	370c      	adds	r7, #12
 800e064:	46bd      	mov	sp, r7
 800e066:	bc80      	pop	{r7}
 800e068:	4770      	bx	lr

0800e06a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800e06a:	b480      	push	{r7}
 800e06c:	b083      	sub	sp, #12
 800e06e:	af00      	add	r7, sp, #0
 800e070:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800e072:	2300      	movs	r3, #0
}
 800e074:	4618      	mov	r0, r3
 800e076:	370c      	adds	r7, #12
 800e078:	46bd      	mov	sp, r7
 800e07a:	bc80      	pop	{r7}
 800e07c:	4770      	bx	lr

0800e07e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e07e:	b480      	push	{r7}
 800e080:	b085      	sub	sp, #20
 800e082:	af00      	add	r7, sp, #0
 800e084:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800e08c:	b29b      	uxth	r3, r3
 800e08e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e090:	68fb      	ldr	r3, [r7, #12]
}
 800e092:	4618      	mov	r0, r3
 800e094:	3714      	adds	r7, #20
 800e096:	46bd      	mov	sp, r7
 800e098:	bc80      	pop	{r7}
 800e09a:	4770      	bx	lr

0800e09c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800e09c:	b480      	push	{r7}
 800e09e:	b083      	sub	sp, #12
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
 800e0a4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800e0a6:	2300      	movs	r3, #0
}
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	370c      	adds	r7, #12
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	bc80      	pop	{r7}
 800e0b0:	4770      	bx	lr

0800e0b2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e0b2:	b480      	push	{r7}
 800e0b4:	b08b      	sub	sp, #44	; 0x2c
 800e0b6:	af00      	add	r7, sp, #0
 800e0b8:	60f8      	str	r0, [r7, #12]
 800e0ba:	60b9      	str	r1, [r7, #8]
 800e0bc:	4611      	mov	r1, r2
 800e0be:	461a      	mov	r2, r3
 800e0c0:	460b      	mov	r3, r1
 800e0c2:	80fb      	strh	r3, [r7, #6]
 800e0c4:	4613      	mov	r3, r2
 800e0c6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e0c8:	88bb      	ldrh	r3, [r7, #4]
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	085b      	lsrs	r3, r3, #1
 800e0ce:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e0d4:	68bb      	ldr	r3, [r7, #8]
 800e0d6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e0d8:	88fb      	ldrh	r3, [r7, #6]
 800e0da:	005a      	lsls	r2, r3, #1
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	4413      	add	r3, r2
 800e0e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e0e4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	627b      	str	r3, [r7, #36]	; 0x24
 800e0ea:	e01e      	b.n	800e12a <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800e0ec:	69fb      	ldr	r3, [r7, #28]
 800e0ee:	781b      	ldrb	r3, [r3, #0]
 800e0f0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e0f2:	69fb      	ldr	r3, [r7, #28]
 800e0f4:	3301      	adds	r3, #1
 800e0f6:	781b      	ldrb	r3, [r3, #0]
 800e0f8:	021b      	lsls	r3, r3, #8
 800e0fa:	b21a      	sxth	r2, r3
 800e0fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e100:	4313      	orrs	r3, r2
 800e102:	b21b      	sxth	r3, r3
 800e104:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e106:	6a3b      	ldr	r3, [r7, #32]
 800e108:	8a7a      	ldrh	r2, [r7, #18]
 800e10a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e10c:	6a3b      	ldr	r3, [r7, #32]
 800e10e:	3302      	adds	r3, #2
 800e110:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800e112:	6a3b      	ldr	r3, [r7, #32]
 800e114:	3302      	adds	r3, #2
 800e116:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800e118:	69fb      	ldr	r3, [r7, #28]
 800e11a:	3301      	adds	r3, #1
 800e11c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e11e:	69fb      	ldr	r3, [r7, #28]
 800e120:	3301      	adds	r3, #1
 800e122:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e126:	3b01      	subs	r3, #1
 800e128:	627b      	str	r3, [r7, #36]	; 0x24
 800e12a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d1dd      	bne.n	800e0ec <USB_WritePMA+0x3a>
  }
}
 800e130:	bf00      	nop
 800e132:	bf00      	nop
 800e134:	372c      	adds	r7, #44	; 0x2c
 800e136:	46bd      	mov	sp, r7
 800e138:	bc80      	pop	{r7}
 800e13a:	4770      	bx	lr

0800e13c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e13c:	b480      	push	{r7}
 800e13e:	b08b      	sub	sp, #44	; 0x2c
 800e140:	af00      	add	r7, sp, #0
 800e142:	60f8      	str	r0, [r7, #12]
 800e144:	60b9      	str	r1, [r7, #8]
 800e146:	4611      	mov	r1, r2
 800e148:	461a      	mov	r2, r3
 800e14a:	460b      	mov	r3, r1
 800e14c:	80fb      	strh	r3, [r7, #6]
 800e14e:	4613      	mov	r3, r2
 800e150:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e152:	88bb      	ldrh	r3, [r7, #4]
 800e154:	085b      	lsrs	r3, r3, #1
 800e156:	b29b      	uxth	r3, r3
 800e158:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e15e:	68bb      	ldr	r3, [r7, #8]
 800e160:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e162:	88fb      	ldrh	r3, [r7, #6]
 800e164:	005a      	lsls	r2, r3, #1
 800e166:	697b      	ldr	r3, [r7, #20]
 800e168:	4413      	add	r3, r2
 800e16a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e16e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e170:	69bb      	ldr	r3, [r7, #24]
 800e172:	627b      	str	r3, [r7, #36]	; 0x24
 800e174:	e01b      	b.n	800e1ae <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e176:	6a3b      	ldr	r3, [r7, #32]
 800e178:	881b      	ldrh	r3, [r3, #0]
 800e17a:	b29b      	uxth	r3, r3
 800e17c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e17e:	6a3b      	ldr	r3, [r7, #32]
 800e180:	3302      	adds	r3, #2
 800e182:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e184:	693b      	ldr	r3, [r7, #16]
 800e186:	b2da      	uxtb	r2, r3
 800e188:	69fb      	ldr	r3, [r7, #28]
 800e18a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e18c:	69fb      	ldr	r3, [r7, #28]
 800e18e:	3301      	adds	r3, #1
 800e190:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e192:	693b      	ldr	r3, [r7, #16]
 800e194:	0a1b      	lsrs	r3, r3, #8
 800e196:	b2da      	uxtb	r2, r3
 800e198:	69fb      	ldr	r3, [r7, #28]
 800e19a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e19c:	69fb      	ldr	r3, [r7, #28]
 800e19e:	3301      	adds	r3, #1
 800e1a0:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800e1a2:	6a3b      	ldr	r3, [r7, #32]
 800e1a4:	3302      	adds	r3, #2
 800e1a6:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800e1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1aa:	3b01      	subs	r3, #1
 800e1ac:	627b      	str	r3, [r7, #36]	; 0x24
 800e1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d1e0      	bne.n	800e176 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e1b4:	88bb      	ldrh	r3, [r7, #4]
 800e1b6:	f003 0301 	and.w	r3, r3, #1
 800e1ba:	b29b      	uxth	r3, r3
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d007      	beq.n	800e1d0 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800e1c0:	6a3b      	ldr	r3, [r7, #32]
 800e1c2:	881b      	ldrh	r3, [r3, #0]
 800e1c4:	b29b      	uxth	r3, r3
 800e1c6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e1c8:	693b      	ldr	r3, [r7, #16]
 800e1ca:	b2da      	uxtb	r2, r3
 800e1cc:	69fb      	ldr	r3, [r7, #28]
 800e1ce:	701a      	strb	r2, [r3, #0]
  }
}
 800e1d0:	bf00      	nop
 800e1d2:	372c      	adds	r7, #44	; 0x2c
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	bc80      	pop	{r7}
 800e1d8:	4770      	bx	lr

0800e1da <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e1da:	b580      	push	{r7, lr}
 800e1dc:	b084      	sub	sp, #16
 800e1de:	af00      	add	r7, sp, #0
 800e1e0:	6078      	str	r0, [r7, #4]
 800e1e2:	460b      	mov	r3, r1
 800e1e4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	7c1b      	ldrb	r3, [r3, #16]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d115      	bne.n	800e21e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e1f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e1f6:	2202      	movs	r2, #2
 800e1f8:	2181      	movs	r1, #129	; 0x81
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f001 fe99 	bl	800ff32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2201      	movs	r2, #1
 800e204:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e206:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e20a:	2202      	movs	r2, #2
 800e20c:	2101      	movs	r1, #1
 800e20e:	6878      	ldr	r0, [r7, #4]
 800e210:	f001 fe8f 	bl	800ff32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	2201      	movs	r2, #1
 800e218:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800e21c:	e012      	b.n	800e244 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e21e:	2340      	movs	r3, #64	; 0x40
 800e220:	2202      	movs	r2, #2
 800e222:	2181      	movs	r1, #129	; 0x81
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f001 fe84 	bl	800ff32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2201      	movs	r2, #1
 800e22e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e230:	2340      	movs	r3, #64	; 0x40
 800e232:	2202      	movs	r2, #2
 800e234:	2101      	movs	r1, #1
 800e236:	6878      	ldr	r0, [r7, #4]
 800e238:	f001 fe7b 	bl	800ff32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2201      	movs	r2, #1
 800e240:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e244:	2308      	movs	r3, #8
 800e246:	2203      	movs	r2, #3
 800e248:	2182      	movs	r1, #130	; 0x82
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f001 fe71 	bl	800ff32 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2201      	movs	r2, #1
 800e254:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e256:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e25a:	f001 ff91 	bl	8010180 <USBD_static_malloc>
 800e25e:	4602      	mov	r2, r0
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d102      	bne.n	800e276 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800e270:	2301      	movs	r3, #1
 800e272:	73fb      	strb	r3, [r7, #15]
 800e274:	e026      	b.n	800e2c4 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e27c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	2200      	movs	r2, #0
 800e28c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800e290:	68bb      	ldr	r3, [r7, #8]
 800e292:	2200      	movs	r2, #0
 800e294:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	7c1b      	ldrb	r3, [r3, #16]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d109      	bne.n	800e2b4 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e2a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e2aa:	2101      	movs	r1, #1
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f001 ff31 	bl	8010114 <USBD_LL_PrepareReceive>
 800e2b2:	e007      	b.n	800e2c4 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e2b4:	68bb      	ldr	r3, [r7, #8]
 800e2b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e2ba:	2340      	movs	r3, #64	; 0x40
 800e2bc:	2101      	movs	r1, #1
 800e2be:	6878      	ldr	r0, [r7, #4]
 800e2c0:	f001 ff28 	bl	8010114 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800e2c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	3710      	adds	r7, #16
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}

0800e2ce <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e2ce:	b580      	push	{r7, lr}
 800e2d0:	b084      	sub	sp, #16
 800e2d2:	af00      	add	r7, sp, #0
 800e2d4:	6078      	str	r0, [r7, #4]
 800e2d6:	460b      	mov	r3, r1
 800e2d8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e2da:	2300      	movs	r3, #0
 800e2dc:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e2de:	2181      	movs	r1, #129	; 0x81
 800e2e0:	6878      	ldr	r0, [r7, #4]
 800e2e2:	f001 fe4c 	bl	800ff7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e2ec:	2101      	movs	r1, #1
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f001 fe45 	bl	800ff7e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e2fc:	2182      	movs	r1, #130	; 0x82
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f001 fe3d 	bl	800ff7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	2200      	movs	r2, #0
 800e308:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e310:	2b00      	cmp	r3, #0
 800e312:	d00e      	beq.n	800e332 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e31a:	685b      	ldr	r3, [r3, #4]
 800e31c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e324:	4618      	mov	r0, r3
 800e326:	f001 ff37 	bl	8010198 <USBD_static_free>
    pdev->pClassData = NULL;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2200      	movs	r2, #0
 800e32e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800e332:	7bfb      	ldrb	r3, [r7, #15]
}
 800e334:	4618      	mov	r0, r3
 800e336:	3710      	adds	r7, #16
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b086      	sub	sp, #24
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e34c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800e34e:	2300      	movs	r3, #0
 800e350:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800e352:	2300      	movs	r3, #0
 800e354:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800e356:	2300      	movs	r3, #0
 800e358:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	781b      	ldrb	r3, [r3, #0]
 800e35e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e362:	2b00      	cmp	r3, #0
 800e364:	d039      	beq.n	800e3da <USBD_CDC_Setup+0x9e>
 800e366:	2b20      	cmp	r3, #32
 800e368:	d17f      	bne.n	800e46a <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	88db      	ldrh	r3, [r3, #6]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d029      	beq.n	800e3c6 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	781b      	ldrb	r3, [r3, #0]
 800e376:	b25b      	sxtb	r3, r3
 800e378:	2b00      	cmp	r3, #0
 800e37a:	da11      	bge.n	800e3a0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	683a      	ldr	r2, [r7, #0]
 800e386:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800e388:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e38a:	683a      	ldr	r2, [r7, #0]
 800e38c:	88d2      	ldrh	r2, [r2, #6]
 800e38e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e390:	6939      	ldr	r1, [r7, #16]
 800e392:	683b      	ldr	r3, [r7, #0]
 800e394:	88db      	ldrh	r3, [r3, #6]
 800e396:	461a      	mov	r2, r3
 800e398:	6878      	ldr	r0, [r7, #4]
 800e39a:	f001 fa0a 	bl	800f7b2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800e39e:	e06b      	b.n	800e478 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	785a      	ldrb	r2, [r3, #1]
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	88db      	ldrh	r3, [r3, #6]
 800e3ae:	b2da      	uxtb	r2, r3
 800e3b0:	693b      	ldr	r3, [r7, #16]
 800e3b2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e3b6:	6939      	ldr	r1, [r7, #16]
 800e3b8:	683b      	ldr	r3, [r7, #0]
 800e3ba:	88db      	ldrh	r3, [r3, #6]
 800e3bc:	461a      	mov	r2, r3
 800e3be:	6878      	ldr	r0, [r7, #4]
 800e3c0:	f001 fa25 	bl	800f80e <USBD_CtlPrepareRx>
      break;
 800e3c4:	e058      	b.n	800e478 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e3cc:	689b      	ldr	r3, [r3, #8]
 800e3ce:	683a      	ldr	r2, [r7, #0]
 800e3d0:	7850      	ldrb	r0, [r2, #1]
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	6839      	ldr	r1, [r7, #0]
 800e3d6:	4798      	blx	r3
      break;
 800e3d8:	e04e      	b.n	800e478 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	785b      	ldrb	r3, [r3, #1]
 800e3de:	2b0b      	cmp	r3, #11
 800e3e0:	d02e      	beq.n	800e440 <USBD_CDC_Setup+0x104>
 800e3e2:	2b0b      	cmp	r3, #11
 800e3e4:	dc38      	bgt.n	800e458 <USBD_CDC_Setup+0x11c>
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d002      	beq.n	800e3f0 <USBD_CDC_Setup+0xb4>
 800e3ea:	2b0a      	cmp	r3, #10
 800e3ec:	d014      	beq.n	800e418 <USBD_CDC_Setup+0xdc>
 800e3ee:	e033      	b.n	800e458 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e3f6:	2b03      	cmp	r3, #3
 800e3f8:	d107      	bne.n	800e40a <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800e3fa:	f107 030c 	add.w	r3, r7, #12
 800e3fe:	2202      	movs	r2, #2
 800e400:	4619      	mov	r1, r3
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f001 f9d5 	bl	800f7b2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e408:	e02e      	b.n	800e468 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800e40a:	6839      	ldr	r1, [r7, #0]
 800e40c:	6878      	ldr	r0, [r7, #4]
 800e40e:	f001 f966 	bl	800f6de <USBD_CtlError>
            ret = USBD_FAIL;
 800e412:	2302      	movs	r3, #2
 800e414:	75fb      	strb	r3, [r7, #23]
          break;
 800e416:	e027      	b.n	800e468 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e41e:	2b03      	cmp	r3, #3
 800e420:	d107      	bne.n	800e432 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800e422:	f107 030f 	add.w	r3, r7, #15
 800e426:	2201      	movs	r2, #1
 800e428:	4619      	mov	r1, r3
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f001 f9c1 	bl	800f7b2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e430:	e01a      	b.n	800e468 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800e432:	6839      	ldr	r1, [r7, #0]
 800e434:	6878      	ldr	r0, [r7, #4]
 800e436:	f001 f952 	bl	800f6de <USBD_CtlError>
            ret = USBD_FAIL;
 800e43a:	2302      	movs	r3, #2
 800e43c:	75fb      	strb	r3, [r7, #23]
          break;
 800e43e:	e013      	b.n	800e468 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e446:	2b03      	cmp	r3, #3
 800e448:	d00d      	beq.n	800e466 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800e44a:	6839      	ldr	r1, [r7, #0]
 800e44c:	6878      	ldr	r0, [r7, #4]
 800e44e:	f001 f946 	bl	800f6de <USBD_CtlError>
            ret = USBD_FAIL;
 800e452:	2302      	movs	r3, #2
 800e454:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e456:	e006      	b.n	800e466 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800e458:	6839      	ldr	r1, [r7, #0]
 800e45a:	6878      	ldr	r0, [r7, #4]
 800e45c:	f001 f93f 	bl	800f6de <USBD_CtlError>
          ret = USBD_FAIL;
 800e460:	2302      	movs	r3, #2
 800e462:	75fb      	strb	r3, [r7, #23]
          break;
 800e464:	e000      	b.n	800e468 <USBD_CDC_Setup+0x12c>
          break;
 800e466:	bf00      	nop
      }
      break;
 800e468:	e006      	b.n	800e478 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e46a:	6839      	ldr	r1, [r7, #0]
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f001 f936 	bl	800f6de <USBD_CtlError>
      ret = USBD_FAIL;
 800e472:	2302      	movs	r3, #2
 800e474:	75fb      	strb	r3, [r7, #23]
      break;
 800e476:	bf00      	nop
  }

  return ret;
 800e478:	7dfb      	ldrb	r3, [r7, #23]
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	3718      	adds	r7, #24
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}

0800e482 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e482:	b580      	push	{r7, lr}
 800e484:	b084      	sub	sp, #16
 800e486:	af00      	add	r7, sp, #0
 800e488:	6078      	str	r0, [r7, #4]
 800e48a:	460b      	mov	r3, r1
 800e48c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e494:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e49c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d03a      	beq.n	800e51e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e4a8:	78fa      	ldrb	r2, [r7, #3]
 800e4aa:	6879      	ldr	r1, [r7, #4]
 800e4ac:	4613      	mov	r3, r2
 800e4ae:	009b      	lsls	r3, r3, #2
 800e4b0:	4413      	add	r3, r2
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	440b      	add	r3, r1
 800e4b6:	331c      	adds	r3, #28
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d029      	beq.n	800e512 <USBD_CDC_DataIn+0x90>
 800e4be:	78fa      	ldrb	r2, [r7, #3]
 800e4c0:	6879      	ldr	r1, [r7, #4]
 800e4c2:	4613      	mov	r3, r2
 800e4c4:	009b      	lsls	r3, r3, #2
 800e4c6:	4413      	add	r3, r2
 800e4c8:	009b      	lsls	r3, r3, #2
 800e4ca:	440b      	add	r3, r1
 800e4cc:	331c      	adds	r3, #28
 800e4ce:	681a      	ldr	r2, [r3, #0]
 800e4d0:	78f9      	ldrb	r1, [r7, #3]
 800e4d2:	68b8      	ldr	r0, [r7, #8]
 800e4d4:	460b      	mov	r3, r1
 800e4d6:	009b      	lsls	r3, r3, #2
 800e4d8:	440b      	add	r3, r1
 800e4da:	00db      	lsls	r3, r3, #3
 800e4dc:	4403      	add	r3, r0
 800e4de:	3338      	adds	r3, #56	; 0x38
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	fbb2 f1f3 	udiv	r1, r2, r3
 800e4e6:	fb01 f303 	mul.w	r3, r1, r3
 800e4ea:	1ad3      	subs	r3, r2, r3
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d110      	bne.n	800e512 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800e4f0:	78fa      	ldrb	r2, [r7, #3]
 800e4f2:	6879      	ldr	r1, [r7, #4]
 800e4f4:	4613      	mov	r3, r2
 800e4f6:	009b      	lsls	r3, r3, #2
 800e4f8:	4413      	add	r3, r2
 800e4fa:	009b      	lsls	r3, r3, #2
 800e4fc:	440b      	add	r3, r1
 800e4fe:	331c      	adds	r3, #28
 800e500:	2200      	movs	r2, #0
 800e502:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e504:	78f9      	ldrb	r1, [r7, #3]
 800e506:	2300      	movs	r3, #0
 800e508:	2200      	movs	r2, #0
 800e50a:	6878      	ldr	r0, [r7, #4]
 800e50c:	f001 fddf 	bl	80100ce <USBD_LL_Transmit>
 800e510:	e003      	b.n	800e51a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	2200      	movs	r2, #0
 800e516:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800e51a:	2300      	movs	r3, #0
 800e51c:	e000      	b.n	800e520 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800e51e:	2302      	movs	r3, #2
  }
}
 800e520:	4618      	mov	r0, r3
 800e522:	3710      	adds	r7, #16
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}

0800e528 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b084      	sub	sp, #16
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	6078      	str	r0, [r7, #4]
 800e530:	460b      	mov	r3, r1
 800e532:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e53a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e53c:	78fb      	ldrb	r3, [r7, #3]
 800e53e:	4619      	mov	r1, r3
 800e540:	6878      	ldr	r0, [r7, #4]
 800e542:	f001 fe0a 	bl	801015a <USBD_LL_GetRxDataSize>
 800e546:	4602      	mov	r2, r0
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e554:	2b00      	cmp	r3, #0
 800e556:	d00d      	beq.n	800e574 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e55e:	68db      	ldr	r3, [r3, #12]
 800e560:	68fa      	ldr	r2, [r7, #12]
 800e562:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e566:	68fa      	ldr	r2, [r7, #12]
 800e568:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e56c:	4611      	mov	r1, r2
 800e56e:	4798      	blx	r3

    return USBD_OK;
 800e570:	2300      	movs	r3, #0
 800e572:	e000      	b.n	800e576 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800e574:	2302      	movs	r3, #2
  }
}
 800e576:	4618      	mov	r0, r3
 800e578:	3710      	adds	r7, #16
 800e57a:	46bd      	mov	sp, r7
 800e57c:	bd80      	pop	{r7, pc}

0800e57e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e57e:	b580      	push	{r7, lr}
 800e580:	b084      	sub	sp, #16
 800e582:	af00      	add	r7, sp, #0
 800e584:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e58c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e594:	2b00      	cmp	r3, #0
 800e596:	d015      	beq.n	800e5c4 <USBD_CDC_EP0_RxReady+0x46>
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e59e:	2bff      	cmp	r3, #255	; 0xff
 800e5a0:	d010      	beq.n	800e5c4 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e5a8:	689b      	ldr	r3, [r3, #8]
 800e5aa:	68fa      	ldr	r2, [r7, #12]
 800e5ac:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800e5b0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e5b8:	b292      	uxth	r2, r2
 800e5ba:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	22ff      	movs	r2, #255	; 0xff
 800e5c0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800e5c4:	2300      	movs	r3, #0
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	3710      	adds	r7, #16
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}
	...

0800e5d0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e5d0:	b480      	push	{r7}
 800e5d2:	b083      	sub	sp, #12
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	2243      	movs	r2, #67	; 0x43
 800e5dc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800e5de:	4b03      	ldr	r3, [pc, #12]	; (800e5ec <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e5e0:	4618      	mov	r0, r3
 800e5e2:	370c      	adds	r7, #12
 800e5e4:	46bd      	mov	sp, r7
 800e5e6:	bc80      	pop	{r7}
 800e5e8:	4770      	bx	lr
 800e5ea:	bf00      	nop
 800e5ec:	20000334 	.word	0x20000334

0800e5f0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e5f0:	b480      	push	{r7}
 800e5f2:	b083      	sub	sp, #12
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2243      	movs	r2, #67	; 0x43
 800e5fc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800e5fe:	4b03      	ldr	r3, [pc, #12]	; (800e60c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e600:	4618      	mov	r0, r3
 800e602:	370c      	adds	r7, #12
 800e604:	46bd      	mov	sp, r7
 800e606:	bc80      	pop	{r7}
 800e608:	4770      	bx	lr
 800e60a:	bf00      	nop
 800e60c:	200002f0 	.word	0x200002f0

0800e610 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e610:	b480      	push	{r7}
 800e612:	b083      	sub	sp, #12
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	2243      	movs	r2, #67	; 0x43
 800e61c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800e61e:	4b03      	ldr	r3, [pc, #12]	; (800e62c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e620:	4618      	mov	r0, r3
 800e622:	370c      	adds	r7, #12
 800e624:	46bd      	mov	sp, r7
 800e626:	bc80      	pop	{r7}
 800e628:	4770      	bx	lr
 800e62a:	bf00      	nop
 800e62c:	20000378 	.word	0x20000378

0800e630 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e630:	b480      	push	{r7}
 800e632:	b083      	sub	sp, #12
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	220a      	movs	r2, #10
 800e63c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800e63e:	4b03      	ldr	r3, [pc, #12]	; (800e64c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e640:	4618      	mov	r0, r3
 800e642:	370c      	adds	r7, #12
 800e644:	46bd      	mov	sp, r7
 800e646:	bc80      	pop	{r7}
 800e648:	4770      	bx	lr
 800e64a:	bf00      	nop
 800e64c:	200002ac 	.word	0x200002ac

0800e650 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800e650:	b480      	push	{r7}
 800e652:	b085      	sub	sp, #20
 800e654:	af00      	add	r7, sp, #0
 800e656:	6078      	str	r0, [r7, #4]
 800e658:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800e65a:	2302      	movs	r3, #2
 800e65c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d005      	beq.n	800e670 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	683a      	ldr	r2, [r7, #0]
 800e668:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800e66c:	2300      	movs	r3, #0
 800e66e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e670:	7bfb      	ldrb	r3, [r7, #15]
}
 800e672:	4618      	mov	r0, r3
 800e674:	3714      	adds	r7, #20
 800e676:	46bd      	mov	sp, r7
 800e678:	bc80      	pop	{r7}
 800e67a:	4770      	bx	lr

0800e67c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b087      	sub	sp, #28
 800e680:	af00      	add	r7, sp, #0
 800e682:	60f8      	str	r0, [r7, #12]
 800e684:	60b9      	str	r1, [r7, #8]
 800e686:	4613      	mov	r3, r2
 800e688:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e690:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	68ba      	ldr	r2, [r7, #8]
 800e696:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e69a:	88fa      	ldrh	r2, [r7, #6]
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800e6a2:	2300      	movs	r3, #0
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	371c      	adds	r7, #28
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	bc80      	pop	{r7}
 800e6ac:	4770      	bx	lr

0800e6ae <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800e6ae:	b480      	push	{r7}
 800e6b0:	b085      	sub	sp, #20
 800e6b2:	af00      	add	r7, sp, #0
 800e6b4:	6078      	str	r0, [r7, #4]
 800e6b6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6be:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	683a      	ldr	r2, [r7, #0]
 800e6c4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800e6c8:	2300      	movs	r3, #0
}
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	3714      	adds	r7, #20
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	bc80      	pop	{r7}
 800e6d2:	4770      	bx	lr

0800e6d4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b084      	sub	sp, #16
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6e2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d01c      	beq.n	800e728 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d115      	bne.n	800e724 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	2201      	movs	r2, #1
 800e6fc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800e716:	b29b      	uxth	r3, r3
 800e718:	2181      	movs	r1, #129	; 0x81
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f001 fcd7 	bl	80100ce <USBD_LL_Transmit>

      return USBD_OK;
 800e720:	2300      	movs	r3, #0
 800e722:	e002      	b.n	800e72a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800e724:	2301      	movs	r3, #1
 800e726:	e000      	b.n	800e72a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800e728:	2302      	movs	r3, #2
  }
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3710      	adds	r7, #16
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}

0800e732 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e732:	b580      	push	{r7, lr}
 800e734:	b084      	sub	sp, #16
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e740:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d017      	beq.n	800e77c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	7c1b      	ldrb	r3, [r3, #16]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d109      	bne.n	800e768 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e75a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e75e:	2101      	movs	r1, #1
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f001 fcd7 	bl	8010114 <USBD_LL_PrepareReceive>
 800e766:	e007      	b.n	800e778 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e76e:	2340      	movs	r3, #64	; 0x40
 800e770:	2101      	movs	r1, #1
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	f001 fcce 	bl	8010114 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800e778:	2300      	movs	r3, #0
 800e77a:	e000      	b.n	800e77e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800e77c:	2302      	movs	r3, #2
  }
}
 800e77e:	4618      	mov	r0, r3
 800e780:	3710      	adds	r7, #16
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}

0800e786 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e786:	b580      	push	{r7, lr}
 800e788:	b084      	sub	sp, #16
 800e78a:	af00      	add	r7, sp, #0
 800e78c:	60f8      	str	r0, [r7, #12]
 800e78e:	60b9      	str	r1, [r7, #8]
 800e790:	4613      	mov	r3, r2
 800e792:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d101      	bne.n	800e79e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e79a:	2302      	movs	r3, #2
 800e79c:	e01a      	b.n	800e7d4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d003      	beq.n	800e7b0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e7b0:	68bb      	ldr	r3, [r7, #8]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d003      	beq.n	800e7be <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	68ba      	ldr	r2, [r7, #8]
 800e7ba:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2201      	movs	r2, #1
 800e7c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	79fa      	ldrb	r2, [r7, #7]
 800e7ca:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800e7cc:	68f8      	ldr	r0, [r7, #12]
 800e7ce:	f001 fb3b 	bl	800fe48 <USBD_LL_Init>

  return USBD_OK;
 800e7d2:	2300      	movs	r3, #0
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	3710      	adds	r7, #16
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}

0800e7dc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b085      	sub	sp, #20
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d006      	beq.n	800e7fe <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	683a      	ldr	r2, [r7, #0]
 800e7f4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	73fb      	strb	r3, [r7, #15]
 800e7fc:	e001      	b.n	800e802 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800e7fe:	2302      	movs	r3, #2
 800e800:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e802:	7bfb      	ldrb	r3, [r7, #15]
}
 800e804:	4618      	mov	r0, r3
 800e806:	3714      	adds	r7, #20
 800e808:	46bd      	mov	sp, r7
 800e80a:	bc80      	pop	{r7}
 800e80c:	4770      	bx	lr

0800e80e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e80e:	b580      	push	{r7, lr}
 800e810:	b082      	sub	sp, #8
 800e812:	af00      	add	r7, sp, #0
 800e814:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800e816:	6878      	ldr	r0, [r7, #4]
 800e818:	f001 fb70 	bl	800fefc <USBD_LL_Start>

  return USBD_OK;
 800e81c:	2300      	movs	r3, #0
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3708      	adds	r7, #8
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}

0800e826 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e826:	b480      	push	{r7}
 800e828:	b083      	sub	sp, #12
 800e82a:	af00      	add	r7, sp, #0
 800e82c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e82e:	2300      	movs	r3, #0
}
 800e830:	4618      	mov	r0, r3
 800e832:	370c      	adds	r7, #12
 800e834:	46bd      	mov	sp, r7
 800e836:	bc80      	pop	{r7}
 800e838:	4770      	bx	lr

0800e83a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e83a:	b580      	push	{r7, lr}
 800e83c:	b084      	sub	sp, #16
 800e83e:	af00      	add	r7, sp, #0
 800e840:	6078      	str	r0, [r7, #4]
 800e842:	460b      	mov	r3, r1
 800e844:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e846:	2302      	movs	r3, #2
 800e848:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e850:	2b00      	cmp	r3, #0
 800e852:	d00c      	beq.n	800e86e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	78fa      	ldrb	r2, [r7, #3]
 800e85e:	4611      	mov	r1, r2
 800e860:	6878      	ldr	r0, [r7, #4]
 800e862:	4798      	blx	r3
 800e864:	4603      	mov	r3, r0
 800e866:	2b00      	cmp	r3, #0
 800e868:	d101      	bne.n	800e86e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800e86a:	2300      	movs	r3, #0
 800e86c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800e86e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e870:	4618      	mov	r0, r3
 800e872:	3710      	adds	r7, #16
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b082      	sub	sp, #8
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
 800e880:	460b      	mov	r3, r1
 800e882:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e88a:	685b      	ldr	r3, [r3, #4]
 800e88c:	78fa      	ldrb	r2, [r7, #3]
 800e88e:	4611      	mov	r1, r2
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	4798      	blx	r3

  return USBD_OK;
 800e894:	2300      	movs	r3, #0
}
 800e896:	4618      	mov	r0, r3
 800e898:	3708      	adds	r7, #8
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}

0800e89e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e89e:	b580      	push	{r7, lr}
 800e8a0:	b082      	sub	sp, #8
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	6078      	str	r0, [r7, #4]
 800e8a6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e8ae:	6839      	ldr	r1, [r7, #0]
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f000 fed8 	bl	800f666 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	2201      	movs	r2, #1
 800e8ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800e8c4:	461a      	mov	r2, r3
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e8d2:	f003 031f 	and.w	r3, r3, #31
 800e8d6:	2b02      	cmp	r3, #2
 800e8d8:	d016      	beq.n	800e908 <USBD_LL_SetupStage+0x6a>
 800e8da:	2b02      	cmp	r3, #2
 800e8dc:	d81c      	bhi.n	800e918 <USBD_LL_SetupStage+0x7a>
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d002      	beq.n	800e8e8 <USBD_LL_SetupStage+0x4a>
 800e8e2:	2b01      	cmp	r3, #1
 800e8e4:	d008      	beq.n	800e8f8 <USBD_LL_SetupStage+0x5a>
 800e8e6:	e017      	b.n	800e918 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e8ee:	4619      	mov	r1, r3
 800e8f0:	6878      	ldr	r0, [r7, #4]
 800e8f2:	f000 f9cb 	bl	800ec8c <USBD_StdDevReq>
      break;
 800e8f6:	e01a      	b.n	800e92e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e8fe:	4619      	mov	r1, r3
 800e900:	6878      	ldr	r0, [r7, #4]
 800e902:	f000 fa2d 	bl	800ed60 <USBD_StdItfReq>
      break;
 800e906:	e012      	b.n	800e92e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e90e:	4619      	mov	r1, r3
 800e910:	6878      	ldr	r0, [r7, #4]
 800e912:	f000 fa6d 	bl	800edf0 <USBD_StdEPReq>
      break;
 800e916:	e00a      	b.n	800e92e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e91e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e922:	b2db      	uxtb	r3, r3
 800e924:	4619      	mov	r1, r3
 800e926:	6878      	ldr	r0, [r7, #4]
 800e928:	f001 fb48 	bl	800ffbc <USBD_LL_StallEP>
      break;
 800e92c:	bf00      	nop
  }

  return USBD_OK;
 800e92e:	2300      	movs	r3, #0
}
 800e930:	4618      	mov	r0, r3
 800e932:	3708      	adds	r7, #8
 800e934:	46bd      	mov	sp, r7
 800e936:	bd80      	pop	{r7, pc}

0800e938 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b086      	sub	sp, #24
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	60f8      	str	r0, [r7, #12]
 800e940:	460b      	mov	r3, r1
 800e942:	607a      	str	r2, [r7, #4]
 800e944:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800e946:	7afb      	ldrb	r3, [r7, #11]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d14b      	bne.n	800e9e4 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e952:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e95a:	2b03      	cmp	r3, #3
 800e95c:	d134      	bne.n	800e9c8 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800e95e:	697b      	ldr	r3, [r7, #20]
 800e960:	68da      	ldr	r2, [r3, #12]
 800e962:	697b      	ldr	r3, [r7, #20]
 800e964:	691b      	ldr	r3, [r3, #16]
 800e966:	429a      	cmp	r2, r3
 800e968:	d919      	bls.n	800e99e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800e96a:	697b      	ldr	r3, [r7, #20]
 800e96c:	68da      	ldr	r2, [r3, #12]
 800e96e:	697b      	ldr	r3, [r7, #20]
 800e970:	691b      	ldr	r3, [r3, #16]
 800e972:	1ad2      	subs	r2, r2, r3
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e978:	697b      	ldr	r3, [r7, #20]
 800e97a:	68da      	ldr	r2, [r3, #12]
 800e97c:	697b      	ldr	r3, [r7, #20]
 800e97e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e980:	429a      	cmp	r2, r3
 800e982:	d203      	bcs.n	800e98c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e984:	697b      	ldr	r3, [r7, #20]
 800e986:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800e988:	b29b      	uxth	r3, r3
 800e98a:	e002      	b.n	800e992 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e990:	b29b      	uxth	r3, r3
 800e992:	461a      	mov	r2, r3
 800e994:	6879      	ldr	r1, [r7, #4]
 800e996:	68f8      	ldr	r0, [r7, #12]
 800e998:	f000 ff57 	bl	800f84a <USBD_CtlContinueRx>
 800e99c:	e038      	b.n	800ea10 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e9a4:	691b      	ldr	r3, [r3, #16]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d00a      	beq.n	800e9c0 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e9b0:	2b03      	cmp	r3, #3
 800e9b2:	d105      	bne.n	800e9c0 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e9ba:	691b      	ldr	r3, [r3, #16]
 800e9bc:	68f8      	ldr	r0, [r7, #12]
 800e9be:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800e9c0:	68f8      	ldr	r0, [r7, #12]
 800e9c2:	f000 ff54 	bl	800f86e <USBD_CtlSendStatus>
 800e9c6:	e023      	b.n	800ea10 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e9ce:	2b05      	cmp	r3, #5
 800e9d0:	d11e      	bne.n	800ea10 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800e9da:	2100      	movs	r1, #0
 800e9dc:	68f8      	ldr	r0, [r7, #12]
 800e9de:	f001 faed 	bl	800ffbc <USBD_LL_StallEP>
 800e9e2:	e015      	b.n	800ea10 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e9ea:	699b      	ldr	r3, [r3, #24]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d00d      	beq.n	800ea0c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800e9f6:	2b03      	cmp	r3, #3
 800e9f8:	d108      	bne.n	800ea0c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea00:	699b      	ldr	r3, [r3, #24]
 800ea02:	7afa      	ldrb	r2, [r7, #11]
 800ea04:	4611      	mov	r1, r2
 800ea06:	68f8      	ldr	r0, [r7, #12]
 800ea08:	4798      	blx	r3
 800ea0a:	e001      	b.n	800ea10 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ea0c:	2302      	movs	r3, #2
 800ea0e:	e000      	b.n	800ea12 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800ea10:	2300      	movs	r3, #0
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3718      	adds	r7, #24
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}

0800ea1a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ea1a:	b580      	push	{r7, lr}
 800ea1c:	b086      	sub	sp, #24
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	60f8      	str	r0, [r7, #12]
 800ea22:	460b      	mov	r3, r1
 800ea24:	607a      	str	r2, [r7, #4]
 800ea26:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ea28:	7afb      	ldrb	r3, [r7, #11]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d17f      	bne.n	800eb2e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	3314      	adds	r3, #20
 800ea32:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ea3a:	2b02      	cmp	r3, #2
 800ea3c:	d15c      	bne.n	800eaf8 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800ea3e:	697b      	ldr	r3, [r7, #20]
 800ea40:	68da      	ldr	r2, [r3, #12]
 800ea42:	697b      	ldr	r3, [r7, #20]
 800ea44:	691b      	ldr	r3, [r3, #16]
 800ea46:	429a      	cmp	r2, r3
 800ea48:	d915      	bls.n	800ea76 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	68da      	ldr	r2, [r3, #12]
 800ea4e:	697b      	ldr	r3, [r7, #20]
 800ea50:	691b      	ldr	r3, [r3, #16]
 800ea52:	1ad2      	subs	r2, r2, r3
 800ea54:	697b      	ldr	r3, [r7, #20]
 800ea56:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ea58:	697b      	ldr	r3, [r7, #20]
 800ea5a:	68db      	ldr	r3, [r3, #12]
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	461a      	mov	r2, r3
 800ea60:	6879      	ldr	r1, [r7, #4]
 800ea62:	68f8      	ldr	r0, [r7, #12]
 800ea64:	f000 fec1 	bl	800f7ea <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ea68:	2300      	movs	r3, #0
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	2100      	movs	r1, #0
 800ea6e:	68f8      	ldr	r0, [r7, #12]
 800ea70:	f001 fb50 	bl	8010114 <USBD_LL_PrepareReceive>
 800ea74:	e04e      	b.n	800eb14 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	689b      	ldr	r3, [r3, #8]
 800ea7a:	697a      	ldr	r2, [r7, #20]
 800ea7c:	6912      	ldr	r2, [r2, #16]
 800ea7e:	fbb3 f1f2 	udiv	r1, r3, r2
 800ea82:	fb01 f202 	mul.w	r2, r1, r2
 800ea86:	1a9b      	subs	r3, r3, r2
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d11c      	bne.n	800eac6 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800ea8c:	697b      	ldr	r3, [r7, #20]
 800ea8e:	689a      	ldr	r2, [r3, #8]
 800ea90:	697b      	ldr	r3, [r7, #20]
 800ea92:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ea94:	429a      	cmp	r2, r3
 800ea96:	d316      	bcc.n	800eac6 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800ea98:	697b      	ldr	r3, [r7, #20]
 800ea9a:	689a      	ldr	r2, [r3, #8]
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800eaa2:	429a      	cmp	r2, r3
 800eaa4:	d20f      	bcs.n	800eac6 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	2100      	movs	r1, #0
 800eaaa:	68f8      	ldr	r0, [r7, #12]
 800eaac:	f000 fe9d 	bl	800f7ea <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	2200      	movs	r2, #0
 800eab4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eab8:	2300      	movs	r3, #0
 800eaba:	2200      	movs	r2, #0
 800eabc:	2100      	movs	r1, #0
 800eabe:	68f8      	ldr	r0, [r7, #12]
 800eac0:	f001 fb28 	bl	8010114 <USBD_LL_PrepareReceive>
 800eac4:	e026      	b.n	800eb14 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eacc:	68db      	ldr	r3, [r3, #12]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d00a      	beq.n	800eae8 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ead8:	2b03      	cmp	r3, #3
 800eada:	d105      	bne.n	800eae8 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eae2:	68db      	ldr	r3, [r3, #12]
 800eae4:	68f8      	ldr	r0, [r7, #12]
 800eae6:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800eae8:	2180      	movs	r1, #128	; 0x80
 800eaea:	68f8      	ldr	r0, [r7, #12]
 800eaec:	f001 fa66 	bl	800ffbc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800eaf0:	68f8      	ldr	r0, [r7, #12]
 800eaf2:	f000 fecf 	bl	800f894 <USBD_CtlReceiveStatus>
 800eaf6:	e00d      	b.n	800eb14 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800eafe:	2b04      	cmp	r3, #4
 800eb00:	d004      	beq.n	800eb0c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d103      	bne.n	800eb14 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800eb0c:	2180      	movs	r1, #128	; 0x80
 800eb0e:	68f8      	ldr	r0, [r7, #12]
 800eb10:	f001 fa54 	bl	800ffbc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800eb1a:	2b01      	cmp	r3, #1
 800eb1c:	d11d      	bne.n	800eb5a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800eb1e:	68f8      	ldr	r0, [r7, #12]
 800eb20:	f7ff fe81 	bl	800e826 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	2200      	movs	r2, #0
 800eb28:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800eb2c:	e015      	b.n	800eb5a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb34:	695b      	ldr	r3, [r3, #20]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d00d      	beq.n	800eb56 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800eb40:	2b03      	cmp	r3, #3
 800eb42:	d108      	bne.n	800eb56 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb4a:	695b      	ldr	r3, [r3, #20]
 800eb4c:	7afa      	ldrb	r2, [r7, #11]
 800eb4e:	4611      	mov	r1, r2
 800eb50:	68f8      	ldr	r0, [r7, #12]
 800eb52:	4798      	blx	r3
 800eb54:	e001      	b.n	800eb5a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800eb56:	2302      	movs	r3, #2
 800eb58:	e000      	b.n	800eb5c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800eb5a:	2300      	movs	r3, #0
}
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	3718      	adds	r7, #24
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b082      	sub	sp, #8
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eb6c:	2340      	movs	r3, #64	; 0x40
 800eb6e:	2200      	movs	r2, #0
 800eb70:	2100      	movs	r1, #0
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f001 f9dd 	bl	800ff32 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2240      	movs	r2, #64	; 0x40
 800eb84:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eb88:	2340      	movs	r3, #64	; 0x40
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	2180      	movs	r1, #128	; 0x80
 800eb8e:	6878      	ldr	r0, [r7, #4]
 800eb90:	f001 f9cf 	bl	800ff32 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2201      	movs	r2, #1
 800eb98:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	2240      	movs	r2, #64	; 0x40
 800eb9e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	2201      	movs	r2, #1
 800eba4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2200      	movs	r2, #0
 800ebac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	2200      	movs	r2, #0
 800ebba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d009      	beq.n	800ebdc <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebce:	685b      	ldr	r3, [r3, #4]
 800ebd0:	687a      	ldr	r2, [r7, #4]
 800ebd2:	6852      	ldr	r2, [r2, #4]
 800ebd4:	b2d2      	uxtb	r2, r2
 800ebd6:	4611      	mov	r1, r2
 800ebd8:	6878      	ldr	r0, [r7, #4]
 800ebda:	4798      	blx	r3
  }

  return USBD_OK;
 800ebdc:	2300      	movs	r3, #0
}
 800ebde:	4618      	mov	r0, r3
 800ebe0:	3708      	adds	r7, #8
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	bd80      	pop	{r7, pc}

0800ebe6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ebe6:	b480      	push	{r7}
 800ebe8:	b083      	sub	sp, #12
 800ebea:	af00      	add	r7, sp, #0
 800ebec:	6078      	str	r0, [r7, #4]
 800ebee:	460b      	mov	r3, r1
 800ebf0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	78fa      	ldrb	r2, [r7, #3]
 800ebf6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ebf8:	2300      	movs	r3, #0
}
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	370c      	adds	r7, #12
 800ebfe:	46bd      	mov	sp, r7
 800ec00:	bc80      	pop	{r7}
 800ec02:	4770      	bx	lr

0800ec04 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ec04:	b480      	push	{r7}
 800ec06:	b083      	sub	sp, #12
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	2204      	movs	r2, #4
 800ec1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ec20:	2300      	movs	r3, #0
}
 800ec22:	4618      	mov	r0, r3
 800ec24:	370c      	adds	r7, #12
 800ec26:	46bd      	mov	sp, r7
 800ec28:	bc80      	pop	{r7}
 800ec2a:	4770      	bx	lr

0800ec2c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ec2c:	b480      	push	{r7}
 800ec2e:	b083      	sub	sp, #12
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec3a:	2b04      	cmp	r3, #4
 800ec3c:	d105      	bne.n	800ec4a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ec4a:	2300      	movs	r3, #0
}
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	bc80      	pop	{r7}
 800ec54:	4770      	bx	lr

0800ec56 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ec56:	b580      	push	{r7, lr}
 800ec58:	b082      	sub	sp, #8
 800ec5a:	af00      	add	r7, sp, #0
 800ec5c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec64:	2b03      	cmp	r3, #3
 800ec66:	d10b      	bne.n	800ec80 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec6e:	69db      	ldr	r3, [r3, #28]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d005      	beq.n	800ec80 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec7a:	69db      	ldr	r3, [r3, #28]
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ec80:	2300      	movs	r3, #0
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3708      	adds	r7, #8
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}
	...

0800ec8c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b084      	sub	sp, #16
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
 800ec94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ec96:	2300      	movs	r3, #0
 800ec98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	781b      	ldrb	r3, [r3, #0]
 800ec9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800eca2:	2b40      	cmp	r3, #64	; 0x40
 800eca4:	d005      	beq.n	800ecb2 <USBD_StdDevReq+0x26>
 800eca6:	2b40      	cmp	r3, #64	; 0x40
 800eca8:	d84f      	bhi.n	800ed4a <USBD_StdDevReq+0xbe>
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d009      	beq.n	800ecc2 <USBD_StdDevReq+0x36>
 800ecae:	2b20      	cmp	r3, #32
 800ecb0:	d14b      	bne.n	800ed4a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ecb8:	689b      	ldr	r3, [r3, #8]
 800ecba:	6839      	ldr	r1, [r7, #0]
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	4798      	blx	r3
      break;
 800ecc0:	e048      	b.n	800ed54 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	785b      	ldrb	r3, [r3, #1]
 800ecc6:	2b09      	cmp	r3, #9
 800ecc8:	d839      	bhi.n	800ed3e <USBD_StdDevReq+0xb2>
 800ecca:	a201      	add	r2, pc, #4	; (adr r2, 800ecd0 <USBD_StdDevReq+0x44>)
 800eccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecd0:	0800ed21 	.word	0x0800ed21
 800ecd4:	0800ed35 	.word	0x0800ed35
 800ecd8:	0800ed3f 	.word	0x0800ed3f
 800ecdc:	0800ed2b 	.word	0x0800ed2b
 800ece0:	0800ed3f 	.word	0x0800ed3f
 800ece4:	0800ed03 	.word	0x0800ed03
 800ece8:	0800ecf9 	.word	0x0800ecf9
 800ecec:	0800ed3f 	.word	0x0800ed3f
 800ecf0:	0800ed17 	.word	0x0800ed17
 800ecf4:	0800ed0d 	.word	0x0800ed0d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ecf8:	6839      	ldr	r1, [r7, #0]
 800ecfa:	6878      	ldr	r0, [r7, #4]
 800ecfc:	f000 f9dc 	bl	800f0b8 <USBD_GetDescriptor>
          break;
 800ed00:	e022      	b.n	800ed48 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ed02:	6839      	ldr	r1, [r7, #0]
 800ed04:	6878      	ldr	r0, [r7, #4]
 800ed06:	f000 fb3f 	bl	800f388 <USBD_SetAddress>
          break;
 800ed0a:	e01d      	b.n	800ed48 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ed0c:	6839      	ldr	r1, [r7, #0]
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	f000 fb7e 	bl	800f410 <USBD_SetConfig>
          break;
 800ed14:	e018      	b.n	800ed48 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ed16:	6839      	ldr	r1, [r7, #0]
 800ed18:	6878      	ldr	r0, [r7, #4]
 800ed1a:	f000 fc07 	bl	800f52c <USBD_GetConfig>
          break;
 800ed1e:	e013      	b.n	800ed48 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ed20:	6839      	ldr	r1, [r7, #0]
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f000 fc37 	bl	800f596 <USBD_GetStatus>
          break;
 800ed28:	e00e      	b.n	800ed48 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ed2a:	6839      	ldr	r1, [r7, #0]
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f000 fc65 	bl	800f5fc <USBD_SetFeature>
          break;
 800ed32:	e009      	b.n	800ed48 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ed34:	6839      	ldr	r1, [r7, #0]
 800ed36:	6878      	ldr	r0, [r7, #4]
 800ed38:	f000 fc74 	bl	800f624 <USBD_ClrFeature>
          break;
 800ed3c:	e004      	b.n	800ed48 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800ed3e:	6839      	ldr	r1, [r7, #0]
 800ed40:	6878      	ldr	r0, [r7, #4]
 800ed42:	f000 fccc 	bl	800f6de <USBD_CtlError>
          break;
 800ed46:	bf00      	nop
      }
      break;
 800ed48:	e004      	b.n	800ed54 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ed4a:	6839      	ldr	r1, [r7, #0]
 800ed4c:	6878      	ldr	r0, [r7, #4]
 800ed4e:	f000 fcc6 	bl	800f6de <USBD_CtlError>
      break;
 800ed52:	bf00      	nop
  }

  return ret;
 800ed54:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3710      	adds	r7, #16
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}
 800ed5e:	bf00      	nop

0800ed60 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b084      	sub	sp, #16
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ed76:	2b40      	cmp	r3, #64	; 0x40
 800ed78:	d005      	beq.n	800ed86 <USBD_StdItfReq+0x26>
 800ed7a:	2b40      	cmp	r3, #64	; 0x40
 800ed7c:	d82e      	bhi.n	800eddc <USBD_StdItfReq+0x7c>
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d001      	beq.n	800ed86 <USBD_StdItfReq+0x26>
 800ed82:	2b20      	cmp	r3, #32
 800ed84:	d12a      	bne.n	800eddc <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed8c:	3b01      	subs	r3, #1
 800ed8e:	2b02      	cmp	r3, #2
 800ed90:	d81d      	bhi.n	800edce <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	889b      	ldrh	r3, [r3, #4]
 800ed96:	b2db      	uxtb	r3, r3
 800ed98:	2b01      	cmp	r3, #1
 800ed9a:	d813      	bhi.n	800edc4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eda2:	689b      	ldr	r3, [r3, #8]
 800eda4:	6839      	ldr	r1, [r7, #0]
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	4798      	blx	r3
 800edaa:	4603      	mov	r3, r0
 800edac:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	88db      	ldrh	r3, [r3, #6]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d110      	bne.n	800edd8 <USBD_StdItfReq+0x78>
 800edb6:	7bfb      	ldrb	r3, [r7, #15]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d10d      	bne.n	800edd8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800edbc:	6878      	ldr	r0, [r7, #4]
 800edbe:	f000 fd56 	bl	800f86e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800edc2:	e009      	b.n	800edd8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800edc4:	6839      	ldr	r1, [r7, #0]
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f000 fc89 	bl	800f6de <USBD_CtlError>
          break;
 800edcc:	e004      	b.n	800edd8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800edce:	6839      	ldr	r1, [r7, #0]
 800edd0:	6878      	ldr	r0, [r7, #4]
 800edd2:	f000 fc84 	bl	800f6de <USBD_CtlError>
          break;
 800edd6:	e000      	b.n	800edda <USBD_StdItfReq+0x7a>
          break;
 800edd8:	bf00      	nop
      }
      break;
 800edda:	e004      	b.n	800ede6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800eddc:	6839      	ldr	r1, [r7, #0]
 800edde:	6878      	ldr	r0, [r7, #4]
 800ede0:	f000 fc7d 	bl	800f6de <USBD_CtlError>
      break;
 800ede4:	bf00      	nop
  }

  return USBD_OK;
 800ede6:	2300      	movs	r3, #0
}
 800ede8:	4618      	mov	r0, r3
 800edea:	3710      	adds	r7, #16
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}

0800edf0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b084      	sub	sp, #16
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
 800edf8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800edfa:	2300      	movs	r3, #0
 800edfc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	889b      	ldrh	r3, [r3, #4]
 800ee02:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ee04:	683b      	ldr	r3, [r7, #0]
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ee0c:	2b40      	cmp	r3, #64	; 0x40
 800ee0e:	d007      	beq.n	800ee20 <USBD_StdEPReq+0x30>
 800ee10:	2b40      	cmp	r3, #64	; 0x40
 800ee12:	f200 8146 	bhi.w	800f0a2 <USBD_StdEPReq+0x2b2>
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d00a      	beq.n	800ee30 <USBD_StdEPReq+0x40>
 800ee1a:	2b20      	cmp	r3, #32
 800ee1c:	f040 8141 	bne.w	800f0a2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee26:	689b      	ldr	r3, [r3, #8]
 800ee28:	6839      	ldr	r1, [r7, #0]
 800ee2a:	6878      	ldr	r0, [r7, #4]
 800ee2c:	4798      	blx	r3
      break;
 800ee2e:	e13d      	b.n	800f0ac <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800ee30:	683b      	ldr	r3, [r7, #0]
 800ee32:	781b      	ldrb	r3, [r3, #0]
 800ee34:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ee38:	2b20      	cmp	r3, #32
 800ee3a:	d10a      	bne.n	800ee52 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee42:	689b      	ldr	r3, [r3, #8]
 800ee44:	6839      	ldr	r1, [r7, #0]
 800ee46:	6878      	ldr	r0, [r7, #4]
 800ee48:	4798      	blx	r3
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ee4e:	7bfb      	ldrb	r3, [r7, #15]
 800ee50:	e12d      	b.n	800f0ae <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800ee52:	683b      	ldr	r3, [r7, #0]
 800ee54:	785b      	ldrb	r3, [r3, #1]
 800ee56:	2b03      	cmp	r3, #3
 800ee58:	d007      	beq.n	800ee6a <USBD_StdEPReq+0x7a>
 800ee5a:	2b03      	cmp	r3, #3
 800ee5c:	f300 811b 	bgt.w	800f096 <USBD_StdEPReq+0x2a6>
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d072      	beq.n	800ef4a <USBD_StdEPReq+0x15a>
 800ee64:	2b01      	cmp	r3, #1
 800ee66:	d03a      	beq.n	800eede <USBD_StdEPReq+0xee>
 800ee68:	e115      	b.n	800f096 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee70:	2b02      	cmp	r3, #2
 800ee72:	d002      	beq.n	800ee7a <USBD_StdEPReq+0x8a>
 800ee74:	2b03      	cmp	r3, #3
 800ee76:	d015      	beq.n	800eea4 <USBD_StdEPReq+0xb4>
 800ee78:	e02b      	b.n	800eed2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ee7a:	7bbb      	ldrb	r3, [r7, #14]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d00c      	beq.n	800ee9a <USBD_StdEPReq+0xaa>
 800ee80:	7bbb      	ldrb	r3, [r7, #14]
 800ee82:	2b80      	cmp	r3, #128	; 0x80
 800ee84:	d009      	beq.n	800ee9a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ee86:	7bbb      	ldrb	r3, [r7, #14]
 800ee88:	4619      	mov	r1, r3
 800ee8a:	6878      	ldr	r0, [r7, #4]
 800ee8c:	f001 f896 	bl	800ffbc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ee90:	2180      	movs	r1, #128	; 0x80
 800ee92:	6878      	ldr	r0, [r7, #4]
 800ee94:	f001 f892 	bl	800ffbc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ee98:	e020      	b.n	800eedc <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ee9a:	6839      	ldr	r1, [r7, #0]
 800ee9c:	6878      	ldr	r0, [r7, #4]
 800ee9e:	f000 fc1e 	bl	800f6de <USBD_CtlError>
              break;
 800eea2:	e01b      	b.n	800eedc <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	885b      	ldrh	r3, [r3, #2]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d10e      	bne.n	800eeca <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800eeac:	7bbb      	ldrb	r3, [r7, #14]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d00b      	beq.n	800eeca <USBD_StdEPReq+0xda>
 800eeb2:	7bbb      	ldrb	r3, [r7, #14]
 800eeb4:	2b80      	cmp	r3, #128	; 0x80
 800eeb6:	d008      	beq.n	800eeca <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	88db      	ldrh	r3, [r3, #6]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d104      	bne.n	800eeca <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800eec0:	7bbb      	ldrb	r3, [r7, #14]
 800eec2:	4619      	mov	r1, r3
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f001 f879 	bl	800ffbc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800eeca:	6878      	ldr	r0, [r7, #4]
 800eecc:	f000 fccf 	bl	800f86e <USBD_CtlSendStatus>

              break;
 800eed0:	e004      	b.n	800eedc <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800eed2:	6839      	ldr	r1, [r7, #0]
 800eed4:	6878      	ldr	r0, [r7, #4]
 800eed6:	f000 fc02 	bl	800f6de <USBD_CtlError>
              break;
 800eeda:	bf00      	nop
          }
          break;
 800eedc:	e0e0      	b.n	800f0a0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eee4:	2b02      	cmp	r3, #2
 800eee6:	d002      	beq.n	800eeee <USBD_StdEPReq+0xfe>
 800eee8:	2b03      	cmp	r3, #3
 800eeea:	d015      	beq.n	800ef18 <USBD_StdEPReq+0x128>
 800eeec:	e026      	b.n	800ef3c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eeee:	7bbb      	ldrb	r3, [r7, #14]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d00c      	beq.n	800ef0e <USBD_StdEPReq+0x11e>
 800eef4:	7bbb      	ldrb	r3, [r7, #14]
 800eef6:	2b80      	cmp	r3, #128	; 0x80
 800eef8:	d009      	beq.n	800ef0e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800eefa:	7bbb      	ldrb	r3, [r7, #14]
 800eefc:	4619      	mov	r1, r3
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f001 f85c 	bl	800ffbc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ef04:	2180      	movs	r1, #128	; 0x80
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f001 f858 	bl	800ffbc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ef0c:	e01c      	b.n	800ef48 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800ef0e:	6839      	ldr	r1, [r7, #0]
 800ef10:	6878      	ldr	r0, [r7, #4]
 800ef12:	f000 fbe4 	bl	800f6de <USBD_CtlError>
              break;
 800ef16:	e017      	b.n	800ef48 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	885b      	ldrh	r3, [r3, #2]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d112      	bne.n	800ef46 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ef20:	7bbb      	ldrb	r3, [r7, #14]
 800ef22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d004      	beq.n	800ef34 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800ef2a:	7bbb      	ldrb	r3, [r7, #14]
 800ef2c:	4619      	mov	r1, r3
 800ef2e:	6878      	ldr	r0, [r7, #4]
 800ef30:	f001 f863 	bl	800fffa <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f000 fc9a 	bl	800f86e <USBD_CtlSendStatus>
              }
              break;
 800ef3a:	e004      	b.n	800ef46 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ef3c:	6839      	ldr	r1, [r7, #0]
 800ef3e:	6878      	ldr	r0, [r7, #4]
 800ef40:	f000 fbcd 	bl	800f6de <USBD_CtlError>
              break;
 800ef44:	e000      	b.n	800ef48 <USBD_StdEPReq+0x158>
              break;
 800ef46:	bf00      	nop
          }
          break;
 800ef48:	e0aa      	b.n	800f0a0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef50:	2b02      	cmp	r3, #2
 800ef52:	d002      	beq.n	800ef5a <USBD_StdEPReq+0x16a>
 800ef54:	2b03      	cmp	r3, #3
 800ef56:	d032      	beq.n	800efbe <USBD_StdEPReq+0x1ce>
 800ef58:	e097      	b.n	800f08a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ef5a:	7bbb      	ldrb	r3, [r7, #14]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d007      	beq.n	800ef70 <USBD_StdEPReq+0x180>
 800ef60:	7bbb      	ldrb	r3, [r7, #14]
 800ef62:	2b80      	cmp	r3, #128	; 0x80
 800ef64:	d004      	beq.n	800ef70 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ef66:	6839      	ldr	r1, [r7, #0]
 800ef68:	6878      	ldr	r0, [r7, #4]
 800ef6a:	f000 fbb8 	bl	800f6de <USBD_CtlError>
                break;
 800ef6e:	e091      	b.n	800f094 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	da0b      	bge.n	800ef90 <USBD_StdEPReq+0x1a0>
 800ef78:	7bbb      	ldrb	r3, [r7, #14]
 800ef7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ef7e:	4613      	mov	r3, r2
 800ef80:	009b      	lsls	r3, r3, #2
 800ef82:	4413      	add	r3, r2
 800ef84:	009b      	lsls	r3, r3, #2
 800ef86:	3310      	adds	r3, #16
 800ef88:	687a      	ldr	r2, [r7, #4]
 800ef8a:	4413      	add	r3, r2
 800ef8c:	3304      	adds	r3, #4
 800ef8e:	e00b      	b.n	800efa8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ef90:	7bbb      	ldrb	r3, [r7, #14]
 800ef92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef96:	4613      	mov	r3, r2
 800ef98:	009b      	lsls	r3, r3, #2
 800ef9a:	4413      	add	r3, r2
 800ef9c:	009b      	lsls	r3, r3, #2
 800ef9e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800efa2:	687a      	ldr	r2, [r7, #4]
 800efa4:	4413      	add	r3, r2
 800efa6:	3304      	adds	r3, #4
 800efa8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800efaa:	68bb      	ldr	r3, [r7, #8]
 800efac:	2200      	movs	r2, #0
 800efae:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800efb0:	68bb      	ldr	r3, [r7, #8]
 800efb2:	2202      	movs	r2, #2
 800efb4:	4619      	mov	r1, r3
 800efb6:	6878      	ldr	r0, [r7, #4]
 800efb8:	f000 fbfb 	bl	800f7b2 <USBD_CtlSendData>
              break;
 800efbc:	e06a      	b.n	800f094 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800efbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	da11      	bge.n	800efea <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800efc6:	7bbb      	ldrb	r3, [r7, #14]
 800efc8:	f003 020f 	and.w	r2, r3, #15
 800efcc:	6879      	ldr	r1, [r7, #4]
 800efce:	4613      	mov	r3, r2
 800efd0:	009b      	lsls	r3, r3, #2
 800efd2:	4413      	add	r3, r2
 800efd4:	009b      	lsls	r3, r3, #2
 800efd6:	440b      	add	r3, r1
 800efd8:	3318      	adds	r3, #24
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d117      	bne.n	800f010 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800efe0:	6839      	ldr	r1, [r7, #0]
 800efe2:	6878      	ldr	r0, [r7, #4]
 800efe4:	f000 fb7b 	bl	800f6de <USBD_CtlError>
                  break;
 800efe8:	e054      	b.n	800f094 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800efea:	7bbb      	ldrb	r3, [r7, #14]
 800efec:	f003 020f 	and.w	r2, r3, #15
 800eff0:	6879      	ldr	r1, [r7, #4]
 800eff2:	4613      	mov	r3, r2
 800eff4:	009b      	lsls	r3, r3, #2
 800eff6:	4413      	add	r3, r2
 800eff8:	009b      	lsls	r3, r3, #2
 800effa:	440b      	add	r3, r1
 800effc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d104      	bne.n	800f010 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800f006:	6839      	ldr	r1, [r7, #0]
 800f008:	6878      	ldr	r0, [r7, #4]
 800f00a:	f000 fb68 	bl	800f6de <USBD_CtlError>
                  break;
 800f00e:	e041      	b.n	800f094 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f010:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f014:	2b00      	cmp	r3, #0
 800f016:	da0b      	bge.n	800f030 <USBD_StdEPReq+0x240>
 800f018:	7bbb      	ldrb	r3, [r7, #14]
 800f01a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f01e:	4613      	mov	r3, r2
 800f020:	009b      	lsls	r3, r3, #2
 800f022:	4413      	add	r3, r2
 800f024:	009b      	lsls	r3, r3, #2
 800f026:	3310      	adds	r3, #16
 800f028:	687a      	ldr	r2, [r7, #4]
 800f02a:	4413      	add	r3, r2
 800f02c:	3304      	adds	r3, #4
 800f02e:	e00b      	b.n	800f048 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f030:	7bbb      	ldrb	r3, [r7, #14]
 800f032:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f036:	4613      	mov	r3, r2
 800f038:	009b      	lsls	r3, r3, #2
 800f03a:	4413      	add	r3, r2
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f042:	687a      	ldr	r2, [r7, #4]
 800f044:	4413      	add	r3, r2
 800f046:	3304      	adds	r3, #4
 800f048:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f04a:	7bbb      	ldrb	r3, [r7, #14]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d002      	beq.n	800f056 <USBD_StdEPReq+0x266>
 800f050:	7bbb      	ldrb	r3, [r7, #14]
 800f052:	2b80      	cmp	r3, #128	; 0x80
 800f054:	d103      	bne.n	800f05e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800f056:	68bb      	ldr	r3, [r7, #8]
 800f058:	2200      	movs	r2, #0
 800f05a:	601a      	str	r2, [r3, #0]
 800f05c:	e00e      	b.n	800f07c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800f05e:	7bbb      	ldrb	r3, [r7, #14]
 800f060:	4619      	mov	r1, r3
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	f000 ffe8 	bl	8010038 <USBD_LL_IsStallEP>
 800f068:	4603      	mov	r3, r0
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d003      	beq.n	800f076 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800f06e:	68bb      	ldr	r3, [r7, #8]
 800f070:	2201      	movs	r2, #1
 800f072:	601a      	str	r2, [r3, #0]
 800f074:	e002      	b.n	800f07c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800f076:	68bb      	ldr	r3, [r7, #8]
 800f078:	2200      	movs	r2, #0
 800f07a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	2202      	movs	r2, #2
 800f080:	4619      	mov	r1, r3
 800f082:	6878      	ldr	r0, [r7, #4]
 800f084:	f000 fb95 	bl	800f7b2 <USBD_CtlSendData>
              break;
 800f088:	e004      	b.n	800f094 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800f08a:	6839      	ldr	r1, [r7, #0]
 800f08c:	6878      	ldr	r0, [r7, #4]
 800f08e:	f000 fb26 	bl	800f6de <USBD_CtlError>
              break;
 800f092:	bf00      	nop
          }
          break;
 800f094:	e004      	b.n	800f0a0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800f096:	6839      	ldr	r1, [r7, #0]
 800f098:	6878      	ldr	r0, [r7, #4]
 800f09a:	f000 fb20 	bl	800f6de <USBD_CtlError>
          break;
 800f09e:	bf00      	nop
      }
      break;
 800f0a0:	e004      	b.n	800f0ac <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800f0a2:	6839      	ldr	r1, [r7, #0]
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f000 fb1a 	bl	800f6de <USBD_CtlError>
      break;
 800f0aa:	bf00      	nop
  }

  return ret;
 800f0ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	3710      	adds	r7, #16
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}
	...

0800f0b8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b084      	sub	sp, #16
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
 800f0c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	885b      	ldrh	r3, [r3, #2]
 800f0d2:	0a1b      	lsrs	r3, r3, #8
 800f0d4:	b29b      	uxth	r3, r3
 800f0d6:	3b01      	subs	r3, #1
 800f0d8:	2b06      	cmp	r3, #6
 800f0da:	f200 8128 	bhi.w	800f32e <USBD_GetDescriptor+0x276>
 800f0de:	a201      	add	r2, pc, #4	; (adr r2, 800f0e4 <USBD_GetDescriptor+0x2c>)
 800f0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0e4:	0800f101 	.word	0x0800f101
 800f0e8:	0800f119 	.word	0x0800f119
 800f0ec:	0800f159 	.word	0x0800f159
 800f0f0:	0800f32f 	.word	0x0800f32f
 800f0f4:	0800f32f 	.word	0x0800f32f
 800f0f8:	0800f2cf 	.word	0x0800f2cf
 800f0fc:	0800f2fb 	.word	0x0800f2fb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	687a      	ldr	r2, [r7, #4]
 800f10a:	7c12      	ldrb	r2, [r2, #16]
 800f10c:	f107 0108 	add.w	r1, r7, #8
 800f110:	4610      	mov	r0, r2
 800f112:	4798      	blx	r3
 800f114:	60f8      	str	r0, [r7, #12]
      break;
 800f116:	e112      	b.n	800f33e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	7c1b      	ldrb	r3, [r3, #16]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d10d      	bne.n	800f13c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f128:	f107 0208 	add.w	r2, r7, #8
 800f12c:	4610      	mov	r0, r2
 800f12e:	4798      	blx	r3
 800f130:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	3301      	adds	r3, #1
 800f136:	2202      	movs	r2, #2
 800f138:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f13a:	e100      	b.n	800f33e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f144:	f107 0208 	add.w	r2, r7, #8
 800f148:	4610      	mov	r0, r2
 800f14a:	4798      	blx	r3
 800f14c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	3301      	adds	r3, #1
 800f152:	2202      	movs	r2, #2
 800f154:	701a      	strb	r2, [r3, #0]
      break;
 800f156:	e0f2      	b.n	800f33e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	885b      	ldrh	r3, [r3, #2]
 800f15c:	b2db      	uxtb	r3, r3
 800f15e:	2b05      	cmp	r3, #5
 800f160:	f200 80ac 	bhi.w	800f2bc <USBD_GetDescriptor+0x204>
 800f164:	a201      	add	r2, pc, #4	; (adr r2, 800f16c <USBD_GetDescriptor+0xb4>)
 800f166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f16a:	bf00      	nop
 800f16c:	0800f185 	.word	0x0800f185
 800f170:	0800f1b9 	.word	0x0800f1b9
 800f174:	0800f1ed 	.word	0x0800f1ed
 800f178:	0800f221 	.word	0x0800f221
 800f17c:	0800f255 	.word	0x0800f255
 800f180:	0800f289 	.word	0x0800f289
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f18a:	685b      	ldr	r3, [r3, #4]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d00b      	beq.n	800f1a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f196:	685b      	ldr	r3, [r3, #4]
 800f198:	687a      	ldr	r2, [r7, #4]
 800f19a:	7c12      	ldrb	r2, [r2, #16]
 800f19c:	f107 0108 	add.w	r1, r7, #8
 800f1a0:	4610      	mov	r0, r2
 800f1a2:	4798      	blx	r3
 800f1a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f1a6:	e091      	b.n	800f2cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f1a8:	6839      	ldr	r1, [r7, #0]
 800f1aa:	6878      	ldr	r0, [r7, #4]
 800f1ac:	f000 fa97 	bl	800f6de <USBD_CtlError>
            err++;
 800f1b0:	7afb      	ldrb	r3, [r7, #11]
 800f1b2:	3301      	adds	r3, #1
 800f1b4:	72fb      	strb	r3, [r7, #11]
          break;
 800f1b6:	e089      	b.n	800f2cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f1be:	689b      	ldr	r3, [r3, #8]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d00b      	beq.n	800f1dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f1ca:	689b      	ldr	r3, [r3, #8]
 800f1cc:	687a      	ldr	r2, [r7, #4]
 800f1ce:	7c12      	ldrb	r2, [r2, #16]
 800f1d0:	f107 0108 	add.w	r1, r7, #8
 800f1d4:	4610      	mov	r0, r2
 800f1d6:	4798      	blx	r3
 800f1d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f1da:	e077      	b.n	800f2cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f1dc:	6839      	ldr	r1, [r7, #0]
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f000 fa7d 	bl	800f6de <USBD_CtlError>
            err++;
 800f1e4:	7afb      	ldrb	r3, [r7, #11]
 800f1e6:	3301      	adds	r3, #1
 800f1e8:	72fb      	strb	r3, [r7, #11]
          break;
 800f1ea:	e06f      	b.n	800f2cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f1f2:	68db      	ldr	r3, [r3, #12]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d00b      	beq.n	800f210 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f1fe:	68db      	ldr	r3, [r3, #12]
 800f200:	687a      	ldr	r2, [r7, #4]
 800f202:	7c12      	ldrb	r2, [r2, #16]
 800f204:	f107 0108 	add.w	r1, r7, #8
 800f208:	4610      	mov	r0, r2
 800f20a:	4798      	blx	r3
 800f20c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f20e:	e05d      	b.n	800f2cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f210:	6839      	ldr	r1, [r7, #0]
 800f212:	6878      	ldr	r0, [r7, #4]
 800f214:	f000 fa63 	bl	800f6de <USBD_CtlError>
            err++;
 800f218:	7afb      	ldrb	r3, [r7, #11]
 800f21a:	3301      	adds	r3, #1
 800f21c:	72fb      	strb	r3, [r7, #11]
          break;
 800f21e:	e055      	b.n	800f2cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f226:	691b      	ldr	r3, [r3, #16]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d00b      	beq.n	800f244 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f232:	691b      	ldr	r3, [r3, #16]
 800f234:	687a      	ldr	r2, [r7, #4]
 800f236:	7c12      	ldrb	r2, [r2, #16]
 800f238:	f107 0108 	add.w	r1, r7, #8
 800f23c:	4610      	mov	r0, r2
 800f23e:	4798      	blx	r3
 800f240:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f242:	e043      	b.n	800f2cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f244:	6839      	ldr	r1, [r7, #0]
 800f246:	6878      	ldr	r0, [r7, #4]
 800f248:	f000 fa49 	bl	800f6de <USBD_CtlError>
            err++;
 800f24c:	7afb      	ldrb	r3, [r7, #11]
 800f24e:	3301      	adds	r3, #1
 800f250:	72fb      	strb	r3, [r7, #11]
          break;
 800f252:	e03b      	b.n	800f2cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f25a:	695b      	ldr	r3, [r3, #20]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d00b      	beq.n	800f278 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f266:	695b      	ldr	r3, [r3, #20]
 800f268:	687a      	ldr	r2, [r7, #4]
 800f26a:	7c12      	ldrb	r2, [r2, #16]
 800f26c:	f107 0108 	add.w	r1, r7, #8
 800f270:	4610      	mov	r0, r2
 800f272:	4798      	blx	r3
 800f274:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f276:	e029      	b.n	800f2cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f278:	6839      	ldr	r1, [r7, #0]
 800f27a:	6878      	ldr	r0, [r7, #4]
 800f27c:	f000 fa2f 	bl	800f6de <USBD_CtlError>
            err++;
 800f280:	7afb      	ldrb	r3, [r7, #11]
 800f282:	3301      	adds	r3, #1
 800f284:	72fb      	strb	r3, [r7, #11]
          break;
 800f286:	e021      	b.n	800f2cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f28e:	699b      	ldr	r3, [r3, #24]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d00b      	beq.n	800f2ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f29a:	699b      	ldr	r3, [r3, #24]
 800f29c:	687a      	ldr	r2, [r7, #4]
 800f29e:	7c12      	ldrb	r2, [r2, #16]
 800f2a0:	f107 0108 	add.w	r1, r7, #8
 800f2a4:	4610      	mov	r0, r2
 800f2a6:	4798      	blx	r3
 800f2a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f2aa:	e00f      	b.n	800f2cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f2ac:	6839      	ldr	r1, [r7, #0]
 800f2ae:	6878      	ldr	r0, [r7, #4]
 800f2b0:	f000 fa15 	bl	800f6de <USBD_CtlError>
            err++;
 800f2b4:	7afb      	ldrb	r3, [r7, #11]
 800f2b6:	3301      	adds	r3, #1
 800f2b8:	72fb      	strb	r3, [r7, #11]
          break;
 800f2ba:	e007      	b.n	800f2cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800f2bc:	6839      	ldr	r1, [r7, #0]
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	f000 fa0d 	bl	800f6de <USBD_CtlError>
          err++;
 800f2c4:	7afb      	ldrb	r3, [r7, #11]
 800f2c6:	3301      	adds	r3, #1
 800f2c8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800f2ca:	e038      	b.n	800f33e <USBD_GetDescriptor+0x286>
 800f2cc:	e037      	b.n	800f33e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	7c1b      	ldrb	r3, [r3, #16]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d109      	bne.n	800f2ea <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f2dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2de:	f107 0208 	add.w	r2, r7, #8
 800f2e2:	4610      	mov	r0, r2
 800f2e4:	4798      	blx	r3
 800f2e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f2e8:	e029      	b.n	800f33e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f2ea:	6839      	ldr	r1, [r7, #0]
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f000 f9f6 	bl	800f6de <USBD_CtlError>
        err++;
 800f2f2:	7afb      	ldrb	r3, [r7, #11]
 800f2f4:	3301      	adds	r3, #1
 800f2f6:	72fb      	strb	r3, [r7, #11]
      break;
 800f2f8:	e021      	b.n	800f33e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	7c1b      	ldrb	r3, [r3, #16]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d10d      	bne.n	800f31e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f30a:	f107 0208 	add.w	r2, r7, #8
 800f30e:	4610      	mov	r0, r2
 800f310:	4798      	blx	r3
 800f312:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	3301      	adds	r3, #1
 800f318:	2207      	movs	r2, #7
 800f31a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f31c:	e00f      	b.n	800f33e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f31e:	6839      	ldr	r1, [r7, #0]
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f000 f9dc 	bl	800f6de <USBD_CtlError>
        err++;
 800f326:	7afb      	ldrb	r3, [r7, #11]
 800f328:	3301      	adds	r3, #1
 800f32a:	72fb      	strb	r3, [r7, #11]
      break;
 800f32c:	e007      	b.n	800f33e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f32e:	6839      	ldr	r1, [r7, #0]
 800f330:	6878      	ldr	r0, [r7, #4]
 800f332:	f000 f9d4 	bl	800f6de <USBD_CtlError>
      err++;
 800f336:	7afb      	ldrb	r3, [r7, #11]
 800f338:	3301      	adds	r3, #1
 800f33a:	72fb      	strb	r3, [r7, #11]
      break;
 800f33c:	bf00      	nop
  }

  if (err != 0U)
 800f33e:	7afb      	ldrb	r3, [r7, #11]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d11c      	bne.n	800f37e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800f344:	893b      	ldrh	r3, [r7, #8]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d011      	beq.n	800f36e <USBD_GetDescriptor+0x2b6>
 800f34a:	683b      	ldr	r3, [r7, #0]
 800f34c:	88db      	ldrh	r3, [r3, #6]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d00d      	beq.n	800f36e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800f352:	683b      	ldr	r3, [r7, #0]
 800f354:	88da      	ldrh	r2, [r3, #6]
 800f356:	893b      	ldrh	r3, [r7, #8]
 800f358:	4293      	cmp	r3, r2
 800f35a:	bf28      	it	cs
 800f35c:	4613      	movcs	r3, r2
 800f35e:	b29b      	uxth	r3, r3
 800f360:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f362:	893b      	ldrh	r3, [r7, #8]
 800f364:	461a      	mov	r2, r3
 800f366:	68f9      	ldr	r1, [r7, #12]
 800f368:	6878      	ldr	r0, [r7, #4]
 800f36a:	f000 fa22 	bl	800f7b2 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800f36e:	683b      	ldr	r3, [r7, #0]
 800f370:	88db      	ldrh	r3, [r3, #6]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d104      	bne.n	800f380 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800f376:	6878      	ldr	r0, [r7, #4]
 800f378:	f000 fa79 	bl	800f86e <USBD_CtlSendStatus>
 800f37c:	e000      	b.n	800f380 <USBD_GetDescriptor+0x2c8>
    return;
 800f37e:	bf00      	nop
    }
  }
}
 800f380:	3710      	adds	r7, #16
 800f382:	46bd      	mov	sp, r7
 800f384:	bd80      	pop	{r7, pc}
 800f386:	bf00      	nop

0800f388 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b084      	sub	sp, #16
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
 800f390:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f392:	683b      	ldr	r3, [r7, #0]
 800f394:	889b      	ldrh	r3, [r3, #4]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d130      	bne.n	800f3fc <USBD_SetAddress+0x74>
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	88db      	ldrh	r3, [r3, #6]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d12c      	bne.n	800f3fc <USBD_SetAddress+0x74>
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	885b      	ldrh	r3, [r3, #2]
 800f3a6:	2b7f      	cmp	r3, #127	; 0x7f
 800f3a8:	d828      	bhi.n	800f3fc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	885b      	ldrh	r3, [r3, #2]
 800f3ae:	b2db      	uxtb	r3, r3
 800f3b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f3b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f3bc:	2b03      	cmp	r3, #3
 800f3be:	d104      	bne.n	800f3ca <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800f3c0:	6839      	ldr	r1, [r7, #0]
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f000 f98b 	bl	800f6de <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f3c8:	e01d      	b.n	800f406 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	7bfa      	ldrb	r2, [r7, #15]
 800f3ce:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f3d2:	7bfb      	ldrb	r3, [r7, #15]
 800f3d4:	4619      	mov	r1, r3
 800f3d6:	6878      	ldr	r0, [r7, #4]
 800f3d8:	f000 fe5a 	bl	8010090 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800f3dc:	6878      	ldr	r0, [r7, #4]
 800f3de:	f000 fa46 	bl	800f86e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f3e2:	7bfb      	ldrb	r3, [r7, #15]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d004      	beq.n	800f3f2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2202      	movs	r2, #2
 800f3ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f3f0:	e009      	b.n	800f406 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	2201      	movs	r2, #1
 800f3f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f3fa:	e004      	b.n	800f406 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f3fc:	6839      	ldr	r1, [r7, #0]
 800f3fe:	6878      	ldr	r0, [r7, #4]
 800f400:	f000 f96d 	bl	800f6de <USBD_CtlError>
  }
}
 800f404:	bf00      	nop
 800f406:	bf00      	nop
 800f408:	3710      	adds	r7, #16
 800f40a:	46bd      	mov	sp, r7
 800f40c:	bd80      	pop	{r7, pc}
	...

0800f410 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b082      	sub	sp, #8
 800f414:	af00      	add	r7, sp, #0
 800f416:	6078      	str	r0, [r7, #4]
 800f418:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	885b      	ldrh	r3, [r3, #2]
 800f41e:	b2da      	uxtb	r2, r3
 800f420:	4b41      	ldr	r3, [pc, #260]	; (800f528 <USBD_SetConfig+0x118>)
 800f422:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f424:	4b40      	ldr	r3, [pc, #256]	; (800f528 <USBD_SetConfig+0x118>)
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	2b01      	cmp	r3, #1
 800f42a:	d904      	bls.n	800f436 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800f42c:	6839      	ldr	r1, [r7, #0]
 800f42e:	6878      	ldr	r0, [r7, #4]
 800f430:	f000 f955 	bl	800f6de <USBD_CtlError>
 800f434:	e075      	b.n	800f522 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f43c:	2b02      	cmp	r3, #2
 800f43e:	d002      	beq.n	800f446 <USBD_SetConfig+0x36>
 800f440:	2b03      	cmp	r3, #3
 800f442:	d023      	beq.n	800f48c <USBD_SetConfig+0x7c>
 800f444:	e062      	b.n	800f50c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800f446:	4b38      	ldr	r3, [pc, #224]	; (800f528 <USBD_SetConfig+0x118>)
 800f448:	781b      	ldrb	r3, [r3, #0]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d01a      	beq.n	800f484 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800f44e:	4b36      	ldr	r3, [pc, #216]	; (800f528 <USBD_SetConfig+0x118>)
 800f450:	781b      	ldrb	r3, [r3, #0]
 800f452:	461a      	mov	r2, r3
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	2203      	movs	r2, #3
 800f45c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f460:	4b31      	ldr	r3, [pc, #196]	; (800f528 <USBD_SetConfig+0x118>)
 800f462:	781b      	ldrb	r3, [r3, #0]
 800f464:	4619      	mov	r1, r3
 800f466:	6878      	ldr	r0, [r7, #4]
 800f468:	f7ff f9e7 	bl	800e83a <USBD_SetClassConfig>
 800f46c:	4603      	mov	r3, r0
 800f46e:	2b02      	cmp	r3, #2
 800f470:	d104      	bne.n	800f47c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800f472:	6839      	ldr	r1, [r7, #0]
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f000 f932 	bl	800f6de <USBD_CtlError>
            return;
 800f47a:	e052      	b.n	800f522 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800f47c:	6878      	ldr	r0, [r7, #4]
 800f47e:	f000 f9f6 	bl	800f86e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f482:	e04e      	b.n	800f522 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f484:	6878      	ldr	r0, [r7, #4]
 800f486:	f000 f9f2 	bl	800f86e <USBD_CtlSendStatus>
        break;
 800f48a:	e04a      	b.n	800f522 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800f48c:	4b26      	ldr	r3, [pc, #152]	; (800f528 <USBD_SetConfig+0x118>)
 800f48e:	781b      	ldrb	r3, [r3, #0]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d112      	bne.n	800f4ba <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2202      	movs	r2, #2
 800f498:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800f49c:	4b22      	ldr	r3, [pc, #136]	; (800f528 <USBD_SetConfig+0x118>)
 800f49e:	781b      	ldrb	r3, [r3, #0]
 800f4a0:	461a      	mov	r2, r3
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800f4a6:	4b20      	ldr	r3, [pc, #128]	; (800f528 <USBD_SetConfig+0x118>)
 800f4a8:	781b      	ldrb	r3, [r3, #0]
 800f4aa:	4619      	mov	r1, r3
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f7ff f9e3 	bl	800e878 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f000 f9db 	bl	800f86e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f4b8:	e033      	b.n	800f522 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800f4ba:	4b1b      	ldr	r3, [pc, #108]	; (800f528 <USBD_SetConfig+0x118>)
 800f4bc:	781b      	ldrb	r3, [r3, #0]
 800f4be:	461a      	mov	r2, r3
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	685b      	ldr	r3, [r3, #4]
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	d01d      	beq.n	800f504 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	685b      	ldr	r3, [r3, #4]
 800f4cc:	b2db      	uxtb	r3, r3
 800f4ce:	4619      	mov	r1, r3
 800f4d0:	6878      	ldr	r0, [r7, #4]
 800f4d2:	f7ff f9d1 	bl	800e878 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800f4d6:	4b14      	ldr	r3, [pc, #80]	; (800f528 <USBD_SetConfig+0x118>)
 800f4d8:	781b      	ldrb	r3, [r3, #0]
 800f4da:	461a      	mov	r2, r3
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f4e0:	4b11      	ldr	r3, [pc, #68]	; (800f528 <USBD_SetConfig+0x118>)
 800f4e2:	781b      	ldrb	r3, [r3, #0]
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f7ff f9a7 	bl	800e83a <USBD_SetClassConfig>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	2b02      	cmp	r3, #2
 800f4f0:	d104      	bne.n	800f4fc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800f4f2:	6839      	ldr	r1, [r7, #0]
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	f000 f8f2 	bl	800f6de <USBD_CtlError>
            return;
 800f4fa:	e012      	b.n	800f522 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f4fc:	6878      	ldr	r0, [r7, #4]
 800f4fe:	f000 f9b6 	bl	800f86e <USBD_CtlSendStatus>
        break;
 800f502:	e00e      	b.n	800f522 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f504:	6878      	ldr	r0, [r7, #4]
 800f506:	f000 f9b2 	bl	800f86e <USBD_CtlSendStatus>
        break;
 800f50a:	e00a      	b.n	800f522 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800f50c:	6839      	ldr	r1, [r7, #0]
 800f50e:	6878      	ldr	r0, [r7, #4]
 800f510:	f000 f8e5 	bl	800f6de <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800f514:	4b04      	ldr	r3, [pc, #16]	; (800f528 <USBD_SetConfig+0x118>)
 800f516:	781b      	ldrb	r3, [r3, #0]
 800f518:	4619      	mov	r1, r3
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f7ff f9ac 	bl	800e878 <USBD_ClrClassConfig>
        break;
 800f520:	bf00      	nop
    }
  }
}
 800f522:	3708      	adds	r7, #8
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}
 800f528:	20002230 	.word	0x20002230

0800f52c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	b082      	sub	sp, #8
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
 800f534:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	88db      	ldrh	r3, [r3, #6]
 800f53a:	2b01      	cmp	r3, #1
 800f53c:	d004      	beq.n	800f548 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f53e:	6839      	ldr	r1, [r7, #0]
 800f540:	6878      	ldr	r0, [r7, #4]
 800f542:	f000 f8cc 	bl	800f6de <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f546:	e022      	b.n	800f58e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f54e:	2b02      	cmp	r3, #2
 800f550:	dc02      	bgt.n	800f558 <USBD_GetConfig+0x2c>
 800f552:	2b00      	cmp	r3, #0
 800f554:	dc03      	bgt.n	800f55e <USBD_GetConfig+0x32>
 800f556:	e015      	b.n	800f584 <USBD_GetConfig+0x58>
 800f558:	2b03      	cmp	r3, #3
 800f55a:	d00b      	beq.n	800f574 <USBD_GetConfig+0x48>
 800f55c:	e012      	b.n	800f584 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	2200      	movs	r2, #0
 800f562:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	3308      	adds	r3, #8
 800f568:	2201      	movs	r2, #1
 800f56a:	4619      	mov	r1, r3
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f000 f920 	bl	800f7b2 <USBD_CtlSendData>
        break;
 800f572:	e00c      	b.n	800f58e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	3304      	adds	r3, #4
 800f578:	2201      	movs	r2, #1
 800f57a:	4619      	mov	r1, r3
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 f918 	bl	800f7b2 <USBD_CtlSendData>
        break;
 800f582:	e004      	b.n	800f58e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800f584:	6839      	ldr	r1, [r7, #0]
 800f586:	6878      	ldr	r0, [r7, #4]
 800f588:	f000 f8a9 	bl	800f6de <USBD_CtlError>
        break;
 800f58c:	bf00      	nop
}
 800f58e:	bf00      	nop
 800f590:	3708      	adds	r7, #8
 800f592:	46bd      	mov	sp, r7
 800f594:	bd80      	pop	{r7, pc}

0800f596 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f596:	b580      	push	{r7, lr}
 800f598:	b082      	sub	sp, #8
 800f59a:	af00      	add	r7, sp, #0
 800f59c:	6078      	str	r0, [r7, #4]
 800f59e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f5a6:	3b01      	subs	r3, #1
 800f5a8:	2b02      	cmp	r3, #2
 800f5aa:	d81e      	bhi.n	800f5ea <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f5ac:	683b      	ldr	r3, [r7, #0]
 800f5ae:	88db      	ldrh	r3, [r3, #6]
 800f5b0:	2b02      	cmp	r3, #2
 800f5b2:	d004      	beq.n	800f5be <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800f5b4:	6839      	ldr	r1, [r7, #0]
 800f5b6:	6878      	ldr	r0, [r7, #4]
 800f5b8:	f000 f891 	bl	800f6de <USBD_CtlError>
        break;
 800f5bc:	e01a      	b.n	800f5f4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d005      	beq.n	800f5da <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	68db      	ldr	r3, [r3, #12]
 800f5d2:	f043 0202 	orr.w	r2, r3, #2
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	330c      	adds	r3, #12
 800f5de:	2202      	movs	r2, #2
 800f5e0:	4619      	mov	r1, r3
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f000 f8e5 	bl	800f7b2 <USBD_CtlSendData>
      break;
 800f5e8:	e004      	b.n	800f5f4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800f5ea:	6839      	ldr	r1, [r7, #0]
 800f5ec:	6878      	ldr	r0, [r7, #4]
 800f5ee:	f000 f876 	bl	800f6de <USBD_CtlError>
      break;
 800f5f2:	bf00      	nop
  }
}
 800f5f4:	bf00      	nop
 800f5f6:	3708      	adds	r7, #8
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	bd80      	pop	{r7, pc}

0800f5fc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b082      	sub	sp, #8
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
 800f604:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f606:	683b      	ldr	r3, [r7, #0]
 800f608:	885b      	ldrh	r3, [r3, #2]
 800f60a:	2b01      	cmp	r3, #1
 800f60c:	d106      	bne.n	800f61c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	2201      	movs	r2, #1
 800f612:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f000 f929 	bl	800f86e <USBD_CtlSendStatus>
  }
}
 800f61c:	bf00      	nop
 800f61e:	3708      	adds	r7, #8
 800f620:	46bd      	mov	sp, r7
 800f622:	bd80      	pop	{r7, pc}

0800f624 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b082      	sub	sp, #8
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
 800f62c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f634:	3b01      	subs	r3, #1
 800f636:	2b02      	cmp	r3, #2
 800f638:	d80b      	bhi.n	800f652 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f63a:	683b      	ldr	r3, [r7, #0]
 800f63c:	885b      	ldrh	r3, [r3, #2]
 800f63e:	2b01      	cmp	r3, #1
 800f640:	d10c      	bne.n	800f65c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	2200      	movs	r2, #0
 800f646:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f000 f90f 	bl	800f86e <USBD_CtlSendStatus>
      }
      break;
 800f650:	e004      	b.n	800f65c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800f652:	6839      	ldr	r1, [r7, #0]
 800f654:	6878      	ldr	r0, [r7, #4]
 800f656:	f000 f842 	bl	800f6de <USBD_CtlError>
      break;
 800f65a:	e000      	b.n	800f65e <USBD_ClrFeature+0x3a>
      break;
 800f65c:	bf00      	nop
  }
}
 800f65e:	bf00      	nop
 800f660:	3708      	adds	r7, #8
 800f662:	46bd      	mov	sp, r7
 800f664:	bd80      	pop	{r7, pc}

0800f666 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f666:	b480      	push	{r7}
 800f668:	b083      	sub	sp, #12
 800f66a:	af00      	add	r7, sp, #0
 800f66c:	6078      	str	r0, [r7, #4]
 800f66e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	781a      	ldrb	r2, [r3, #0]
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	785a      	ldrb	r2, [r3, #1]
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	3302      	adds	r3, #2
 800f684:	781b      	ldrb	r3, [r3, #0]
 800f686:	b29a      	uxth	r2, r3
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	3303      	adds	r3, #3
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	b29b      	uxth	r3, r3
 800f690:	021b      	lsls	r3, r3, #8
 800f692:	b29b      	uxth	r3, r3
 800f694:	4413      	add	r3, r2
 800f696:	b29a      	uxth	r2, r3
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800f69c:	683b      	ldr	r3, [r7, #0]
 800f69e:	3304      	adds	r3, #4
 800f6a0:	781b      	ldrb	r3, [r3, #0]
 800f6a2:	b29a      	uxth	r2, r3
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	3305      	adds	r3, #5
 800f6a8:	781b      	ldrb	r3, [r3, #0]
 800f6aa:	b29b      	uxth	r3, r3
 800f6ac:	021b      	lsls	r3, r3, #8
 800f6ae:	b29b      	uxth	r3, r3
 800f6b0:	4413      	add	r3, r2
 800f6b2:	b29a      	uxth	r2, r3
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	3306      	adds	r3, #6
 800f6bc:	781b      	ldrb	r3, [r3, #0]
 800f6be:	b29a      	uxth	r2, r3
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	3307      	adds	r3, #7
 800f6c4:	781b      	ldrb	r3, [r3, #0]
 800f6c6:	b29b      	uxth	r3, r3
 800f6c8:	021b      	lsls	r3, r3, #8
 800f6ca:	b29b      	uxth	r3, r3
 800f6cc:	4413      	add	r3, r2
 800f6ce:	b29a      	uxth	r2, r3
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	80da      	strh	r2, [r3, #6]

}
 800f6d4:	bf00      	nop
 800f6d6:	370c      	adds	r7, #12
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	bc80      	pop	{r7}
 800f6dc:	4770      	bx	lr

0800f6de <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800f6de:	b580      	push	{r7, lr}
 800f6e0:	b082      	sub	sp, #8
 800f6e2:	af00      	add	r7, sp, #0
 800f6e4:	6078      	str	r0, [r7, #4]
 800f6e6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800f6e8:	2180      	movs	r1, #128	; 0x80
 800f6ea:	6878      	ldr	r0, [r7, #4]
 800f6ec:	f000 fc66 	bl	800ffbc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800f6f0:	2100      	movs	r1, #0
 800f6f2:	6878      	ldr	r0, [r7, #4]
 800f6f4:	f000 fc62 	bl	800ffbc <USBD_LL_StallEP>
}
 800f6f8:	bf00      	nop
 800f6fa:	3708      	adds	r7, #8
 800f6fc:	46bd      	mov	sp, r7
 800f6fe:	bd80      	pop	{r7, pc}

0800f700 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f700:	b580      	push	{r7, lr}
 800f702:	b086      	sub	sp, #24
 800f704:	af00      	add	r7, sp, #0
 800f706:	60f8      	str	r0, [r7, #12]
 800f708:	60b9      	str	r1, [r7, #8]
 800f70a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f70c:	2300      	movs	r3, #0
 800f70e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d032      	beq.n	800f77c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800f716:	68f8      	ldr	r0, [r7, #12]
 800f718:	f000 f834 	bl	800f784 <USBD_GetLen>
 800f71c:	4603      	mov	r3, r0
 800f71e:	3301      	adds	r3, #1
 800f720:	b29b      	uxth	r3, r3
 800f722:	005b      	lsls	r3, r3, #1
 800f724:	b29a      	uxth	r2, r3
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800f72a:	7dfb      	ldrb	r3, [r7, #23]
 800f72c:	1c5a      	adds	r2, r3, #1
 800f72e:	75fa      	strb	r2, [r7, #23]
 800f730:	461a      	mov	r2, r3
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	4413      	add	r3, r2
 800f736:	687a      	ldr	r2, [r7, #4]
 800f738:	7812      	ldrb	r2, [r2, #0]
 800f73a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800f73c:	7dfb      	ldrb	r3, [r7, #23]
 800f73e:	1c5a      	adds	r2, r3, #1
 800f740:	75fa      	strb	r2, [r7, #23]
 800f742:	461a      	mov	r2, r3
 800f744:	68bb      	ldr	r3, [r7, #8]
 800f746:	4413      	add	r3, r2
 800f748:	2203      	movs	r2, #3
 800f74a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800f74c:	e012      	b.n	800f774 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	1c5a      	adds	r2, r3, #1
 800f752:	60fa      	str	r2, [r7, #12]
 800f754:	7dfa      	ldrb	r2, [r7, #23]
 800f756:	1c51      	adds	r1, r2, #1
 800f758:	75f9      	strb	r1, [r7, #23]
 800f75a:	4611      	mov	r1, r2
 800f75c:	68ba      	ldr	r2, [r7, #8]
 800f75e:	440a      	add	r2, r1
 800f760:	781b      	ldrb	r3, [r3, #0]
 800f762:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800f764:	7dfb      	ldrb	r3, [r7, #23]
 800f766:	1c5a      	adds	r2, r3, #1
 800f768:	75fa      	strb	r2, [r7, #23]
 800f76a:	461a      	mov	r2, r3
 800f76c:	68bb      	ldr	r3, [r7, #8]
 800f76e:	4413      	add	r3, r2
 800f770:	2200      	movs	r2, #0
 800f772:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	781b      	ldrb	r3, [r3, #0]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d1e8      	bne.n	800f74e <USBD_GetString+0x4e>
    }
  }
}
 800f77c:	bf00      	nop
 800f77e:	3718      	adds	r7, #24
 800f780:	46bd      	mov	sp, r7
 800f782:	bd80      	pop	{r7, pc}

0800f784 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f784:	b480      	push	{r7}
 800f786:	b085      	sub	sp, #20
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f78c:	2300      	movs	r3, #0
 800f78e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800f790:	e005      	b.n	800f79e <USBD_GetLen+0x1a>
  {
    len++;
 800f792:	7bfb      	ldrb	r3, [r7, #15]
 800f794:	3301      	adds	r3, #1
 800f796:	73fb      	strb	r3, [r7, #15]
    buf++;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	3301      	adds	r3, #1
 800f79c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	781b      	ldrb	r3, [r3, #0]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d1f5      	bne.n	800f792 <USBD_GetLen+0xe>
  }

  return len;
 800f7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	3714      	adds	r7, #20
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	bc80      	pop	{r7}
 800f7b0:	4770      	bx	lr

0800f7b2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800f7b2:	b580      	push	{r7, lr}
 800f7b4:	b084      	sub	sp, #16
 800f7b6:	af00      	add	r7, sp, #0
 800f7b8:	60f8      	str	r0, [r7, #12]
 800f7ba:	60b9      	str	r1, [r7, #8]
 800f7bc:	4613      	mov	r3, r2
 800f7be:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	2202      	movs	r2, #2
 800f7c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800f7c8:	88fa      	ldrh	r2, [r7, #6]
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800f7ce:	88fa      	ldrh	r2, [r7, #6]
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f7d4:	88fb      	ldrh	r3, [r7, #6]
 800f7d6:	68ba      	ldr	r2, [r7, #8]
 800f7d8:	2100      	movs	r1, #0
 800f7da:	68f8      	ldr	r0, [r7, #12]
 800f7dc:	f000 fc77 	bl	80100ce <USBD_LL_Transmit>

  return USBD_OK;
 800f7e0:	2300      	movs	r3, #0
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3710      	adds	r7, #16
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}

0800f7ea <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800f7ea:	b580      	push	{r7, lr}
 800f7ec:	b084      	sub	sp, #16
 800f7ee:	af00      	add	r7, sp, #0
 800f7f0:	60f8      	str	r0, [r7, #12]
 800f7f2:	60b9      	str	r1, [r7, #8]
 800f7f4:	4613      	mov	r3, r2
 800f7f6:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f7f8:	88fb      	ldrh	r3, [r7, #6]
 800f7fa:	68ba      	ldr	r2, [r7, #8]
 800f7fc:	2100      	movs	r1, #0
 800f7fe:	68f8      	ldr	r0, [r7, #12]
 800f800:	f000 fc65 	bl	80100ce <USBD_LL_Transmit>

  return USBD_OK;
 800f804:	2300      	movs	r3, #0
}
 800f806:	4618      	mov	r0, r3
 800f808:	3710      	adds	r7, #16
 800f80a:	46bd      	mov	sp, r7
 800f80c:	bd80      	pop	{r7, pc}

0800f80e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800f80e:	b580      	push	{r7, lr}
 800f810:	b084      	sub	sp, #16
 800f812:	af00      	add	r7, sp, #0
 800f814:	60f8      	str	r0, [r7, #12]
 800f816:	60b9      	str	r1, [r7, #8]
 800f818:	4613      	mov	r3, r2
 800f81a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	2203      	movs	r2, #3
 800f820:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800f824:	88fa      	ldrh	r2, [r7, #6]
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800f82c:	88fa      	ldrh	r2, [r7, #6]
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f834:	88fb      	ldrh	r3, [r7, #6]
 800f836:	68ba      	ldr	r2, [r7, #8]
 800f838:	2100      	movs	r1, #0
 800f83a:	68f8      	ldr	r0, [r7, #12]
 800f83c:	f000 fc6a 	bl	8010114 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f840:	2300      	movs	r3, #0
}
 800f842:	4618      	mov	r0, r3
 800f844:	3710      	adds	r7, #16
 800f846:	46bd      	mov	sp, r7
 800f848:	bd80      	pop	{r7, pc}

0800f84a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800f84a:	b580      	push	{r7, lr}
 800f84c:	b084      	sub	sp, #16
 800f84e:	af00      	add	r7, sp, #0
 800f850:	60f8      	str	r0, [r7, #12]
 800f852:	60b9      	str	r1, [r7, #8]
 800f854:	4613      	mov	r3, r2
 800f856:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f858:	88fb      	ldrh	r3, [r7, #6]
 800f85a:	68ba      	ldr	r2, [r7, #8]
 800f85c:	2100      	movs	r1, #0
 800f85e:	68f8      	ldr	r0, [r7, #12]
 800f860:	f000 fc58 	bl	8010114 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f864:	2300      	movs	r3, #0
}
 800f866:	4618      	mov	r0, r3
 800f868:	3710      	adds	r7, #16
 800f86a:	46bd      	mov	sp, r7
 800f86c:	bd80      	pop	{r7, pc}

0800f86e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f86e:	b580      	push	{r7, lr}
 800f870:	b082      	sub	sp, #8
 800f872:	af00      	add	r7, sp, #0
 800f874:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	2204      	movs	r2, #4
 800f87a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f87e:	2300      	movs	r3, #0
 800f880:	2200      	movs	r2, #0
 800f882:	2100      	movs	r1, #0
 800f884:	6878      	ldr	r0, [r7, #4]
 800f886:	f000 fc22 	bl	80100ce <USBD_LL_Transmit>

  return USBD_OK;
 800f88a:	2300      	movs	r3, #0
}
 800f88c:	4618      	mov	r0, r3
 800f88e:	3708      	adds	r7, #8
 800f890:	46bd      	mov	sp, r7
 800f892:	bd80      	pop	{r7, pc}

0800f894 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f894:	b580      	push	{r7, lr}
 800f896:	b082      	sub	sp, #8
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2205      	movs	r2, #5
 800f8a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	2100      	movs	r1, #0
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 fc32 	bl	8010114 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f8b0:	2300      	movs	r3, #0
}
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	3708      	adds	r7, #8
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	bd80      	pop	{r7, pc}
	...

0800f8bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	4912      	ldr	r1, [pc, #72]	; (800f90c <MX_USB_DEVICE_Init+0x50>)
 800f8c4:	4812      	ldr	r0, [pc, #72]	; (800f910 <MX_USB_DEVICE_Init+0x54>)
 800f8c6:	f7fe ff5e 	bl	800e786 <USBD_Init>
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d001      	beq.n	800f8d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f8d0:	f7f3 fa16 	bl	8002d00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f8d4:	490f      	ldr	r1, [pc, #60]	; (800f914 <MX_USB_DEVICE_Init+0x58>)
 800f8d6:	480e      	ldr	r0, [pc, #56]	; (800f910 <MX_USB_DEVICE_Init+0x54>)
 800f8d8:	f7fe ff80 	bl	800e7dc <USBD_RegisterClass>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d001      	beq.n	800f8e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f8e2:	f7f3 fa0d 	bl	8002d00 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f8e6:	490c      	ldr	r1, [pc, #48]	; (800f918 <MX_USB_DEVICE_Init+0x5c>)
 800f8e8:	4809      	ldr	r0, [pc, #36]	; (800f910 <MX_USB_DEVICE_Init+0x54>)
 800f8ea:	f7fe feb1 	bl	800e650 <USBD_CDC_RegisterInterface>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d001      	beq.n	800f8f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f8f4:	f7f3 fa04 	bl	8002d00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f8f8:	4805      	ldr	r0, [pc, #20]	; (800f910 <MX_USB_DEVICE_Init+0x54>)
 800f8fa:	f7fe ff88 	bl	800e80e <USBD_Start>
 800f8fe:	4603      	mov	r3, r0
 800f900:	2b00      	cmp	r3, #0
 800f902:	d001      	beq.n	800f908 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f904:	f7f3 f9fc 	bl	8002d00 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f908:	bf00      	nop
 800f90a:	bd80      	pop	{r7, pc}
 800f90c:	200003d4 	.word	0x200003d4
 800f910:	20002234 	.word	0x20002234
 800f914:	200002b8 	.word	0x200002b8
 800f918:	200003bc 	.word	0x200003bc

0800f91c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f920:	2200      	movs	r2, #0
 800f922:	4905      	ldr	r1, [pc, #20]	; (800f938 <CDC_Init_FS+0x1c>)
 800f924:	4805      	ldr	r0, [pc, #20]	; (800f93c <CDC_Init_FS+0x20>)
 800f926:	f7fe fea9 	bl	800e67c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f92a:	4905      	ldr	r1, [pc, #20]	; (800f940 <CDC_Init_FS+0x24>)
 800f92c:	4803      	ldr	r0, [pc, #12]	; (800f93c <CDC_Init_FS+0x20>)
 800f92e:	f7fe febe 	bl	800e6ae <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f932:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f934:	4618      	mov	r0, r3
 800f936:	bd80      	pop	{r7, pc}
 800f938:	200028f8 	.word	0x200028f8
 800f93c:	20002234 	.word	0x20002234
 800f940:	200024f8 	.word	0x200024f8

0800f944 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f944:	b480      	push	{r7}
 800f946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f948:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f94a:	4618      	mov	r0, r3
 800f94c:	46bd      	mov	sp, r7
 800f94e:	bc80      	pop	{r7}
 800f950:	4770      	bx	lr
	...

0800f954 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f954:	b480      	push	{r7}
 800f956:	b083      	sub	sp, #12
 800f958:	af00      	add	r7, sp, #0
 800f95a:	4603      	mov	r3, r0
 800f95c:	6039      	str	r1, [r7, #0]
 800f95e:	71fb      	strb	r3, [r7, #7]
 800f960:	4613      	mov	r3, r2
 800f962:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f964:	79fb      	ldrb	r3, [r7, #7]
 800f966:	2b23      	cmp	r3, #35	; 0x23
 800f968:	d85c      	bhi.n	800fa24 <CDC_Control_FS+0xd0>
 800f96a:	a201      	add	r2, pc, #4	; (adr r2, 800f970 <CDC_Control_FS+0x1c>)
 800f96c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f970:	0800fa25 	.word	0x0800fa25
 800f974:	0800fa25 	.word	0x0800fa25
 800f978:	0800fa25 	.word	0x0800fa25
 800f97c:	0800fa25 	.word	0x0800fa25
 800f980:	0800fa25 	.word	0x0800fa25
 800f984:	0800fa25 	.word	0x0800fa25
 800f988:	0800fa25 	.word	0x0800fa25
 800f98c:	0800fa25 	.word	0x0800fa25
 800f990:	0800fa25 	.word	0x0800fa25
 800f994:	0800fa25 	.word	0x0800fa25
 800f998:	0800fa25 	.word	0x0800fa25
 800f99c:	0800fa25 	.word	0x0800fa25
 800f9a0:	0800fa25 	.word	0x0800fa25
 800f9a4:	0800fa25 	.word	0x0800fa25
 800f9a8:	0800fa25 	.word	0x0800fa25
 800f9ac:	0800fa25 	.word	0x0800fa25
 800f9b0:	0800fa25 	.word	0x0800fa25
 800f9b4:	0800fa25 	.word	0x0800fa25
 800f9b8:	0800fa25 	.word	0x0800fa25
 800f9bc:	0800fa25 	.word	0x0800fa25
 800f9c0:	0800fa25 	.word	0x0800fa25
 800f9c4:	0800fa25 	.word	0x0800fa25
 800f9c8:	0800fa25 	.word	0x0800fa25
 800f9cc:	0800fa25 	.word	0x0800fa25
 800f9d0:	0800fa25 	.word	0x0800fa25
 800f9d4:	0800fa25 	.word	0x0800fa25
 800f9d8:	0800fa25 	.word	0x0800fa25
 800f9dc:	0800fa25 	.word	0x0800fa25
 800f9e0:	0800fa25 	.word	0x0800fa25
 800f9e4:	0800fa25 	.word	0x0800fa25
 800f9e8:	0800fa25 	.word	0x0800fa25
 800f9ec:	0800fa25 	.word	0x0800fa25
 800f9f0:	0800fa01 	.word	0x0800fa01
 800f9f4:	0800fa13 	.word	0x0800fa13
 800f9f8:	0800fa25 	.word	0x0800fa25
 800f9fc:	0800fa25 	.word	0x0800fa25
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
                    = { 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 };
    case CDC_SET_LINE_CODING:
        	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800fa00:	4b0c      	ldr	r3, [pc, #48]	; (800fa34 <CDC_Control_FS+0xe0>)
 800fa02:	683a      	ldr	r2, [r7, #0]
 800fa04:	6810      	ldr	r0, [r2, #0]
 800fa06:	6018      	str	r0, [r3, #0]
 800fa08:	8891      	ldrh	r1, [r2, #4]
 800fa0a:	7992      	ldrb	r2, [r2, #6]
 800fa0c:	8099      	strh	r1, [r3, #4]
 800fa0e:	719a      	strb	r2, [r3, #6]
    break;
 800fa10:	e009      	b.n	800fa26 <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
        	memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	4a07      	ldr	r2, [pc, #28]	; (800fa34 <CDC_Control_FS+0xe0>)
 800fa16:	6810      	ldr	r0, [r2, #0]
 800fa18:	6018      	str	r0, [r3, #0]
 800fa1a:	8891      	ldrh	r1, [r2, #4]
 800fa1c:	7992      	ldrb	r2, [r2, #6]
 800fa1e:	8099      	strh	r1, [r3, #4]
 800fa20:	719a      	strb	r2, [r3, #6]
    break;
 800fa22:	e000      	b.n	800fa26 <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800fa24:	bf00      	nop
  }

  return (USBD_OK);
 800fa26:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fa28:	4618      	mov	r0, r3
 800fa2a:	370c      	adds	r7, #12
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	bc80      	pop	{r7}
 800fa30:	4770      	bx	lr
 800fa32:	bf00      	nop
 800fa34:	200003cc 	.word	0x200003cc

0800fa38 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fa38:	b580      	push	{r7, lr}
 800fa3a:	b082      	sub	sp, #8
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
 800fa40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800fa42:	6879      	ldr	r1, [r7, #4]
 800fa44:	4808      	ldr	r0, [pc, #32]	; (800fa68 <CDC_Receive_FS+0x30>)
 800fa46:	f7fe fe32 	bl	800e6ae <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fa4a:	4807      	ldr	r0, [pc, #28]	; (800fa68 <CDC_Receive_FS+0x30>)
 800fa4c:	f7fe fe71 	bl	800e732 <USBD_CDC_ReceivePacket>
  CDC_ReveiveCallback(Buf, Len[0]); // My callback function
 800fa50:	683b      	ldr	r3, [r7, #0]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	b2db      	uxtb	r3, r3
 800fa56:	4619      	mov	r1, r3
 800fa58:	6878      	ldr	r0, [r7, #4]
 800fa5a:	f7f3 f8a7 	bl	8002bac <CDC_ReveiveCallback>

  return (USBD_OK);
 800fa5e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fa60:	4618      	mov	r0, r3
 800fa62:	3708      	adds	r7, #8
 800fa64:	46bd      	mov	sp, r7
 800fa66:	bd80      	pop	{r7, pc}
 800fa68:	20002234 	.word	0x20002234

0800fa6c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b084      	sub	sp, #16
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
 800fa74:	460b      	mov	r3, r1
 800fa76:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800fa78:	2300      	movs	r3, #0
 800fa7a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800fa7c:	4b0d      	ldr	r3, [pc, #52]	; (800fab4 <CDC_Transmit_FS+0x48>)
 800fa7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa82:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800fa84:	68bb      	ldr	r3, [r7, #8]
 800fa86:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d001      	beq.n	800fa92 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800fa8e:	2301      	movs	r3, #1
 800fa90:	e00b      	b.n	800faaa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800fa92:	887b      	ldrh	r3, [r7, #2]
 800fa94:	461a      	mov	r2, r3
 800fa96:	6879      	ldr	r1, [r7, #4]
 800fa98:	4806      	ldr	r0, [pc, #24]	; (800fab4 <CDC_Transmit_FS+0x48>)
 800fa9a:	f7fe fdef 	bl	800e67c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800fa9e:	4805      	ldr	r0, [pc, #20]	; (800fab4 <CDC_Transmit_FS+0x48>)
 800faa0:	f7fe fe18 	bl	800e6d4 <USBD_CDC_TransmitPacket>
 800faa4:	4603      	mov	r3, r0
 800faa6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800faa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800faaa:	4618      	mov	r0, r3
 800faac:	3710      	adds	r7, #16
 800faae:	46bd      	mov	sp, r7
 800fab0:	bd80      	pop	{r7, pc}
 800fab2:	bf00      	nop
 800fab4:	20002234 	.word	0x20002234

0800fab8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fab8:	b480      	push	{r7}
 800faba:	b083      	sub	sp, #12
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	4603      	mov	r3, r0
 800fac0:	6039      	str	r1, [r7, #0]
 800fac2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	2212      	movs	r2, #18
 800fac8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800faca:	4b03      	ldr	r3, [pc, #12]	; (800fad8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800facc:	4618      	mov	r0, r3
 800face:	370c      	adds	r7, #12
 800fad0:	46bd      	mov	sp, r7
 800fad2:	bc80      	pop	{r7}
 800fad4:	4770      	bx	lr
 800fad6:	bf00      	nop
 800fad8:	200003f0 	.word	0x200003f0

0800fadc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fadc:	b480      	push	{r7}
 800fade:	b083      	sub	sp, #12
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	4603      	mov	r3, r0
 800fae4:	6039      	str	r1, [r7, #0]
 800fae6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	2204      	movs	r2, #4
 800faec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800faee:	4b03      	ldr	r3, [pc, #12]	; (800fafc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800faf0:	4618      	mov	r0, r3
 800faf2:	370c      	adds	r7, #12
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bc80      	pop	{r7}
 800faf8:	4770      	bx	lr
 800fafa:	bf00      	nop
 800fafc:	20000404 	.word	0x20000404

0800fb00 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb00:	b580      	push	{r7, lr}
 800fb02:	b082      	sub	sp, #8
 800fb04:	af00      	add	r7, sp, #0
 800fb06:	4603      	mov	r3, r0
 800fb08:	6039      	str	r1, [r7, #0]
 800fb0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fb0c:	79fb      	ldrb	r3, [r7, #7]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d105      	bne.n	800fb1e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fb12:	683a      	ldr	r2, [r7, #0]
 800fb14:	4907      	ldr	r1, [pc, #28]	; (800fb34 <USBD_FS_ProductStrDescriptor+0x34>)
 800fb16:	4808      	ldr	r0, [pc, #32]	; (800fb38 <USBD_FS_ProductStrDescriptor+0x38>)
 800fb18:	f7ff fdf2 	bl	800f700 <USBD_GetString>
 800fb1c:	e004      	b.n	800fb28 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fb1e:	683a      	ldr	r2, [r7, #0]
 800fb20:	4904      	ldr	r1, [pc, #16]	; (800fb34 <USBD_FS_ProductStrDescriptor+0x34>)
 800fb22:	4805      	ldr	r0, [pc, #20]	; (800fb38 <USBD_FS_ProductStrDescriptor+0x38>)
 800fb24:	f7ff fdec 	bl	800f700 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fb28:	4b02      	ldr	r3, [pc, #8]	; (800fb34 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	3708      	adds	r7, #8
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	bd80      	pop	{r7, pc}
 800fb32:	bf00      	nop
 800fb34:	20002cf8 	.word	0x20002cf8
 800fb38:	0801334c 	.word	0x0801334c

0800fb3c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb3c:	b580      	push	{r7, lr}
 800fb3e:	b082      	sub	sp, #8
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	4603      	mov	r3, r0
 800fb44:	6039      	str	r1, [r7, #0]
 800fb46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800fb48:	683a      	ldr	r2, [r7, #0]
 800fb4a:	4904      	ldr	r1, [pc, #16]	; (800fb5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800fb4c:	4804      	ldr	r0, [pc, #16]	; (800fb60 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800fb4e:	f7ff fdd7 	bl	800f700 <USBD_GetString>
  return USBD_StrDesc;
 800fb52:	4b02      	ldr	r3, [pc, #8]	; (800fb5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3708      	adds	r7, #8
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}
 800fb5c:	20002cf8 	.word	0x20002cf8
 800fb60:	08013364 	.word	0x08013364

0800fb64 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b082      	sub	sp, #8
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	6039      	str	r1, [r7, #0]
 800fb6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800fb70:	683b      	ldr	r3, [r7, #0]
 800fb72:	221a      	movs	r2, #26
 800fb74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800fb76:	f000 f843 	bl	800fc00 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800fb7a:	4b02      	ldr	r3, [pc, #8]	; (800fb84 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	3708      	adds	r7, #8
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}
 800fb84:	20000408 	.word	0x20000408

0800fb88 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b082      	sub	sp, #8
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	4603      	mov	r3, r0
 800fb90:	6039      	str	r1, [r7, #0]
 800fb92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fb94:	79fb      	ldrb	r3, [r7, #7]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d105      	bne.n	800fba6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fb9a:	683a      	ldr	r2, [r7, #0]
 800fb9c:	4907      	ldr	r1, [pc, #28]	; (800fbbc <USBD_FS_ConfigStrDescriptor+0x34>)
 800fb9e:	4808      	ldr	r0, [pc, #32]	; (800fbc0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fba0:	f7ff fdae 	bl	800f700 <USBD_GetString>
 800fba4:	e004      	b.n	800fbb0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fba6:	683a      	ldr	r2, [r7, #0]
 800fba8:	4904      	ldr	r1, [pc, #16]	; (800fbbc <USBD_FS_ConfigStrDescriptor+0x34>)
 800fbaa:	4805      	ldr	r0, [pc, #20]	; (800fbc0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fbac:	f7ff fda8 	bl	800f700 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fbb0:	4b02      	ldr	r3, [pc, #8]	; (800fbbc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	3708      	adds	r7, #8
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}
 800fbba:	bf00      	nop
 800fbbc:	20002cf8 	.word	0x20002cf8
 800fbc0:	08013370 	.word	0x08013370

0800fbc4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b082      	sub	sp, #8
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	4603      	mov	r3, r0
 800fbcc:	6039      	str	r1, [r7, #0]
 800fbce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fbd0:	79fb      	ldrb	r3, [r7, #7]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d105      	bne.n	800fbe2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fbd6:	683a      	ldr	r2, [r7, #0]
 800fbd8:	4907      	ldr	r1, [pc, #28]	; (800fbf8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fbda:	4808      	ldr	r0, [pc, #32]	; (800fbfc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fbdc:	f7ff fd90 	bl	800f700 <USBD_GetString>
 800fbe0:	e004      	b.n	800fbec <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fbe2:	683a      	ldr	r2, [r7, #0]
 800fbe4:	4904      	ldr	r1, [pc, #16]	; (800fbf8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fbe6:	4805      	ldr	r0, [pc, #20]	; (800fbfc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fbe8:	f7ff fd8a 	bl	800f700 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fbec:	4b02      	ldr	r3, [pc, #8]	; (800fbf8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800fbee:	4618      	mov	r0, r3
 800fbf0:	3708      	adds	r7, #8
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}
 800fbf6:	bf00      	nop
 800fbf8:	20002cf8 	.word	0x20002cf8
 800fbfc:	0801337c 	.word	0x0801337c

0800fc00 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b084      	sub	sp, #16
 800fc04:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800fc06:	4b0f      	ldr	r3, [pc, #60]	; (800fc44 <Get_SerialNum+0x44>)
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800fc0c:	4b0e      	ldr	r3, [pc, #56]	; (800fc48 <Get_SerialNum+0x48>)
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800fc12:	4b0e      	ldr	r3, [pc, #56]	; (800fc4c <Get_SerialNum+0x4c>)
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800fc18:	68fa      	ldr	r2, [r7, #12]
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	4413      	add	r3, r2
 800fc1e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d009      	beq.n	800fc3a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fc26:	2208      	movs	r2, #8
 800fc28:	4909      	ldr	r1, [pc, #36]	; (800fc50 <Get_SerialNum+0x50>)
 800fc2a:	68f8      	ldr	r0, [r7, #12]
 800fc2c:	f000 f814 	bl	800fc58 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fc30:	2204      	movs	r2, #4
 800fc32:	4908      	ldr	r1, [pc, #32]	; (800fc54 <Get_SerialNum+0x54>)
 800fc34:	68b8      	ldr	r0, [r7, #8]
 800fc36:	f000 f80f 	bl	800fc58 <IntToUnicode>
  }
}
 800fc3a:	bf00      	nop
 800fc3c:	3710      	adds	r7, #16
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	bd80      	pop	{r7, pc}
 800fc42:	bf00      	nop
 800fc44:	1ffff7e8 	.word	0x1ffff7e8
 800fc48:	1ffff7ec 	.word	0x1ffff7ec
 800fc4c:	1ffff7f0 	.word	0x1ffff7f0
 800fc50:	2000040a 	.word	0x2000040a
 800fc54:	2000041a 	.word	0x2000041a

0800fc58 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800fc58:	b480      	push	{r7}
 800fc5a:	b087      	sub	sp, #28
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	60f8      	str	r0, [r7, #12]
 800fc60:	60b9      	str	r1, [r7, #8]
 800fc62:	4613      	mov	r3, r2
 800fc64:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800fc66:	2300      	movs	r3, #0
 800fc68:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	75fb      	strb	r3, [r7, #23]
 800fc6e:	e027      	b.n	800fcc0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	0f1b      	lsrs	r3, r3, #28
 800fc74:	2b09      	cmp	r3, #9
 800fc76:	d80b      	bhi.n	800fc90 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	0f1b      	lsrs	r3, r3, #28
 800fc7c:	b2da      	uxtb	r2, r3
 800fc7e:	7dfb      	ldrb	r3, [r7, #23]
 800fc80:	005b      	lsls	r3, r3, #1
 800fc82:	4619      	mov	r1, r3
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	440b      	add	r3, r1
 800fc88:	3230      	adds	r2, #48	; 0x30
 800fc8a:	b2d2      	uxtb	r2, r2
 800fc8c:	701a      	strb	r2, [r3, #0]
 800fc8e:	e00a      	b.n	800fca6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	0f1b      	lsrs	r3, r3, #28
 800fc94:	b2da      	uxtb	r2, r3
 800fc96:	7dfb      	ldrb	r3, [r7, #23]
 800fc98:	005b      	lsls	r3, r3, #1
 800fc9a:	4619      	mov	r1, r3
 800fc9c:	68bb      	ldr	r3, [r7, #8]
 800fc9e:	440b      	add	r3, r1
 800fca0:	3237      	adds	r2, #55	; 0x37
 800fca2:	b2d2      	uxtb	r2, r2
 800fca4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	011b      	lsls	r3, r3, #4
 800fcaa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800fcac:	7dfb      	ldrb	r3, [r7, #23]
 800fcae:	005b      	lsls	r3, r3, #1
 800fcb0:	3301      	adds	r3, #1
 800fcb2:	68ba      	ldr	r2, [r7, #8]
 800fcb4:	4413      	add	r3, r2
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800fcba:	7dfb      	ldrb	r3, [r7, #23]
 800fcbc:	3301      	adds	r3, #1
 800fcbe:	75fb      	strb	r3, [r7, #23]
 800fcc0:	7dfa      	ldrb	r2, [r7, #23]
 800fcc2:	79fb      	ldrb	r3, [r7, #7]
 800fcc4:	429a      	cmp	r2, r3
 800fcc6:	d3d3      	bcc.n	800fc70 <IntToUnicode+0x18>
  }
}
 800fcc8:	bf00      	nop
 800fcca:	bf00      	nop
 800fccc:	371c      	adds	r7, #28
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	bc80      	pop	{r7}
 800fcd2:	4770      	bx	lr

0800fcd4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800fcd4:	b480      	push	{r7}
 800fcd6:	b085      	sub	sp, #20
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	4a09      	ldr	r2, [pc, #36]	; (800fd08 <HAL_PCD_MspInit+0x34>)
 800fce2:	4293      	cmp	r3, r2
 800fce4:	d10b      	bne.n	800fcfe <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800fce6:	4b09      	ldr	r3, [pc, #36]	; (800fd0c <HAL_PCD_MspInit+0x38>)
 800fce8:	69db      	ldr	r3, [r3, #28]
 800fcea:	4a08      	ldr	r2, [pc, #32]	; (800fd0c <HAL_PCD_MspInit+0x38>)
 800fcec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800fcf0:	61d3      	str	r3, [r2, #28]
 800fcf2:	4b06      	ldr	r3, [pc, #24]	; (800fd0c <HAL_PCD_MspInit+0x38>)
 800fcf4:	69db      	ldr	r3, [r3, #28]
 800fcf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800fcfa:	60fb      	str	r3, [r7, #12]
 800fcfc:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral interrupt init */
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800fcfe:	bf00      	nop
 800fd00:	3714      	adds	r7, #20
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bc80      	pop	{r7}
 800fd06:	4770      	bx	lr
 800fd08:	40005c00 	.word	0x40005c00
 800fd0c:	40021000 	.word	0x40021000

0800fd10 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b082      	sub	sp, #8
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800fd24:	4619      	mov	r1, r3
 800fd26:	4610      	mov	r0, r2
 800fd28:	f7fe fdb9 	bl	800e89e <USBD_LL_SetupStage>
}
 800fd2c:	bf00      	nop
 800fd2e:	3708      	adds	r7, #8
 800fd30:	46bd      	mov	sp, r7
 800fd32:	bd80      	pop	{r7, pc}

0800fd34 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b082      	sub	sp, #8
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
 800fd3c:	460b      	mov	r3, r1
 800fd3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800fd46:	78fa      	ldrb	r2, [r7, #3]
 800fd48:	6879      	ldr	r1, [r7, #4]
 800fd4a:	4613      	mov	r3, r2
 800fd4c:	009b      	lsls	r3, r3, #2
 800fd4e:	4413      	add	r3, r2
 800fd50:	00db      	lsls	r3, r3, #3
 800fd52:	440b      	add	r3, r1
 800fd54:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800fd58:	681a      	ldr	r2, [r3, #0]
 800fd5a:	78fb      	ldrb	r3, [r7, #3]
 800fd5c:	4619      	mov	r1, r3
 800fd5e:	f7fe fdeb 	bl	800e938 <USBD_LL_DataOutStage>
}
 800fd62:	bf00      	nop
 800fd64:	3708      	adds	r7, #8
 800fd66:	46bd      	mov	sp, r7
 800fd68:	bd80      	pop	{r7, pc}

0800fd6a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd6a:	b580      	push	{r7, lr}
 800fd6c:	b082      	sub	sp, #8
 800fd6e:	af00      	add	r7, sp, #0
 800fd70:	6078      	str	r0, [r7, #4]
 800fd72:	460b      	mov	r3, r1
 800fd74:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800fd7c:	78fa      	ldrb	r2, [r7, #3]
 800fd7e:	6879      	ldr	r1, [r7, #4]
 800fd80:	4613      	mov	r3, r2
 800fd82:	009b      	lsls	r3, r3, #2
 800fd84:	4413      	add	r3, r2
 800fd86:	00db      	lsls	r3, r3, #3
 800fd88:	440b      	add	r3, r1
 800fd8a:	333c      	adds	r3, #60	; 0x3c
 800fd8c:	681a      	ldr	r2, [r3, #0]
 800fd8e:	78fb      	ldrb	r3, [r7, #3]
 800fd90:	4619      	mov	r1, r3
 800fd92:	f7fe fe42 	bl	800ea1a <USBD_LL_DataInStage>
}
 800fd96:	bf00      	nop
 800fd98:	3708      	adds	r7, #8
 800fd9a:	46bd      	mov	sp, r7
 800fd9c:	bd80      	pop	{r7, pc}

0800fd9e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd9e:	b580      	push	{r7, lr}
 800fda0:	b082      	sub	sp, #8
 800fda2:	af00      	add	r7, sp, #0
 800fda4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800fdac:	4618      	mov	r0, r3
 800fdae:	f7fe ff52 	bl	800ec56 <USBD_LL_SOF>
}
 800fdb2:	bf00      	nop
 800fdb4:	3708      	adds	r7, #8
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	bd80      	pop	{r7, pc}

0800fdba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fdba:	b580      	push	{r7, lr}
 800fdbc:	b084      	sub	sp, #16
 800fdbe:	af00      	add	r7, sp, #0
 800fdc0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800fdc2:	2301      	movs	r3, #1
 800fdc4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	689b      	ldr	r3, [r3, #8]
 800fdca:	2b02      	cmp	r3, #2
 800fdcc:	d001      	beq.n	800fdd2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800fdce:	f7f2 ff97 	bl	8002d00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800fdd8:	7bfa      	ldrb	r2, [r7, #15]
 800fdda:	4611      	mov	r1, r2
 800fddc:	4618      	mov	r0, r3
 800fdde:	f7fe ff02 	bl	800ebe6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800fde8:	4618      	mov	r0, r3
 800fdea:	f7fe febb 	bl	800eb64 <USBD_LL_Reset>
}
 800fdee:	bf00      	nop
 800fdf0:	3710      	adds	r7, #16
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	bd80      	pop	{r7, pc}
	...

0800fdf8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b082      	sub	sp, #8
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800fe06:	4618      	mov	r0, r3
 800fe08:	f7fe fefc 	bl	800ec04 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	699b      	ldr	r3, [r3, #24]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d005      	beq.n	800fe20 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fe14:	4b04      	ldr	r3, [pc, #16]	; (800fe28 <HAL_PCD_SuspendCallback+0x30>)
 800fe16:	691b      	ldr	r3, [r3, #16]
 800fe18:	4a03      	ldr	r2, [pc, #12]	; (800fe28 <HAL_PCD_SuspendCallback+0x30>)
 800fe1a:	f043 0306 	orr.w	r3, r3, #6
 800fe1e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800fe20:	bf00      	nop
 800fe22:	3708      	adds	r7, #8
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}
 800fe28:	e000ed00 	.word	0xe000ed00

0800fe2c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b082      	sub	sp, #8
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800fe3a:	4618      	mov	r0, r3
 800fe3c:	f7fe fef6 	bl	800ec2c <USBD_LL_Resume>
}
 800fe40:	bf00      	nop
 800fe42:	3708      	adds	r7, #8
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd80      	pop	{r7, pc}

0800fe48 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b082      	sub	sp, #8
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800fe50:	4a28      	ldr	r2, [pc, #160]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	4a26      	ldr	r2, [pc, #152]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe5c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800fe60:	4b24      	ldr	r3, [pc, #144]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe62:	4a25      	ldr	r2, [pc, #148]	; (800fef8 <USBD_LL_Init+0xb0>)
 800fe64:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800fe66:	4b23      	ldr	r3, [pc, #140]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe68:	2208      	movs	r2, #8
 800fe6a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800fe6c:	4b21      	ldr	r3, [pc, #132]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe6e:	2202      	movs	r2, #2
 800fe70:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800fe72:	4b20      	ldr	r3, [pc, #128]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe74:	2200      	movs	r2, #0
 800fe76:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800fe78:	4b1e      	ldr	r3, [pc, #120]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800fe7e:	4b1d      	ldr	r3, [pc, #116]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe80:	2200      	movs	r2, #0
 800fe82:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800fe84:	481b      	ldr	r0, [pc, #108]	; (800fef4 <USBD_LL_Init+0xac>)
 800fe86:	f7f8 fae5 	bl	8008454 <HAL_PCD_Init>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d001      	beq.n	800fe94 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800fe90:	f7f2 ff36 	bl	8002d00 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800fe9a:	2318      	movs	r3, #24
 800fe9c:	2200      	movs	r2, #0
 800fe9e:	2100      	movs	r1, #0
 800fea0:	f7fa f804 	bl	8009eac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800feaa:	2358      	movs	r3, #88	; 0x58
 800feac:	2200      	movs	r2, #0
 800feae:	2180      	movs	r1, #128	; 0x80
 800feb0:	f7f9 fffc 	bl	8009eac <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800feba:	23c0      	movs	r3, #192	; 0xc0
 800febc:	2200      	movs	r2, #0
 800febe:	2181      	movs	r1, #129	; 0x81
 800fec0:	f7f9 fff4 	bl	8009eac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800feca:	f44f 7388 	mov.w	r3, #272	; 0x110
 800fece:	2200      	movs	r2, #0
 800fed0:	2101      	movs	r1, #1
 800fed2:	f7f9 ffeb 	bl	8009eac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800fedc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800fee0:	2200      	movs	r2, #0
 800fee2:	2182      	movs	r1, #130	; 0x82
 800fee4:	f7f9 ffe2 	bl	8009eac <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800fee8:	2300      	movs	r3, #0
}
 800feea:	4618      	mov	r0, r3
 800feec:	3708      	adds	r7, #8
 800feee:	46bd      	mov	sp, r7
 800fef0:	bd80      	pop	{r7, pc}
 800fef2:	bf00      	nop
 800fef4:	20002ef8 	.word	0x20002ef8
 800fef8:	40005c00 	.word	0x40005c00

0800fefc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b084      	sub	sp, #16
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff04:	2300      	movs	r3, #0
 800ff06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff08:	2300      	movs	r3, #0
 800ff0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ff12:	4618      	mov	r0, r3
 800ff14:	f7f8 fb9d 	bl	8008652 <HAL_PCD_Start>
 800ff18:	4603      	mov	r3, r0
 800ff1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff1c:	7bfb      	ldrb	r3, [r7, #15]
 800ff1e:	4618      	mov	r0, r3
 800ff20:	f000 f94e 	bl	80101c0 <USBD_Get_USB_Status>
 800ff24:	4603      	mov	r3, r0
 800ff26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff28:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	3710      	adds	r7, #16
 800ff2e:	46bd      	mov	sp, r7
 800ff30:	bd80      	pop	{r7, pc}

0800ff32 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ff32:	b580      	push	{r7, lr}
 800ff34:	b084      	sub	sp, #16
 800ff36:	af00      	add	r7, sp, #0
 800ff38:	6078      	str	r0, [r7, #4]
 800ff3a:	4608      	mov	r0, r1
 800ff3c:	4611      	mov	r1, r2
 800ff3e:	461a      	mov	r2, r3
 800ff40:	4603      	mov	r3, r0
 800ff42:	70fb      	strb	r3, [r7, #3]
 800ff44:	460b      	mov	r3, r1
 800ff46:	70bb      	strb	r3, [r7, #2]
 800ff48:	4613      	mov	r3, r2
 800ff4a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff50:	2300      	movs	r3, #0
 800ff52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ff5a:	78bb      	ldrb	r3, [r7, #2]
 800ff5c:	883a      	ldrh	r2, [r7, #0]
 800ff5e:	78f9      	ldrb	r1, [r7, #3]
 800ff60:	f7f8 fcf2 	bl	8008948 <HAL_PCD_EP_Open>
 800ff64:	4603      	mov	r3, r0
 800ff66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff68:	7bfb      	ldrb	r3, [r7, #15]
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	f000 f928 	bl	80101c0 <USBD_Get_USB_Status>
 800ff70:	4603      	mov	r3, r0
 800ff72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff74:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff76:	4618      	mov	r0, r3
 800ff78:	3710      	adds	r7, #16
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}

0800ff7e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff7e:	b580      	push	{r7, lr}
 800ff80:	b084      	sub	sp, #16
 800ff82:	af00      	add	r7, sp, #0
 800ff84:	6078      	str	r0, [r7, #4]
 800ff86:	460b      	mov	r3, r1
 800ff88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff8e:	2300      	movs	r3, #0
 800ff90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ff98:	78fa      	ldrb	r2, [r7, #3]
 800ff9a:	4611      	mov	r1, r2
 800ff9c:	4618      	mov	r0, r3
 800ff9e:	f7f8 fd30 	bl	8008a02 <HAL_PCD_EP_Close>
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ffa6:	7bfb      	ldrb	r3, [r7, #15]
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	f000 f909 	bl	80101c0 <USBD_Get_USB_Status>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ffb2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ffb4:	4618      	mov	r0, r3
 800ffb6:	3710      	adds	r7, #16
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}

0800ffbc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b084      	sub	sp, #16
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
 800ffc4:	460b      	mov	r3, r1
 800ffc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ffc8:	2300      	movs	r3, #0
 800ffca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ffcc:	2300      	movs	r3, #0
 800ffce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ffd6:	78fa      	ldrb	r2, [r7, #3]
 800ffd8:	4611      	mov	r1, r2
 800ffda:	4618      	mov	r0, r3
 800ffdc:	f7f8 fdd8 	bl	8008b90 <HAL_PCD_EP_SetStall>
 800ffe0:	4603      	mov	r3, r0
 800ffe2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ffe4:	7bfb      	ldrb	r3, [r7, #15]
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	f000 f8ea 	bl	80101c0 <USBD_Get_USB_Status>
 800ffec:	4603      	mov	r3, r0
 800ffee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fff0:	7bbb      	ldrb	r3, [r7, #14]
}
 800fff2:	4618      	mov	r0, r3
 800fff4:	3710      	adds	r7, #16
 800fff6:	46bd      	mov	sp, r7
 800fff8:	bd80      	pop	{r7, pc}

0800fffa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fffa:	b580      	push	{r7, lr}
 800fffc:	b084      	sub	sp, #16
 800fffe:	af00      	add	r7, sp, #0
 8010000:	6078      	str	r0, [r7, #4]
 8010002:	460b      	mov	r3, r1
 8010004:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010006:	2300      	movs	r3, #0
 8010008:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801000a:	2300      	movs	r3, #0
 801000c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010014:	78fa      	ldrb	r2, [r7, #3]
 8010016:	4611      	mov	r1, r2
 8010018:	4618      	mov	r0, r3
 801001a:	f7f8 fe19 	bl	8008c50 <HAL_PCD_EP_ClrStall>
 801001e:	4603      	mov	r3, r0
 8010020:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010022:	7bfb      	ldrb	r3, [r7, #15]
 8010024:	4618      	mov	r0, r3
 8010026:	f000 f8cb 	bl	80101c0 <USBD_Get_USB_Status>
 801002a:	4603      	mov	r3, r0
 801002c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801002e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010030:	4618      	mov	r0, r3
 8010032:	3710      	adds	r7, #16
 8010034:	46bd      	mov	sp, r7
 8010036:	bd80      	pop	{r7, pc}

08010038 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010038:	b480      	push	{r7}
 801003a:	b085      	sub	sp, #20
 801003c:	af00      	add	r7, sp, #0
 801003e:	6078      	str	r0, [r7, #4]
 8010040:	460b      	mov	r3, r1
 8010042:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801004a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801004c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010050:	2b00      	cmp	r3, #0
 8010052:	da0c      	bge.n	801006e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010054:	78fb      	ldrb	r3, [r7, #3]
 8010056:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801005a:	68f9      	ldr	r1, [r7, #12]
 801005c:	1c5a      	adds	r2, r3, #1
 801005e:	4613      	mov	r3, r2
 8010060:	009b      	lsls	r3, r3, #2
 8010062:	4413      	add	r3, r2
 8010064:	00db      	lsls	r3, r3, #3
 8010066:	440b      	add	r3, r1
 8010068:	3302      	adds	r3, #2
 801006a:	781b      	ldrb	r3, [r3, #0]
 801006c:	e00b      	b.n	8010086 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801006e:	78fb      	ldrb	r3, [r7, #3]
 8010070:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010074:	68f9      	ldr	r1, [r7, #12]
 8010076:	4613      	mov	r3, r2
 8010078:	009b      	lsls	r3, r3, #2
 801007a:	4413      	add	r3, r2
 801007c:	00db      	lsls	r3, r3, #3
 801007e:	440b      	add	r3, r1
 8010080:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8010084:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010086:	4618      	mov	r0, r3
 8010088:	3714      	adds	r7, #20
 801008a:	46bd      	mov	sp, r7
 801008c:	bc80      	pop	{r7}
 801008e:	4770      	bx	lr

08010090 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b084      	sub	sp, #16
 8010094:	af00      	add	r7, sp, #0
 8010096:	6078      	str	r0, [r7, #4]
 8010098:	460b      	mov	r3, r1
 801009a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801009c:	2300      	movs	r3, #0
 801009e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80100a0:	2300      	movs	r3, #0
 80100a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80100aa:	78fa      	ldrb	r2, [r7, #3]
 80100ac:	4611      	mov	r1, r2
 80100ae:	4618      	mov	r0, r3
 80100b0:	f7f8 fc25 	bl	80088fe <HAL_PCD_SetAddress>
 80100b4:	4603      	mov	r3, r0
 80100b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80100b8:	7bfb      	ldrb	r3, [r7, #15]
 80100ba:	4618      	mov	r0, r3
 80100bc:	f000 f880 	bl	80101c0 <USBD_Get_USB_Status>
 80100c0:	4603      	mov	r3, r0
 80100c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80100c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80100c6:	4618      	mov	r0, r3
 80100c8:	3710      	adds	r7, #16
 80100ca:	46bd      	mov	sp, r7
 80100cc:	bd80      	pop	{r7, pc}

080100ce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80100ce:	b580      	push	{r7, lr}
 80100d0:	b086      	sub	sp, #24
 80100d2:	af00      	add	r7, sp, #0
 80100d4:	60f8      	str	r0, [r7, #12]
 80100d6:	607a      	str	r2, [r7, #4]
 80100d8:	461a      	mov	r2, r3
 80100da:	460b      	mov	r3, r1
 80100dc:	72fb      	strb	r3, [r7, #11]
 80100de:	4613      	mov	r3, r2
 80100e0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80100e2:	2300      	movs	r3, #0
 80100e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80100e6:	2300      	movs	r3, #0
 80100e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80100f0:	893b      	ldrh	r3, [r7, #8]
 80100f2:	7af9      	ldrb	r1, [r7, #11]
 80100f4:	687a      	ldr	r2, [r7, #4]
 80100f6:	f7f8 fd14 	bl	8008b22 <HAL_PCD_EP_Transmit>
 80100fa:	4603      	mov	r3, r0
 80100fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80100fe:	7dfb      	ldrb	r3, [r7, #23]
 8010100:	4618      	mov	r0, r3
 8010102:	f000 f85d 	bl	80101c0 <USBD_Get_USB_Status>
 8010106:	4603      	mov	r3, r0
 8010108:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801010a:	7dbb      	ldrb	r3, [r7, #22]
}
 801010c:	4618      	mov	r0, r3
 801010e:	3718      	adds	r7, #24
 8010110:	46bd      	mov	sp, r7
 8010112:	bd80      	pop	{r7, pc}

08010114 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b086      	sub	sp, #24
 8010118:	af00      	add	r7, sp, #0
 801011a:	60f8      	str	r0, [r7, #12]
 801011c:	607a      	str	r2, [r7, #4]
 801011e:	461a      	mov	r2, r3
 8010120:	460b      	mov	r3, r1
 8010122:	72fb      	strb	r3, [r7, #11]
 8010124:	4613      	mov	r3, r2
 8010126:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010128:	2300      	movs	r3, #0
 801012a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801012c:	2300      	movs	r3, #0
 801012e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8010136:	893b      	ldrh	r3, [r7, #8]
 8010138:	7af9      	ldrb	r1, [r7, #11]
 801013a:	687a      	ldr	r2, [r7, #4]
 801013c:	f7f8 fca9 	bl	8008a92 <HAL_PCD_EP_Receive>
 8010140:	4603      	mov	r3, r0
 8010142:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010144:	7dfb      	ldrb	r3, [r7, #23]
 8010146:	4618      	mov	r0, r3
 8010148:	f000 f83a 	bl	80101c0 <USBD_Get_USB_Status>
 801014c:	4603      	mov	r3, r0
 801014e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010150:	7dbb      	ldrb	r3, [r7, #22]
}
 8010152:	4618      	mov	r0, r3
 8010154:	3718      	adds	r7, #24
 8010156:	46bd      	mov	sp, r7
 8010158:	bd80      	pop	{r7, pc}

0801015a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801015a:	b580      	push	{r7, lr}
 801015c:	b082      	sub	sp, #8
 801015e:	af00      	add	r7, sp, #0
 8010160:	6078      	str	r0, [r7, #4]
 8010162:	460b      	mov	r3, r1
 8010164:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801016c:	78fa      	ldrb	r2, [r7, #3]
 801016e:	4611      	mov	r1, r2
 8010170:	4618      	mov	r0, r3
 8010172:	f7f8 fcbf 	bl	8008af4 <HAL_PCD_EP_GetRxCount>
 8010176:	4603      	mov	r3, r0
}
 8010178:	4618      	mov	r0, r3
 801017a:	3708      	adds	r7, #8
 801017c:	46bd      	mov	sp, r7
 801017e:	bd80      	pop	{r7, pc}

08010180 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010180:	b480      	push	{r7}
 8010182:	b083      	sub	sp, #12
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010188:	4b02      	ldr	r3, [pc, #8]	; (8010194 <USBD_static_malloc+0x14>)
}
 801018a:	4618      	mov	r0, r3
 801018c:	370c      	adds	r7, #12
 801018e:	46bd      	mov	sp, r7
 8010190:	bc80      	pop	{r7}
 8010192:	4770      	bx	lr
 8010194:	200031e8 	.word	0x200031e8

08010198 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010198:	b480      	push	{r7}
 801019a:	b083      	sub	sp, #12
 801019c:	af00      	add	r7, sp, #0
 801019e:	6078      	str	r0, [r7, #4]

}
 80101a0:	bf00      	nop
 80101a2:	370c      	adds	r7, #12
 80101a4:	46bd      	mov	sp, r7
 80101a6:	bc80      	pop	{r7}
 80101a8:	4770      	bx	lr

080101aa <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101aa:	b480      	push	{r7}
 80101ac:	b083      	sub	sp, #12
 80101ae:	af00      	add	r7, sp, #0
 80101b0:	6078      	str	r0, [r7, #4]
 80101b2:	460b      	mov	r3, r1
 80101b4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80101b6:	bf00      	nop
 80101b8:	370c      	adds	r7, #12
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bc80      	pop	{r7}
 80101be:	4770      	bx	lr

080101c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80101c0:	b480      	push	{r7}
 80101c2:	b085      	sub	sp, #20
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	4603      	mov	r3, r0
 80101c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80101ca:	2300      	movs	r3, #0
 80101cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80101ce:	79fb      	ldrb	r3, [r7, #7]
 80101d0:	2b03      	cmp	r3, #3
 80101d2:	d817      	bhi.n	8010204 <USBD_Get_USB_Status+0x44>
 80101d4:	a201      	add	r2, pc, #4	; (adr r2, 80101dc <USBD_Get_USB_Status+0x1c>)
 80101d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101da:	bf00      	nop
 80101dc:	080101ed 	.word	0x080101ed
 80101e0:	080101f3 	.word	0x080101f3
 80101e4:	080101f9 	.word	0x080101f9
 80101e8:	080101ff 	.word	0x080101ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80101ec:	2300      	movs	r3, #0
 80101ee:	73fb      	strb	r3, [r7, #15]
    break;
 80101f0:	e00b      	b.n	801020a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80101f2:	2302      	movs	r3, #2
 80101f4:	73fb      	strb	r3, [r7, #15]
    break;
 80101f6:	e008      	b.n	801020a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80101f8:	2301      	movs	r3, #1
 80101fa:	73fb      	strb	r3, [r7, #15]
    break;
 80101fc:	e005      	b.n	801020a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80101fe:	2302      	movs	r3, #2
 8010200:	73fb      	strb	r3, [r7, #15]
    break;
 8010202:	e002      	b.n	801020a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010204:	2302      	movs	r3, #2
 8010206:	73fb      	strb	r3, [r7, #15]
    break;
 8010208:	bf00      	nop
  }
  return usb_status;
 801020a:	7bfb      	ldrb	r3, [r7, #15]
}
 801020c:	4618      	mov	r0, r3
 801020e:	3714      	adds	r7, #20
 8010210:	46bd      	mov	sp, r7
 8010212:	bc80      	pop	{r7}
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop

08010218 <atoi>:
 8010218:	220a      	movs	r2, #10
 801021a:	2100      	movs	r1, #0
 801021c:	f000 bd8a 	b.w	8010d34 <strtol>

08010220 <__errno>:
 8010220:	4b01      	ldr	r3, [pc, #4]	; (8010228 <__errno+0x8>)
 8010222:	6818      	ldr	r0, [r3, #0]
 8010224:	4770      	bx	lr
 8010226:	bf00      	nop
 8010228:	20000424 	.word	0x20000424

0801022c <__libc_init_array>:
 801022c:	b570      	push	{r4, r5, r6, lr}
 801022e:	2600      	movs	r6, #0
 8010230:	4d0c      	ldr	r5, [pc, #48]	; (8010264 <__libc_init_array+0x38>)
 8010232:	4c0d      	ldr	r4, [pc, #52]	; (8010268 <__libc_init_array+0x3c>)
 8010234:	1b64      	subs	r4, r4, r5
 8010236:	10a4      	asrs	r4, r4, #2
 8010238:	42a6      	cmp	r6, r4
 801023a:	d109      	bne.n	8010250 <__libc_init_array+0x24>
 801023c:	f002 ffde 	bl	80131fc <_init>
 8010240:	2600      	movs	r6, #0
 8010242:	4d0a      	ldr	r5, [pc, #40]	; (801026c <__libc_init_array+0x40>)
 8010244:	4c0a      	ldr	r4, [pc, #40]	; (8010270 <__libc_init_array+0x44>)
 8010246:	1b64      	subs	r4, r4, r5
 8010248:	10a4      	asrs	r4, r4, #2
 801024a:	42a6      	cmp	r6, r4
 801024c:	d105      	bne.n	801025a <__libc_init_array+0x2e>
 801024e:	bd70      	pop	{r4, r5, r6, pc}
 8010250:	f855 3b04 	ldr.w	r3, [r5], #4
 8010254:	4798      	blx	r3
 8010256:	3601      	adds	r6, #1
 8010258:	e7ee      	b.n	8010238 <__libc_init_array+0xc>
 801025a:	f855 3b04 	ldr.w	r3, [r5], #4
 801025e:	4798      	blx	r3
 8010260:	3601      	adds	r6, #1
 8010262:	e7f2      	b.n	801024a <__libc_init_array+0x1e>
 8010264:	080139dc 	.word	0x080139dc
 8010268:	080139dc 	.word	0x080139dc
 801026c:	080139dc 	.word	0x080139dc
 8010270:	080139e0 	.word	0x080139e0

08010274 <memset>:
 8010274:	4603      	mov	r3, r0
 8010276:	4402      	add	r2, r0
 8010278:	4293      	cmp	r3, r2
 801027a:	d100      	bne.n	801027e <memset+0xa>
 801027c:	4770      	bx	lr
 801027e:	f803 1b01 	strb.w	r1, [r3], #1
 8010282:	e7f9      	b.n	8010278 <memset+0x4>

08010284 <__cvt>:
 8010284:	2b00      	cmp	r3, #0
 8010286:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801028a:	461f      	mov	r7, r3
 801028c:	bfbb      	ittet	lt
 801028e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8010292:	461f      	movlt	r7, r3
 8010294:	2300      	movge	r3, #0
 8010296:	232d      	movlt	r3, #45	; 0x2d
 8010298:	b088      	sub	sp, #32
 801029a:	4614      	mov	r4, r2
 801029c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801029e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80102a0:	7013      	strb	r3, [r2, #0]
 80102a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80102a4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80102a8:	f023 0820 	bic.w	r8, r3, #32
 80102ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80102b0:	d005      	beq.n	80102be <__cvt+0x3a>
 80102b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80102b6:	d100      	bne.n	80102ba <__cvt+0x36>
 80102b8:	3501      	adds	r5, #1
 80102ba:	2302      	movs	r3, #2
 80102bc:	e000      	b.n	80102c0 <__cvt+0x3c>
 80102be:	2303      	movs	r3, #3
 80102c0:	aa07      	add	r2, sp, #28
 80102c2:	9204      	str	r2, [sp, #16]
 80102c4:	aa06      	add	r2, sp, #24
 80102c6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80102ca:	e9cd 3500 	strd	r3, r5, [sp]
 80102ce:	4622      	mov	r2, r4
 80102d0:	463b      	mov	r3, r7
 80102d2:	f000 fde5 	bl	8010ea0 <_dtoa_r>
 80102d6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80102da:	4606      	mov	r6, r0
 80102dc:	d102      	bne.n	80102e4 <__cvt+0x60>
 80102de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80102e0:	07db      	lsls	r3, r3, #31
 80102e2:	d522      	bpl.n	801032a <__cvt+0xa6>
 80102e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80102e8:	eb06 0905 	add.w	r9, r6, r5
 80102ec:	d110      	bne.n	8010310 <__cvt+0x8c>
 80102ee:	7833      	ldrb	r3, [r6, #0]
 80102f0:	2b30      	cmp	r3, #48	; 0x30
 80102f2:	d10a      	bne.n	801030a <__cvt+0x86>
 80102f4:	2200      	movs	r2, #0
 80102f6:	2300      	movs	r3, #0
 80102f8:	4620      	mov	r0, r4
 80102fa:	4639      	mov	r1, r7
 80102fc:	f7f0 fbc0 	bl	8000a80 <__aeabi_dcmpeq>
 8010300:	b918      	cbnz	r0, 801030a <__cvt+0x86>
 8010302:	f1c5 0501 	rsb	r5, r5, #1
 8010306:	f8ca 5000 	str.w	r5, [sl]
 801030a:	f8da 3000 	ldr.w	r3, [sl]
 801030e:	4499      	add	r9, r3
 8010310:	2200      	movs	r2, #0
 8010312:	2300      	movs	r3, #0
 8010314:	4620      	mov	r0, r4
 8010316:	4639      	mov	r1, r7
 8010318:	f7f0 fbb2 	bl	8000a80 <__aeabi_dcmpeq>
 801031c:	b108      	cbz	r0, 8010322 <__cvt+0x9e>
 801031e:	f8cd 901c 	str.w	r9, [sp, #28]
 8010322:	2230      	movs	r2, #48	; 0x30
 8010324:	9b07      	ldr	r3, [sp, #28]
 8010326:	454b      	cmp	r3, r9
 8010328:	d307      	bcc.n	801033a <__cvt+0xb6>
 801032a:	4630      	mov	r0, r6
 801032c:	9b07      	ldr	r3, [sp, #28]
 801032e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8010330:	1b9b      	subs	r3, r3, r6
 8010332:	6013      	str	r3, [r2, #0]
 8010334:	b008      	add	sp, #32
 8010336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801033a:	1c59      	adds	r1, r3, #1
 801033c:	9107      	str	r1, [sp, #28]
 801033e:	701a      	strb	r2, [r3, #0]
 8010340:	e7f0      	b.n	8010324 <__cvt+0xa0>

08010342 <__exponent>:
 8010342:	4603      	mov	r3, r0
 8010344:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010346:	2900      	cmp	r1, #0
 8010348:	f803 2b02 	strb.w	r2, [r3], #2
 801034c:	bfb6      	itet	lt
 801034e:	222d      	movlt	r2, #45	; 0x2d
 8010350:	222b      	movge	r2, #43	; 0x2b
 8010352:	4249      	neglt	r1, r1
 8010354:	2909      	cmp	r1, #9
 8010356:	7042      	strb	r2, [r0, #1]
 8010358:	dd2b      	ble.n	80103b2 <__exponent+0x70>
 801035a:	f10d 0407 	add.w	r4, sp, #7
 801035e:	46a4      	mov	ip, r4
 8010360:	270a      	movs	r7, #10
 8010362:	fb91 f6f7 	sdiv	r6, r1, r7
 8010366:	460a      	mov	r2, r1
 8010368:	46a6      	mov	lr, r4
 801036a:	fb07 1516 	mls	r5, r7, r6, r1
 801036e:	2a63      	cmp	r2, #99	; 0x63
 8010370:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8010374:	4631      	mov	r1, r6
 8010376:	f104 34ff 	add.w	r4, r4, #4294967295
 801037a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801037e:	dcf0      	bgt.n	8010362 <__exponent+0x20>
 8010380:	3130      	adds	r1, #48	; 0x30
 8010382:	f1ae 0502 	sub.w	r5, lr, #2
 8010386:	f804 1c01 	strb.w	r1, [r4, #-1]
 801038a:	4629      	mov	r1, r5
 801038c:	1c44      	adds	r4, r0, #1
 801038e:	4561      	cmp	r1, ip
 8010390:	d30a      	bcc.n	80103a8 <__exponent+0x66>
 8010392:	f10d 0209 	add.w	r2, sp, #9
 8010396:	eba2 020e 	sub.w	r2, r2, lr
 801039a:	4565      	cmp	r5, ip
 801039c:	bf88      	it	hi
 801039e:	2200      	movhi	r2, #0
 80103a0:	4413      	add	r3, r2
 80103a2:	1a18      	subs	r0, r3, r0
 80103a4:	b003      	add	sp, #12
 80103a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103ac:	f804 2f01 	strb.w	r2, [r4, #1]!
 80103b0:	e7ed      	b.n	801038e <__exponent+0x4c>
 80103b2:	2330      	movs	r3, #48	; 0x30
 80103b4:	3130      	adds	r1, #48	; 0x30
 80103b6:	7083      	strb	r3, [r0, #2]
 80103b8:	70c1      	strb	r1, [r0, #3]
 80103ba:	1d03      	adds	r3, r0, #4
 80103bc:	e7f1      	b.n	80103a2 <__exponent+0x60>
	...

080103c0 <_printf_float>:
 80103c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103c4:	b091      	sub	sp, #68	; 0x44
 80103c6:	460c      	mov	r4, r1
 80103c8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80103cc:	4616      	mov	r6, r2
 80103ce:	461f      	mov	r7, r3
 80103d0:	4605      	mov	r5, r0
 80103d2:	f001 fb65 	bl	8011aa0 <_localeconv_r>
 80103d6:	6803      	ldr	r3, [r0, #0]
 80103d8:	4618      	mov	r0, r3
 80103da:	9309      	str	r3, [sp, #36]	; 0x24
 80103dc:	f7ef ff24 	bl	8000228 <strlen>
 80103e0:	2300      	movs	r3, #0
 80103e2:	930e      	str	r3, [sp, #56]	; 0x38
 80103e4:	f8d8 3000 	ldr.w	r3, [r8]
 80103e8:	900a      	str	r0, [sp, #40]	; 0x28
 80103ea:	3307      	adds	r3, #7
 80103ec:	f023 0307 	bic.w	r3, r3, #7
 80103f0:	f103 0208 	add.w	r2, r3, #8
 80103f4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80103f8:	f8d4 b000 	ldr.w	fp, [r4]
 80103fc:	f8c8 2000 	str.w	r2, [r8]
 8010400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010404:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010408:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 801040c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8010410:	930b      	str	r3, [sp, #44]	; 0x2c
 8010412:	f04f 32ff 	mov.w	r2, #4294967295
 8010416:	4640      	mov	r0, r8
 8010418:	4b9c      	ldr	r3, [pc, #624]	; (801068c <_printf_float+0x2cc>)
 801041a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801041c:	f7f0 fb62 	bl	8000ae4 <__aeabi_dcmpun>
 8010420:	bb70      	cbnz	r0, 8010480 <_printf_float+0xc0>
 8010422:	f04f 32ff 	mov.w	r2, #4294967295
 8010426:	4640      	mov	r0, r8
 8010428:	4b98      	ldr	r3, [pc, #608]	; (801068c <_printf_float+0x2cc>)
 801042a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801042c:	f7f0 fb3c 	bl	8000aa8 <__aeabi_dcmple>
 8010430:	bb30      	cbnz	r0, 8010480 <_printf_float+0xc0>
 8010432:	2200      	movs	r2, #0
 8010434:	2300      	movs	r3, #0
 8010436:	4640      	mov	r0, r8
 8010438:	4651      	mov	r1, sl
 801043a:	f7f0 fb2b 	bl	8000a94 <__aeabi_dcmplt>
 801043e:	b110      	cbz	r0, 8010446 <_printf_float+0x86>
 8010440:	232d      	movs	r3, #45	; 0x2d
 8010442:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010446:	4b92      	ldr	r3, [pc, #584]	; (8010690 <_printf_float+0x2d0>)
 8010448:	4892      	ldr	r0, [pc, #584]	; (8010694 <_printf_float+0x2d4>)
 801044a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801044e:	bf94      	ite	ls
 8010450:	4698      	movls	r8, r3
 8010452:	4680      	movhi	r8, r0
 8010454:	2303      	movs	r3, #3
 8010456:	f04f 0a00 	mov.w	sl, #0
 801045a:	6123      	str	r3, [r4, #16]
 801045c:	f02b 0304 	bic.w	r3, fp, #4
 8010460:	6023      	str	r3, [r4, #0]
 8010462:	4633      	mov	r3, r6
 8010464:	4621      	mov	r1, r4
 8010466:	4628      	mov	r0, r5
 8010468:	9700      	str	r7, [sp, #0]
 801046a:	aa0f      	add	r2, sp, #60	; 0x3c
 801046c:	f000 f9d4 	bl	8010818 <_printf_common>
 8010470:	3001      	adds	r0, #1
 8010472:	f040 8090 	bne.w	8010596 <_printf_float+0x1d6>
 8010476:	f04f 30ff 	mov.w	r0, #4294967295
 801047a:	b011      	add	sp, #68	; 0x44
 801047c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010480:	4642      	mov	r2, r8
 8010482:	4653      	mov	r3, sl
 8010484:	4640      	mov	r0, r8
 8010486:	4651      	mov	r1, sl
 8010488:	f7f0 fb2c 	bl	8000ae4 <__aeabi_dcmpun>
 801048c:	b148      	cbz	r0, 80104a2 <_printf_float+0xe2>
 801048e:	f1ba 0f00 	cmp.w	sl, #0
 8010492:	bfb8      	it	lt
 8010494:	232d      	movlt	r3, #45	; 0x2d
 8010496:	4880      	ldr	r0, [pc, #512]	; (8010698 <_printf_float+0x2d8>)
 8010498:	bfb8      	it	lt
 801049a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801049e:	4b7f      	ldr	r3, [pc, #508]	; (801069c <_printf_float+0x2dc>)
 80104a0:	e7d3      	b.n	801044a <_printf_float+0x8a>
 80104a2:	6863      	ldr	r3, [r4, #4]
 80104a4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80104a8:	1c5a      	adds	r2, r3, #1
 80104aa:	d142      	bne.n	8010532 <_printf_float+0x172>
 80104ac:	2306      	movs	r3, #6
 80104ae:	6063      	str	r3, [r4, #4]
 80104b0:	2200      	movs	r2, #0
 80104b2:	9206      	str	r2, [sp, #24]
 80104b4:	aa0e      	add	r2, sp, #56	; 0x38
 80104b6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80104ba:	aa0d      	add	r2, sp, #52	; 0x34
 80104bc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80104c0:	9203      	str	r2, [sp, #12]
 80104c2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80104c6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80104ca:	6023      	str	r3, [r4, #0]
 80104cc:	6863      	ldr	r3, [r4, #4]
 80104ce:	4642      	mov	r2, r8
 80104d0:	9300      	str	r3, [sp, #0]
 80104d2:	4628      	mov	r0, r5
 80104d4:	4653      	mov	r3, sl
 80104d6:	910b      	str	r1, [sp, #44]	; 0x2c
 80104d8:	f7ff fed4 	bl	8010284 <__cvt>
 80104dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80104de:	4680      	mov	r8, r0
 80104e0:	2947      	cmp	r1, #71	; 0x47
 80104e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80104e4:	d108      	bne.n	80104f8 <_printf_float+0x138>
 80104e6:	1cc8      	adds	r0, r1, #3
 80104e8:	db02      	blt.n	80104f0 <_printf_float+0x130>
 80104ea:	6863      	ldr	r3, [r4, #4]
 80104ec:	4299      	cmp	r1, r3
 80104ee:	dd40      	ble.n	8010572 <_printf_float+0x1b2>
 80104f0:	f1a9 0902 	sub.w	r9, r9, #2
 80104f4:	fa5f f989 	uxtb.w	r9, r9
 80104f8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80104fc:	d81f      	bhi.n	801053e <_printf_float+0x17e>
 80104fe:	464a      	mov	r2, r9
 8010500:	3901      	subs	r1, #1
 8010502:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010506:	910d      	str	r1, [sp, #52]	; 0x34
 8010508:	f7ff ff1b 	bl	8010342 <__exponent>
 801050c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801050e:	4682      	mov	sl, r0
 8010510:	1813      	adds	r3, r2, r0
 8010512:	2a01      	cmp	r2, #1
 8010514:	6123      	str	r3, [r4, #16]
 8010516:	dc02      	bgt.n	801051e <_printf_float+0x15e>
 8010518:	6822      	ldr	r2, [r4, #0]
 801051a:	07d2      	lsls	r2, r2, #31
 801051c:	d501      	bpl.n	8010522 <_printf_float+0x162>
 801051e:	3301      	adds	r3, #1
 8010520:	6123      	str	r3, [r4, #16]
 8010522:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8010526:	2b00      	cmp	r3, #0
 8010528:	d09b      	beq.n	8010462 <_printf_float+0xa2>
 801052a:	232d      	movs	r3, #45	; 0x2d
 801052c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010530:	e797      	b.n	8010462 <_printf_float+0xa2>
 8010532:	2947      	cmp	r1, #71	; 0x47
 8010534:	d1bc      	bne.n	80104b0 <_printf_float+0xf0>
 8010536:	2b00      	cmp	r3, #0
 8010538:	d1ba      	bne.n	80104b0 <_printf_float+0xf0>
 801053a:	2301      	movs	r3, #1
 801053c:	e7b7      	b.n	80104ae <_printf_float+0xee>
 801053e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8010542:	d118      	bne.n	8010576 <_printf_float+0x1b6>
 8010544:	2900      	cmp	r1, #0
 8010546:	6863      	ldr	r3, [r4, #4]
 8010548:	dd0b      	ble.n	8010562 <_printf_float+0x1a2>
 801054a:	6121      	str	r1, [r4, #16]
 801054c:	b913      	cbnz	r3, 8010554 <_printf_float+0x194>
 801054e:	6822      	ldr	r2, [r4, #0]
 8010550:	07d0      	lsls	r0, r2, #31
 8010552:	d502      	bpl.n	801055a <_printf_float+0x19a>
 8010554:	3301      	adds	r3, #1
 8010556:	440b      	add	r3, r1
 8010558:	6123      	str	r3, [r4, #16]
 801055a:	f04f 0a00 	mov.w	sl, #0
 801055e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010560:	e7df      	b.n	8010522 <_printf_float+0x162>
 8010562:	b913      	cbnz	r3, 801056a <_printf_float+0x1aa>
 8010564:	6822      	ldr	r2, [r4, #0]
 8010566:	07d2      	lsls	r2, r2, #31
 8010568:	d501      	bpl.n	801056e <_printf_float+0x1ae>
 801056a:	3302      	adds	r3, #2
 801056c:	e7f4      	b.n	8010558 <_printf_float+0x198>
 801056e:	2301      	movs	r3, #1
 8010570:	e7f2      	b.n	8010558 <_printf_float+0x198>
 8010572:	f04f 0967 	mov.w	r9, #103	; 0x67
 8010576:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010578:	4299      	cmp	r1, r3
 801057a:	db05      	blt.n	8010588 <_printf_float+0x1c8>
 801057c:	6823      	ldr	r3, [r4, #0]
 801057e:	6121      	str	r1, [r4, #16]
 8010580:	07d8      	lsls	r0, r3, #31
 8010582:	d5ea      	bpl.n	801055a <_printf_float+0x19a>
 8010584:	1c4b      	adds	r3, r1, #1
 8010586:	e7e7      	b.n	8010558 <_printf_float+0x198>
 8010588:	2900      	cmp	r1, #0
 801058a:	bfcc      	ite	gt
 801058c:	2201      	movgt	r2, #1
 801058e:	f1c1 0202 	rsble	r2, r1, #2
 8010592:	4413      	add	r3, r2
 8010594:	e7e0      	b.n	8010558 <_printf_float+0x198>
 8010596:	6823      	ldr	r3, [r4, #0]
 8010598:	055a      	lsls	r2, r3, #21
 801059a:	d407      	bmi.n	80105ac <_printf_float+0x1ec>
 801059c:	6923      	ldr	r3, [r4, #16]
 801059e:	4642      	mov	r2, r8
 80105a0:	4631      	mov	r1, r6
 80105a2:	4628      	mov	r0, r5
 80105a4:	47b8      	blx	r7
 80105a6:	3001      	adds	r0, #1
 80105a8:	d12b      	bne.n	8010602 <_printf_float+0x242>
 80105aa:	e764      	b.n	8010476 <_printf_float+0xb6>
 80105ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80105b0:	f240 80dd 	bls.w	801076e <_printf_float+0x3ae>
 80105b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80105b8:	2200      	movs	r2, #0
 80105ba:	2300      	movs	r3, #0
 80105bc:	f7f0 fa60 	bl	8000a80 <__aeabi_dcmpeq>
 80105c0:	2800      	cmp	r0, #0
 80105c2:	d033      	beq.n	801062c <_printf_float+0x26c>
 80105c4:	2301      	movs	r3, #1
 80105c6:	4631      	mov	r1, r6
 80105c8:	4628      	mov	r0, r5
 80105ca:	4a35      	ldr	r2, [pc, #212]	; (80106a0 <_printf_float+0x2e0>)
 80105cc:	47b8      	blx	r7
 80105ce:	3001      	adds	r0, #1
 80105d0:	f43f af51 	beq.w	8010476 <_printf_float+0xb6>
 80105d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80105d8:	429a      	cmp	r2, r3
 80105da:	db02      	blt.n	80105e2 <_printf_float+0x222>
 80105dc:	6823      	ldr	r3, [r4, #0]
 80105de:	07d8      	lsls	r0, r3, #31
 80105e0:	d50f      	bpl.n	8010602 <_printf_float+0x242>
 80105e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80105e6:	4631      	mov	r1, r6
 80105e8:	4628      	mov	r0, r5
 80105ea:	47b8      	blx	r7
 80105ec:	3001      	adds	r0, #1
 80105ee:	f43f af42 	beq.w	8010476 <_printf_float+0xb6>
 80105f2:	f04f 0800 	mov.w	r8, #0
 80105f6:	f104 091a 	add.w	r9, r4, #26
 80105fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80105fc:	3b01      	subs	r3, #1
 80105fe:	4543      	cmp	r3, r8
 8010600:	dc09      	bgt.n	8010616 <_printf_float+0x256>
 8010602:	6823      	ldr	r3, [r4, #0]
 8010604:	079b      	lsls	r3, r3, #30
 8010606:	f100 8102 	bmi.w	801080e <_printf_float+0x44e>
 801060a:	68e0      	ldr	r0, [r4, #12]
 801060c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801060e:	4298      	cmp	r0, r3
 8010610:	bfb8      	it	lt
 8010612:	4618      	movlt	r0, r3
 8010614:	e731      	b.n	801047a <_printf_float+0xba>
 8010616:	2301      	movs	r3, #1
 8010618:	464a      	mov	r2, r9
 801061a:	4631      	mov	r1, r6
 801061c:	4628      	mov	r0, r5
 801061e:	47b8      	blx	r7
 8010620:	3001      	adds	r0, #1
 8010622:	f43f af28 	beq.w	8010476 <_printf_float+0xb6>
 8010626:	f108 0801 	add.w	r8, r8, #1
 801062a:	e7e6      	b.n	80105fa <_printf_float+0x23a>
 801062c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801062e:	2b00      	cmp	r3, #0
 8010630:	dc38      	bgt.n	80106a4 <_printf_float+0x2e4>
 8010632:	2301      	movs	r3, #1
 8010634:	4631      	mov	r1, r6
 8010636:	4628      	mov	r0, r5
 8010638:	4a19      	ldr	r2, [pc, #100]	; (80106a0 <_printf_float+0x2e0>)
 801063a:	47b8      	blx	r7
 801063c:	3001      	adds	r0, #1
 801063e:	f43f af1a 	beq.w	8010476 <_printf_float+0xb6>
 8010642:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8010646:	4313      	orrs	r3, r2
 8010648:	d102      	bne.n	8010650 <_printf_float+0x290>
 801064a:	6823      	ldr	r3, [r4, #0]
 801064c:	07d9      	lsls	r1, r3, #31
 801064e:	d5d8      	bpl.n	8010602 <_printf_float+0x242>
 8010650:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010654:	4631      	mov	r1, r6
 8010656:	4628      	mov	r0, r5
 8010658:	47b8      	blx	r7
 801065a:	3001      	adds	r0, #1
 801065c:	f43f af0b 	beq.w	8010476 <_printf_float+0xb6>
 8010660:	f04f 0900 	mov.w	r9, #0
 8010664:	f104 0a1a 	add.w	sl, r4, #26
 8010668:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801066a:	425b      	negs	r3, r3
 801066c:	454b      	cmp	r3, r9
 801066e:	dc01      	bgt.n	8010674 <_printf_float+0x2b4>
 8010670:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010672:	e794      	b.n	801059e <_printf_float+0x1de>
 8010674:	2301      	movs	r3, #1
 8010676:	4652      	mov	r2, sl
 8010678:	4631      	mov	r1, r6
 801067a:	4628      	mov	r0, r5
 801067c:	47b8      	blx	r7
 801067e:	3001      	adds	r0, #1
 8010680:	f43f aef9 	beq.w	8010476 <_printf_float+0xb6>
 8010684:	f109 0901 	add.w	r9, r9, #1
 8010688:	e7ee      	b.n	8010668 <_printf_float+0x2a8>
 801068a:	bf00      	nop
 801068c:	7fefffff 	.word	0x7fefffff
 8010690:	080135a4 	.word	0x080135a4
 8010694:	080135a8 	.word	0x080135a8
 8010698:	080135b0 	.word	0x080135b0
 801069c:	080135ac 	.word	0x080135ac
 80106a0:	080135b4 	.word	0x080135b4
 80106a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80106a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80106a8:	429a      	cmp	r2, r3
 80106aa:	bfa8      	it	ge
 80106ac:	461a      	movge	r2, r3
 80106ae:	2a00      	cmp	r2, #0
 80106b0:	4691      	mov	r9, r2
 80106b2:	dc37      	bgt.n	8010724 <_printf_float+0x364>
 80106b4:	f04f 0b00 	mov.w	fp, #0
 80106b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80106bc:	f104 021a 	add.w	r2, r4, #26
 80106c0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80106c4:	ebaa 0309 	sub.w	r3, sl, r9
 80106c8:	455b      	cmp	r3, fp
 80106ca:	dc33      	bgt.n	8010734 <_printf_float+0x374>
 80106cc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80106d0:	429a      	cmp	r2, r3
 80106d2:	db3b      	blt.n	801074c <_printf_float+0x38c>
 80106d4:	6823      	ldr	r3, [r4, #0]
 80106d6:	07da      	lsls	r2, r3, #31
 80106d8:	d438      	bmi.n	801074c <_printf_float+0x38c>
 80106da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80106dc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80106de:	eba3 020a 	sub.w	r2, r3, sl
 80106e2:	eba3 0901 	sub.w	r9, r3, r1
 80106e6:	4591      	cmp	r9, r2
 80106e8:	bfa8      	it	ge
 80106ea:	4691      	movge	r9, r2
 80106ec:	f1b9 0f00 	cmp.w	r9, #0
 80106f0:	dc34      	bgt.n	801075c <_printf_float+0x39c>
 80106f2:	f04f 0800 	mov.w	r8, #0
 80106f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80106fa:	f104 0a1a 	add.w	sl, r4, #26
 80106fe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8010702:	1a9b      	subs	r3, r3, r2
 8010704:	eba3 0309 	sub.w	r3, r3, r9
 8010708:	4543      	cmp	r3, r8
 801070a:	f77f af7a 	ble.w	8010602 <_printf_float+0x242>
 801070e:	2301      	movs	r3, #1
 8010710:	4652      	mov	r2, sl
 8010712:	4631      	mov	r1, r6
 8010714:	4628      	mov	r0, r5
 8010716:	47b8      	blx	r7
 8010718:	3001      	adds	r0, #1
 801071a:	f43f aeac 	beq.w	8010476 <_printf_float+0xb6>
 801071e:	f108 0801 	add.w	r8, r8, #1
 8010722:	e7ec      	b.n	80106fe <_printf_float+0x33e>
 8010724:	4613      	mov	r3, r2
 8010726:	4631      	mov	r1, r6
 8010728:	4642      	mov	r2, r8
 801072a:	4628      	mov	r0, r5
 801072c:	47b8      	blx	r7
 801072e:	3001      	adds	r0, #1
 8010730:	d1c0      	bne.n	80106b4 <_printf_float+0x2f4>
 8010732:	e6a0      	b.n	8010476 <_printf_float+0xb6>
 8010734:	2301      	movs	r3, #1
 8010736:	4631      	mov	r1, r6
 8010738:	4628      	mov	r0, r5
 801073a:	920b      	str	r2, [sp, #44]	; 0x2c
 801073c:	47b8      	blx	r7
 801073e:	3001      	adds	r0, #1
 8010740:	f43f ae99 	beq.w	8010476 <_printf_float+0xb6>
 8010744:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010746:	f10b 0b01 	add.w	fp, fp, #1
 801074a:	e7b9      	b.n	80106c0 <_printf_float+0x300>
 801074c:	4631      	mov	r1, r6
 801074e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010752:	4628      	mov	r0, r5
 8010754:	47b8      	blx	r7
 8010756:	3001      	adds	r0, #1
 8010758:	d1bf      	bne.n	80106da <_printf_float+0x31a>
 801075a:	e68c      	b.n	8010476 <_printf_float+0xb6>
 801075c:	464b      	mov	r3, r9
 801075e:	4631      	mov	r1, r6
 8010760:	4628      	mov	r0, r5
 8010762:	eb08 020a 	add.w	r2, r8, sl
 8010766:	47b8      	blx	r7
 8010768:	3001      	adds	r0, #1
 801076a:	d1c2      	bne.n	80106f2 <_printf_float+0x332>
 801076c:	e683      	b.n	8010476 <_printf_float+0xb6>
 801076e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010770:	2a01      	cmp	r2, #1
 8010772:	dc01      	bgt.n	8010778 <_printf_float+0x3b8>
 8010774:	07db      	lsls	r3, r3, #31
 8010776:	d537      	bpl.n	80107e8 <_printf_float+0x428>
 8010778:	2301      	movs	r3, #1
 801077a:	4642      	mov	r2, r8
 801077c:	4631      	mov	r1, r6
 801077e:	4628      	mov	r0, r5
 8010780:	47b8      	blx	r7
 8010782:	3001      	adds	r0, #1
 8010784:	f43f ae77 	beq.w	8010476 <_printf_float+0xb6>
 8010788:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801078c:	4631      	mov	r1, r6
 801078e:	4628      	mov	r0, r5
 8010790:	47b8      	blx	r7
 8010792:	3001      	adds	r0, #1
 8010794:	f43f ae6f 	beq.w	8010476 <_printf_float+0xb6>
 8010798:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801079c:	2200      	movs	r2, #0
 801079e:	2300      	movs	r3, #0
 80107a0:	f7f0 f96e 	bl	8000a80 <__aeabi_dcmpeq>
 80107a4:	b9d8      	cbnz	r0, 80107de <_printf_float+0x41e>
 80107a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107a8:	f108 0201 	add.w	r2, r8, #1
 80107ac:	3b01      	subs	r3, #1
 80107ae:	4631      	mov	r1, r6
 80107b0:	4628      	mov	r0, r5
 80107b2:	47b8      	blx	r7
 80107b4:	3001      	adds	r0, #1
 80107b6:	d10e      	bne.n	80107d6 <_printf_float+0x416>
 80107b8:	e65d      	b.n	8010476 <_printf_float+0xb6>
 80107ba:	2301      	movs	r3, #1
 80107bc:	464a      	mov	r2, r9
 80107be:	4631      	mov	r1, r6
 80107c0:	4628      	mov	r0, r5
 80107c2:	47b8      	blx	r7
 80107c4:	3001      	adds	r0, #1
 80107c6:	f43f ae56 	beq.w	8010476 <_printf_float+0xb6>
 80107ca:	f108 0801 	add.w	r8, r8, #1
 80107ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107d0:	3b01      	subs	r3, #1
 80107d2:	4543      	cmp	r3, r8
 80107d4:	dcf1      	bgt.n	80107ba <_printf_float+0x3fa>
 80107d6:	4653      	mov	r3, sl
 80107d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80107dc:	e6e0      	b.n	80105a0 <_printf_float+0x1e0>
 80107de:	f04f 0800 	mov.w	r8, #0
 80107e2:	f104 091a 	add.w	r9, r4, #26
 80107e6:	e7f2      	b.n	80107ce <_printf_float+0x40e>
 80107e8:	2301      	movs	r3, #1
 80107ea:	4642      	mov	r2, r8
 80107ec:	e7df      	b.n	80107ae <_printf_float+0x3ee>
 80107ee:	2301      	movs	r3, #1
 80107f0:	464a      	mov	r2, r9
 80107f2:	4631      	mov	r1, r6
 80107f4:	4628      	mov	r0, r5
 80107f6:	47b8      	blx	r7
 80107f8:	3001      	adds	r0, #1
 80107fa:	f43f ae3c 	beq.w	8010476 <_printf_float+0xb6>
 80107fe:	f108 0801 	add.w	r8, r8, #1
 8010802:	68e3      	ldr	r3, [r4, #12]
 8010804:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010806:	1a5b      	subs	r3, r3, r1
 8010808:	4543      	cmp	r3, r8
 801080a:	dcf0      	bgt.n	80107ee <_printf_float+0x42e>
 801080c:	e6fd      	b.n	801060a <_printf_float+0x24a>
 801080e:	f04f 0800 	mov.w	r8, #0
 8010812:	f104 0919 	add.w	r9, r4, #25
 8010816:	e7f4      	b.n	8010802 <_printf_float+0x442>

08010818 <_printf_common>:
 8010818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801081c:	4616      	mov	r6, r2
 801081e:	4699      	mov	r9, r3
 8010820:	688a      	ldr	r2, [r1, #8]
 8010822:	690b      	ldr	r3, [r1, #16]
 8010824:	4607      	mov	r7, r0
 8010826:	4293      	cmp	r3, r2
 8010828:	bfb8      	it	lt
 801082a:	4613      	movlt	r3, r2
 801082c:	6033      	str	r3, [r6, #0]
 801082e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010832:	460c      	mov	r4, r1
 8010834:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010838:	b10a      	cbz	r2, 801083e <_printf_common+0x26>
 801083a:	3301      	adds	r3, #1
 801083c:	6033      	str	r3, [r6, #0]
 801083e:	6823      	ldr	r3, [r4, #0]
 8010840:	0699      	lsls	r1, r3, #26
 8010842:	bf42      	ittt	mi
 8010844:	6833      	ldrmi	r3, [r6, #0]
 8010846:	3302      	addmi	r3, #2
 8010848:	6033      	strmi	r3, [r6, #0]
 801084a:	6825      	ldr	r5, [r4, #0]
 801084c:	f015 0506 	ands.w	r5, r5, #6
 8010850:	d106      	bne.n	8010860 <_printf_common+0x48>
 8010852:	f104 0a19 	add.w	sl, r4, #25
 8010856:	68e3      	ldr	r3, [r4, #12]
 8010858:	6832      	ldr	r2, [r6, #0]
 801085a:	1a9b      	subs	r3, r3, r2
 801085c:	42ab      	cmp	r3, r5
 801085e:	dc28      	bgt.n	80108b2 <_printf_common+0x9a>
 8010860:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010864:	1e13      	subs	r3, r2, #0
 8010866:	6822      	ldr	r2, [r4, #0]
 8010868:	bf18      	it	ne
 801086a:	2301      	movne	r3, #1
 801086c:	0692      	lsls	r2, r2, #26
 801086e:	d42d      	bmi.n	80108cc <_printf_common+0xb4>
 8010870:	4649      	mov	r1, r9
 8010872:	4638      	mov	r0, r7
 8010874:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010878:	47c0      	blx	r8
 801087a:	3001      	adds	r0, #1
 801087c:	d020      	beq.n	80108c0 <_printf_common+0xa8>
 801087e:	6823      	ldr	r3, [r4, #0]
 8010880:	68e5      	ldr	r5, [r4, #12]
 8010882:	f003 0306 	and.w	r3, r3, #6
 8010886:	2b04      	cmp	r3, #4
 8010888:	bf18      	it	ne
 801088a:	2500      	movne	r5, #0
 801088c:	6832      	ldr	r2, [r6, #0]
 801088e:	f04f 0600 	mov.w	r6, #0
 8010892:	68a3      	ldr	r3, [r4, #8]
 8010894:	bf08      	it	eq
 8010896:	1aad      	subeq	r5, r5, r2
 8010898:	6922      	ldr	r2, [r4, #16]
 801089a:	bf08      	it	eq
 801089c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80108a0:	4293      	cmp	r3, r2
 80108a2:	bfc4      	itt	gt
 80108a4:	1a9b      	subgt	r3, r3, r2
 80108a6:	18ed      	addgt	r5, r5, r3
 80108a8:	341a      	adds	r4, #26
 80108aa:	42b5      	cmp	r5, r6
 80108ac:	d11a      	bne.n	80108e4 <_printf_common+0xcc>
 80108ae:	2000      	movs	r0, #0
 80108b0:	e008      	b.n	80108c4 <_printf_common+0xac>
 80108b2:	2301      	movs	r3, #1
 80108b4:	4652      	mov	r2, sl
 80108b6:	4649      	mov	r1, r9
 80108b8:	4638      	mov	r0, r7
 80108ba:	47c0      	blx	r8
 80108bc:	3001      	adds	r0, #1
 80108be:	d103      	bne.n	80108c8 <_printf_common+0xb0>
 80108c0:	f04f 30ff 	mov.w	r0, #4294967295
 80108c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108c8:	3501      	adds	r5, #1
 80108ca:	e7c4      	b.n	8010856 <_printf_common+0x3e>
 80108cc:	2030      	movs	r0, #48	; 0x30
 80108ce:	18e1      	adds	r1, r4, r3
 80108d0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80108d4:	1c5a      	adds	r2, r3, #1
 80108d6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80108da:	4422      	add	r2, r4
 80108dc:	3302      	adds	r3, #2
 80108de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80108e2:	e7c5      	b.n	8010870 <_printf_common+0x58>
 80108e4:	2301      	movs	r3, #1
 80108e6:	4622      	mov	r2, r4
 80108e8:	4649      	mov	r1, r9
 80108ea:	4638      	mov	r0, r7
 80108ec:	47c0      	blx	r8
 80108ee:	3001      	adds	r0, #1
 80108f0:	d0e6      	beq.n	80108c0 <_printf_common+0xa8>
 80108f2:	3601      	adds	r6, #1
 80108f4:	e7d9      	b.n	80108aa <_printf_common+0x92>
	...

080108f8 <_printf_i>:
 80108f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80108fc:	7e0f      	ldrb	r7, [r1, #24]
 80108fe:	4691      	mov	r9, r2
 8010900:	2f78      	cmp	r7, #120	; 0x78
 8010902:	4680      	mov	r8, r0
 8010904:	460c      	mov	r4, r1
 8010906:	469a      	mov	sl, r3
 8010908:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801090a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801090e:	d807      	bhi.n	8010920 <_printf_i+0x28>
 8010910:	2f62      	cmp	r7, #98	; 0x62
 8010912:	d80a      	bhi.n	801092a <_printf_i+0x32>
 8010914:	2f00      	cmp	r7, #0
 8010916:	f000 80d9 	beq.w	8010acc <_printf_i+0x1d4>
 801091a:	2f58      	cmp	r7, #88	; 0x58
 801091c:	f000 80a4 	beq.w	8010a68 <_printf_i+0x170>
 8010920:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010924:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010928:	e03a      	b.n	80109a0 <_printf_i+0xa8>
 801092a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801092e:	2b15      	cmp	r3, #21
 8010930:	d8f6      	bhi.n	8010920 <_printf_i+0x28>
 8010932:	a101      	add	r1, pc, #4	; (adr r1, 8010938 <_printf_i+0x40>)
 8010934:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010938:	08010991 	.word	0x08010991
 801093c:	080109a5 	.word	0x080109a5
 8010940:	08010921 	.word	0x08010921
 8010944:	08010921 	.word	0x08010921
 8010948:	08010921 	.word	0x08010921
 801094c:	08010921 	.word	0x08010921
 8010950:	080109a5 	.word	0x080109a5
 8010954:	08010921 	.word	0x08010921
 8010958:	08010921 	.word	0x08010921
 801095c:	08010921 	.word	0x08010921
 8010960:	08010921 	.word	0x08010921
 8010964:	08010ab3 	.word	0x08010ab3
 8010968:	080109d5 	.word	0x080109d5
 801096c:	08010a95 	.word	0x08010a95
 8010970:	08010921 	.word	0x08010921
 8010974:	08010921 	.word	0x08010921
 8010978:	08010ad5 	.word	0x08010ad5
 801097c:	08010921 	.word	0x08010921
 8010980:	080109d5 	.word	0x080109d5
 8010984:	08010921 	.word	0x08010921
 8010988:	08010921 	.word	0x08010921
 801098c:	08010a9d 	.word	0x08010a9d
 8010990:	682b      	ldr	r3, [r5, #0]
 8010992:	1d1a      	adds	r2, r3, #4
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	602a      	str	r2, [r5, #0]
 8010998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801099c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80109a0:	2301      	movs	r3, #1
 80109a2:	e0a4      	b.n	8010aee <_printf_i+0x1f6>
 80109a4:	6820      	ldr	r0, [r4, #0]
 80109a6:	6829      	ldr	r1, [r5, #0]
 80109a8:	0606      	lsls	r6, r0, #24
 80109aa:	f101 0304 	add.w	r3, r1, #4
 80109ae:	d50a      	bpl.n	80109c6 <_printf_i+0xce>
 80109b0:	680e      	ldr	r6, [r1, #0]
 80109b2:	602b      	str	r3, [r5, #0]
 80109b4:	2e00      	cmp	r6, #0
 80109b6:	da03      	bge.n	80109c0 <_printf_i+0xc8>
 80109b8:	232d      	movs	r3, #45	; 0x2d
 80109ba:	4276      	negs	r6, r6
 80109bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80109c0:	230a      	movs	r3, #10
 80109c2:	485e      	ldr	r0, [pc, #376]	; (8010b3c <_printf_i+0x244>)
 80109c4:	e019      	b.n	80109fa <_printf_i+0x102>
 80109c6:	680e      	ldr	r6, [r1, #0]
 80109c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80109cc:	602b      	str	r3, [r5, #0]
 80109ce:	bf18      	it	ne
 80109d0:	b236      	sxthne	r6, r6
 80109d2:	e7ef      	b.n	80109b4 <_printf_i+0xbc>
 80109d4:	682b      	ldr	r3, [r5, #0]
 80109d6:	6820      	ldr	r0, [r4, #0]
 80109d8:	1d19      	adds	r1, r3, #4
 80109da:	6029      	str	r1, [r5, #0]
 80109dc:	0601      	lsls	r1, r0, #24
 80109de:	d501      	bpl.n	80109e4 <_printf_i+0xec>
 80109e0:	681e      	ldr	r6, [r3, #0]
 80109e2:	e002      	b.n	80109ea <_printf_i+0xf2>
 80109e4:	0646      	lsls	r6, r0, #25
 80109e6:	d5fb      	bpl.n	80109e0 <_printf_i+0xe8>
 80109e8:	881e      	ldrh	r6, [r3, #0]
 80109ea:	2f6f      	cmp	r7, #111	; 0x6f
 80109ec:	bf0c      	ite	eq
 80109ee:	2308      	moveq	r3, #8
 80109f0:	230a      	movne	r3, #10
 80109f2:	4852      	ldr	r0, [pc, #328]	; (8010b3c <_printf_i+0x244>)
 80109f4:	2100      	movs	r1, #0
 80109f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80109fa:	6865      	ldr	r5, [r4, #4]
 80109fc:	2d00      	cmp	r5, #0
 80109fe:	bfa8      	it	ge
 8010a00:	6821      	ldrge	r1, [r4, #0]
 8010a02:	60a5      	str	r5, [r4, #8]
 8010a04:	bfa4      	itt	ge
 8010a06:	f021 0104 	bicge.w	r1, r1, #4
 8010a0a:	6021      	strge	r1, [r4, #0]
 8010a0c:	b90e      	cbnz	r6, 8010a12 <_printf_i+0x11a>
 8010a0e:	2d00      	cmp	r5, #0
 8010a10:	d04d      	beq.n	8010aae <_printf_i+0x1b6>
 8010a12:	4615      	mov	r5, r2
 8010a14:	fbb6 f1f3 	udiv	r1, r6, r3
 8010a18:	fb03 6711 	mls	r7, r3, r1, r6
 8010a1c:	5dc7      	ldrb	r7, [r0, r7]
 8010a1e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010a22:	4637      	mov	r7, r6
 8010a24:	42bb      	cmp	r3, r7
 8010a26:	460e      	mov	r6, r1
 8010a28:	d9f4      	bls.n	8010a14 <_printf_i+0x11c>
 8010a2a:	2b08      	cmp	r3, #8
 8010a2c:	d10b      	bne.n	8010a46 <_printf_i+0x14e>
 8010a2e:	6823      	ldr	r3, [r4, #0]
 8010a30:	07de      	lsls	r6, r3, #31
 8010a32:	d508      	bpl.n	8010a46 <_printf_i+0x14e>
 8010a34:	6923      	ldr	r3, [r4, #16]
 8010a36:	6861      	ldr	r1, [r4, #4]
 8010a38:	4299      	cmp	r1, r3
 8010a3a:	bfde      	ittt	le
 8010a3c:	2330      	movle	r3, #48	; 0x30
 8010a3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010a42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010a46:	1b52      	subs	r2, r2, r5
 8010a48:	6122      	str	r2, [r4, #16]
 8010a4a:	464b      	mov	r3, r9
 8010a4c:	4621      	mov	r1, r4
 8010a4e:	4640      	mov	r0, r8
 8010a50:	f8cd a000 	str.w	sl, [sp]
 8010a54:	aa03      	add	r2, sp, #12
 8010a56:	f7ff fedf 	bl	8010818 <_printf_common>
 8010a5a:	3001      	adds	r0, #1
 8010a5c:	d14c      	bne.n	8010af8 <_printf_i+0x200>
 8010a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8010a62:	b004      	add	sp, #16
 8010a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a68:	4834      	ldr	r0, [pc, #208]	; (8010b3c <_printf_i+0x244>)
 8010a6a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010a6e:	6829      	ldr	r1, [r5, #0]
 8010a70:	6823      	ldr	r3, [r4, #0]
 8010a72:	f851 6b04 	ldr.w	r6, [r1], #4
 8010a76:	6029      	str	r1, [r5, #0]
 8010a78:	061d      	lsls	r5, r3, #24
 8010a7a:	d514      	bpl.n	8010aa6 <_printf_i+0x1ae>
 8010a7c:	07df      	lsls	r7, r3, #31
 8010a7e:	bf44      	itt	mi
 8010a80:	f043 0320 	orrmi.w	r3, r3, #32
 8010a84:	6023      	strmi	r3, [r4, #0]
 8010a86:	b91e      	cbnz	r6, 8010a90 <_printf_i+0x198>
 8010a88:	6823      	ldr	r3, [r4, #0]
 8010a8a:	f023 0320 	bic.w	r3, r3, #32
 8010a8e:	6023      	str	r3, [r4, #0]
 8010a90:	2310      	movs	r3, #16
 8010a92:	e7af      	b.n	80109f4 <_printf_i+0xfc>
 8010a94:	6823      	ldr	r3, [r4, #0]
 8010a96:	f043 0320 	orr.w	r3, r3, #32
 8010a9a:	6023      	str	r3, [r4, #0]
 8010a9c:	2378      	movs	r3, #120	; 0x78
 8010a9e:	4828      	ldr	r0, [pc, #160]	; (8010b40 <_printf_i+0x248>)
 8010aa0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010aa4:	e7e3      	b.n	8010a6e <_printf_i+0x176>
 8010aa6:	0659      	lsls	r1, r3, #25
 8010aa8:	bf48      	it	mi
 8010aaa:	b2b6      	uxthmi	r6, r6
 8010aac:	e7e6      	b.n	8010a7c <_printf_i+0x184>
 8010aae:	4615      	mov	r5, r2
 8010ab0:	e7bb      	b.n	8010a2a <_printf_i+0x132>
 8010ab2:	682b      	ldr	r3, [r5, #0]
 8010ab4:	6826      	ldr	r6, [r4, #0]
 8010ab6:	1d18      	adds	r0, r3, #4
 8010ab8:	6961      	ldr	r1, [r4, #20]
 8010aba:	6028      	str	r0, [r5, #0]
 8010abc:	0635      	lsls	r5, r6, #24
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	d501      	bpl.n	8010ac6 <_printf_i+0x1ce>
 8010ac2:	6019      	str	r1, [r3, #0]
 8010ac4:	e002      	b.n	8010acc <_printf_i+0x1d4>
 8010ac6:	0670      	lsls	r0, r6, #25
 8010ac8:	d5fb      	bpl.n	8010ac2 <_printf_i+0x1ca>
 8010aca:	8019      	strh	r1, [r3, #0]
 8010acc:	2300      	movs	r3, #0
 8010ace:	4615      	mov	r5, r2
 8010ad0:	6123      	str	r3, [r4, #16]
 8010ad2:	e7ba      	b.n	8010a4a <_printf_i+0x152>
 8010ad4:	682b      	ldr	r3, [r5, #0]
 8010ad6:	2100      	movs	r1, #0
 8010ad8:	1d1a      	adds	r2, r3, #4
 8010ada:	602a      	str	r2, [r5, #0]
 8010adc:	681d      	ldr	r5, [r3, #0]
 8010ade:	6862      	ldr	r2, [r4, #4]
 8010ae0:	4628      	mov	r0, r5
 8010ae2:	f000 ffe9 	bl	8011ab8 <memchr>
 8010ae6:	b108      	cbz	r0, 8010aec <_printf_i+0x1f4>
 8010ae8:	1b40      	subs	r0, r0, r5
 8010aea:	6060      	str	r0, [r4, #4]
 8010aec:	6863      	ldr	r3, [r4, #4]
 8010aee:	6123      	str	r3, [r4, #16]
 8010af0:	2300      	movs	r3, #0
 8010af2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010af6:	e7a8      	b.n	8010a4a <_printf_i+0x152>
 8010af8:	462a      	mov	r2, r5
 8010afa:	4649      	mov	r1, r9
 8010afc:	4640      	mov	r0, r8
 8010afe:	6923      	ldr	r3, [r4, #16]
 8010b00:	47d0      	blx	sl
 8010b02:	3001      	adds	r0, #1
 8010b04:	d0ab      	beq.n	8010a5e <_printf_i+0x166>
 8010b06:	6823      	ldr	r3, [r4, #0]
 8010b08:	079b      	lsls	r3, r3, #30
 8010b0a:	d413      	bmi.n	8010b34 <_printf_i+0x23c>
 8010b0c:	68e0      	ldr	r0, [r4, #12]
 8010b0e:	9b03      	ldr	r3, [sp, #12]
 8010b10:	4298      	cmp	r0, r3
 8010b12:	bfb8      	it	lt
 8010b14:	4618      	movlt	r0, r3
 8010b16:	e7a4      	b.n	8010a62 <_printf_i+0x16a>
 8010b18:	2301      	movs	r3, #1
 8010b1a:	4632      	mov	r2, r6
 8010b1c:	4649      	mov	r1, r9
 8010b1e:	4640      	mov	r0, r8
 8010b20:	47d0      	blx	sl
 8010b22:	3001      	adds	r0, #1
 8010b24:	d09b      	beq.n	8010a5e <_printf_i+0x166>
 8010b26:	3501      	adds	r5, #1
 8010b28:	68e3      	ldr	r3, [r4, #12]
 8010b2a:	9903      	ldr	r1, [sp, #12]
 8010b2c:	1a5b      	subs	r3, r3, r1
 8010b2e:	42ab      	cmp	r3, r5
 8010b30:	dcf2      	bgt.n	8010b18 <_printf_i+0x220>
 8010b32:	e7eb      	b.n	8010b0c <_printf_i+0x214>
 8010b34:	2500      	movs	r5, #0
 8010b36:	f104 0619 	add.w	r6, r4, #25
 8010b3a:	e7f5      	b.n	8010b28 <_printf_i+0x230>
 8010b3c:	080135b6 	.word	0x080135b6
 8010b40:	080135c7 	.word	0x080135c7

08010b44 <siprintf>:
 8010b44:	b40e      	push	{r1, r2, r3}
 8010b46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010b4a:	b500      	push	{lr}
 8010b4c:	b09c      	sub	sp, #112	; 0x70
 8010b4e:	ab1d      	add	r3, sp, #116	; 0x74
 8010b50:	9002      	str	r0, [sp, #8]
 8010b52:	9006      	str	r0, [sp, #24]
 8010b54:	9107      	str	r1, [sp, #28]
 8010b56:	9104      	str	r1, [sp, #16]
 8010b58:	4808      	ldr	r0, [pc, #32]	; (8010b7c <siprintf+0x38>)
 8010b5a:	4909      	ldr	r1, [pc, #36]	; (8010b80 <siprintf+0x3c>)
 8010b5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b60:	9105      	str	r1, [sp, #20]
 8010b62:	6800      	ldr	r0, [r0, #0]
 8010b64:	a902      	add	r1, sp, #8
 8010b66:	9301      	str	r3, [sp, #4]
 8010b68:	f001 fc90 	bl	801248c <_svfiprintf_r>
 8010b6c:	2200      	movs	r2, #0
 8010b6e:	9b02      	ldr	r3, [sp, #8]
 8010b70:	701a      	strb	r2, [r3, #0]
 8010b72:	b01c      	add	sp, #112	; 0x70
 8010b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b78:	b003      	add	sp, #12
 8010b7a:	4770      	bx	lr
 8010b7c:	20000424 	.word	0x20000424
 8010b80:	ffff0208 	.word	0xffff0208

08010b84 <strtok>:
 8010b84:	4b16      	ldr	r3, [pc, #88]	; (8010be0 <strtok+0x5c>)
 8010b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b8a:	681f      	ldr	r7, [r3, #0]
 8010b8c:	4605      	mov	r5, r0
 8010b8e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8010b90:	460e      	mov	r6, r1
 8010b92:	b9ec      	cbnz	r4, 8010bd0 <strtok+0x4c>
 8010b94:	2050      	movs	r0, #80	; 0x50
 8010b96:	f000 ff87 	bl	8011aa8 <malloc>
 8010b9a:	4602      	mov	r2, r0
 8010b9c:	65b8      	str	r0, [r7, #88]	; 0x58
 8010b9e:	b920      	cbnz	r0, 8010baa <strtok+0x26>
 8010ba0:	2157      	movs	r1, #87	; 0x57
 8010ba2:	4b10      	ldr	r3, [pc, #64]	; (8010be4 <strtok+0x60>)
 8010ba4:	4810      	ldr	r0, [pc, #64]	; (8010be8 <strtok+0x64>)
 8010ba6:	f000 f8cf 	bl	8010d48 <__assert_func>
 8010baa:	e9c0 4400 	strd	r4, r4, [r0]
 8010bae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8010bb2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8010bb6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8010bba:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8010bbe:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8010bc2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8010bc6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8010bca:	6184      	str	r4, [r0, #24]
 8010bcc:	7704      	strb	r4, [r0, #28]
 8010bce:	6244      	str	r4, [r0, #36]	; 0x24
 8010bd0:	4631      	mov	r1, r6
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bdc:	f000 b806 	b.w	8010bec <__strtok_r>
 8010be0:	20000424 	.word	0x20000424
 8010be4:	080135d8 	.word	0x080135d8
 8010be8:	080135ef 	.word	0x080135ef

08010bec <__strtok_r>:
 8010bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bee:	b908      	cbnz	r0, 8010bf4 <__strtok_r+0x8>
 8010bf0:	6810      	ldr	r0, [r2, #0]
 8010bf2:	b188      	cbz	r0, 8010c18 <__strtok_r+0x2c>
 8010bf4:	4604      	mov	r4, r0
 8010bf6:	460f      	mov	r7, r1
 8010bf8:	4620      	mov	r0, r4
 8010bfa:	f814 5b01 	ldrb.w	r5, [r4], #1
 8010bfe:	f817 6b01 	ldrb.w	r6, [r7], #1
 8010c02:	b91e      	cbnz	r6, 8010c0c <__strtok_r+0x20>
 8010c04:	b965      	cbnz	r5, 8010c20 <__strtok_r+0x34>
 8010c06:	4628      	mov	r0, r5
 8010c08:	6015      	str	r5, [r2, #0]
 8010c0a:	e005      	b.n	8010c18 <__strtok_r+0x2c>
 8010c0c:	42b5      	cmp	r5, r6
 8010c0e:	d1f6      	bne.n	8010bfe <__strtok_r+0x12>
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d1f0      	bne.n	8010bf6 <__strtok_r+0xa>
 8010c14:	6014      	str	r4, [r2, #0]
 8010c16:	7003      	strb	r3, [r0, #0]
 8010c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c1a:	461c      	mov	r4, r3
 8010c1c:	e00c      	b.n	8010c38 <__strtok_r+0x4c>
 8010c1e:	b915      	cbnz	r5, 8010c26 <__strtok_r+0x3a>
 8010c20:	460e      	mov	r6, r1
 8010c22:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010c26:	f816 5b01 	ldrb.w	r5, [r6], #1
 8010c2a:	42ab      	cmp	r3, r5
 8010c2c:	d1f7      	bne.n	8010c1e <__strtok_r+0x32>
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d0f3      	beq.n	8010c1a <__strtok_r+0x2e>
 8010c32:	2300      	movs	r3, #0
 8010c34:	f804 3c01 	strb.w	r3, [r4, #-1]
 8010c38:	6014      	str	r4, [r2, #0]
 8010c3a:	e7ed      	b.n	8010c18 <__strtok_r+0x2c>

08010c3c <_strtol_l.constprop.0>:
 8010c3c:	2b01      	cmp	r3, #1
 8010c3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c42:	4680      	mov	r8, r0
 8010c44:	d001      	beq.n	8010c4a <_strtol_l.constprop.0+0xe>
 8010c46:	2b24      	cmp	r3, #36	; 0x24
 8010c48:	d906      	bls.n	8010c58 <_strtol_l.constprop.0+0x1c>
 8010c4a:	f7ff fae9 	bl	8010220 <__errno>
 8010c4e:	2316      	movs	r3, #22
 8010c50:	6003      	str	r3, [r0, #0]
 8010c52:	2000      	movs	r0, #0
 8010c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c58:	460d      	mov	r5, r1
 8010c5a:	4f35      	ldr	r7, [pc, #212]	; (8010d30 <_strtol_l.constprop.0+0xf4>)
 8010c5c:	4628      	mov	r0, r5
 8010c5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010c62:	5de6      	ldrb	r6, [r4, r7]
 8010c64:	f016 0608 	ands.w	r6, r6, #8
 8010c68:	d1f8      	bne.n	8010c5c <_strtol_l.constprop.0+0x20>
 8010c6a:	2c2d      	cmp	r4, #45	; 0x2d
 8010c6c:	d12f      	bne.n	8010cce <_strtol_l.constprop.0+0x92>
 8010c6e:	2601      	movs	r6, #1
 8010c70:	782c      	ldrb	r4, [r5, #0]
 8010c72:	1c85      	adds	r5, r0, #2
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d057      	beq.n	8010d28 <_strtol_l.constprop.0+0xec>
 8010c78:	2b10      	cmp	r3, #16
 8010c7a:	d109      	bne.n	8010c90 <_strtol_l.constprop.0+0x54>
 8010c7c:	2c30      	cmp	r4, #48	; 0x30
 8010c7e:	d107      	bne.n	8010c90 <_strtol_l.constprop.0+0x54>
 8010c80:	7828      	ldrb	r0, [r5, #0]
 8010c82:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8010c86:	2858      	cmp	r0, #88	; 0x58
 8010c88:	d149      	bne.n	8010d1e <_strtol_l.constprop.0+0xe2>
 8010c8a:	2310      	movs	r3, #16
 8010c8c:	786c      	ldrb	r4, [r5, #1]
 8010c8e:	3502      	adds	r5, #2
 8010c90:	2700      	movs	r7, #0
 8010c92:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8010c96:	f10e 3eff 	add.w	lr, lr, #4294967295
 8010c9a:	fbbe f9f3 	udiv	r9, lr, r3
 8010c9e:	4638      	mov	r0, r7
 8010ca0:	fb03 ea19 	mls	sl, r3, r9, lr
 8010ca4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010ca8:	f1bc 0f09 	cmp.w	ip, #9
 8010cac:	d814      	bhi.n	8010cd8 <_strtol_l.constprop.0+0x9c>
 8010cae:	4664      	mov	r4, ip
 8010cb0:	42a3      	cmp	r3, r4
 8010cb2:	dd22      	ble.n	8010cfa <_strtol_l.constprop.0+0xbe>
 8010cb4:	2f00      	cmp	r7, #0
 8010cb6:	db1d      	blt.n	8010cf4 <_strtol_l.constprop.0+0xb8>
 8010cb8:	4581      	cmp	r9, r0
 8010cba:	d31b      	bcc.n	8010cf4 <_strtol_l.constprop.0+0xb8>
 8010cbc:	d101      	bne.n	8010cc2 <_strtol_l.constprop.0+0x86>
 8010cbe:	45a2      	cmp	sl, r4
 8010cc0:	db18      	blt.n	8010cf4 <_strtol_l.constprop.0+0xb8>
 8010cc2:	2701      	movs	r7, #1
 8010cc4:	fb00 4003 	mla	r0, r0, r3, r4
 8010cc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010ccc:	e7ea      	b.n	8010ca4 <_strtol_l.constprop.0+0x68>
 8010cce:	2c2b      	cmp	r4, #43	; 0x2b
 8010cd0:	bf04      	itt	eq
 8010cd2:	782c      	ldrbeq	r4, [r5, #0]
 8010cd4:	1c85      	addeq	r5, r0, #2
 8010cd6:	e7cd      	b.n	8010c74 <_strtol_l.constprop.0+0x38>
 8010cd8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010cdc:	f1bc 0f19 	cmp.w	ip, #25
 8010ce0:	d801      	bhi.n	8010ce6 <_strtol_l.constprop.0+0xaa>
 8010ce2:	3c37      	subs	r4, #55	; 0x37
 8010ce4:	e7e4      	b.n	8010cb0 <_strtol_l.constprop.0+0x74>
 8010ce6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010cea:	f1bc 0f19 	cmp.w	ip, #25
 8010cee:	d804      	bhi.n	8010cfa <_strtol_l.constprop.0+0xbe>
 8010cf0:	3c57      	subs	r4, #87	; 0x57
 8010cf2:	e7dd      	b.n	8010cb0 <_strtol_l.constprop.0+0x74>
 8010cf4:	f04f 37ff 	mov.w	r7, #4294967295
 8010cf8:	e7e6      	b.n	8010cc8 <_strtol_l.constprop.0+0x8c>
 8010cfa:	2f00      	cmp	r7, #0
 8010cfc:	da07      	bge.n	8010d0e <_strtol_l.constprop.0+0xd2>
 8010cfe:	2322      	movs	r3, #34	; 0x22
 8010d00:	4670      	mov	r0, lr
 8010d02:	f8c8 3000 	str.w	r3, [r8]
 8010d06:	2a00      	cmp	r2, #0
 8010d08:	d0a4      	beq.n	8010c54 <_strtol_l.constprop.0+0x18>
 8010d0a:	1e69      	subs	r1, r5, #1
 8010d0c:	e005      	b.n	8010d1a <_strtol_l.constprop.0+0xde>
 8010d0e:	b106      	cbz	r6, 8010d12 <_strtol_l.constprop.0+0xd6>
 8010d10:	4240      	negs	r0, r0
 8010d12:	2a00      	cmp	r2, #0
 8010d14:	d09e      	beq.n	8010c54 <_strtol_l.constprop.0+0x18>
 8010d16:	2f00      	cmp	r7, #0
 8010d18:	d1f7      	bne.n	8010d0a <_strtol_l.constprop.0+0xce>
 8010d1a:	6011      	str	r1, [r2, #0]
 8010d1c:	e79a      	b.n	8010c54 <_strtol_l.constprop.0+0x18>
 8010d1e:	2430      	movs	r4, #48	; 0x30
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d1b5      	bne.n	8010c90 <_strtol_l.constprop.0+0x54>
 8010d24:	2308      	movs	r3, #8
 8010d26:	e7b3      	b.n	8010c90 <_strtol_l.constprop.0+0x54>
 8010d28:	2c30      	cmp	r4, #48	; 0x30
 8010d2a:	d0a9      	beq.n	8010c80 <_strtol_l.constprop.0+0x44>
 8010d2c:	230a      	movs	r3, #10
 8010d2e:	e7af      	b.n	8010c90 <_strtol_l.constprop.0+0x54>
 8010d30:	08013689 	.word	0x08013689

08010d34 <strtol>:
 8010d34:	4613      	mov	r3, r2
 8010d36:	460a      	mov	r2, r1
 8010d38:	4601      	mov	r1, r0
 8010d3a:	4802      	ldr	r0, [pc, #8]	; (8010d44 <strtol+0x10>)
 8010d3c:	6800      	ldr	r0, [r0, #0]
 8010d3e:	f7ff bf7d 	b.w	8010c3c <_strtol_l.constprop.0>
 8010d42:	bf00      	nop
 8010d44:	20000424 	.word	0x20000424

08010d48 <__assert_func>:
 8010d48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010d4a:	4614      	mov	r4, r2
 8010d4c:	461a      	mov	r2, r3
 8010d4e:	4b09      	ldr	r3, [pc, #36]	; (8010d74 <__assert_func+0x2c>)
 8010d50:	4605      	mov	r5, r0
 8010d52:	681b      	ldr	r3, [r3, #0]
 8010d54:	68d8      	ldr	r0, [r3, #12]
 8010d56:	b14c      	cbz	r4, 8010d6c <__assert_func+0x24>
 8010d58:	4b07      	ldr	r3, [pc, #28]	; (8010d78 <__assert_func+0x30>)
 8010d5a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010d5e:	9100      	str	r1, [sp, #0]
 8010d60:	462b      	mov	r3, r5
 8010d62:	4906      	ldr	r1, [pc, #24]	; (8010d7c <__assert_func+0x34>)
 8010d64:	f000 fe8a 	bl	8011a7c <fiprintf>
 8010d68:	f001 feb8 	bl	8012adc <abort>
 8010d6c:	4b04      	ldr	r3, [pc, #16]	; (8010d80 <__assert_func+0x38>)
 8010d6e:	461c      	mov	r4, r3
 8010d70:	e7f3      	b.n	8010d5a <__assert_func+0x12>
 8010d72:	bf00      	nop
 8010d74:	20000424 	.word	0x20000424
 8010d78:	0801364c 	.word	0x0801364c
 8010d7c:	08013659 	.word	0x08013659
 8010d80:	08013687 	.word	0x08013687

08010d84 <quorem>:
 8010d84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d88:	6903      	ldr	r3, [r0, #16]
 8010d8a:	690c      	ldr	r4, [r1, #16]
 8010d8c:	4607      	mov	r7, r0
 8010d8e:	42a3      	cmp	r3, r4
 8010d90:	f2c0 8082 	blt.w	8010e98 <quorem+0x114>
 8010d94:	3c01      	subs	r4, #1
 8010d96:	f100 0514 	add.w	r5, r0, #20
 8010d9a:	f101 0814 	add.w	r8, r1, #20
 8010d9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010da2:	9301      	str	r3, [sp, #4]
 8010da4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010da8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010dac:	3301      	adds	r3, #1
 8010dae:	429a      	cmp	r2, r3
 8010db0:	fbb2 f6f3 	udiv	r6, r2, r3
 8010db4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010db8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010dbc:	d331      	bcc.n	8010e22 <quorem+0x9e>
 8010dbe:	f04f 0e00 	mov.w	lr, #0
 8010dc2:	4640      	mov	r0, r8
 8010dc4:	46ac      	mov	ip, r5
 8010dc6:	46f2      	mov	sl, lr
 8010dc8:	f850 2b04 	ldr.w	r2, [r0], #4
 8010dcc:	b293      	uxth	r3, r2
 8010dce:	fb06 e303 	mla	r3, r6, r3, lr
 8010dd2:	0c12      	lsrs	r2, r2, #16
 8010dd4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010dd8:	b29b      	uxth	r3, r3
 8010dda:	fb06 e202 	mla	r2, r6, r2, lr
 8010dde:	ebaa 0303 	sub.w	r3, sl, r3
 8010de2:	f8dc a000 	ldr.w	sl, [ip]
 8010de6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010dea:	fa1f fa8a 	uxth.w	sl, sl
 8010dee:	4453      	add	r3, sl
 8010df0:	f8dc a000 	ldr.w	sl, [ip]
 8010df4:	b292      	uxth	r2, r2
 8010df6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010dfa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010dfe:	b29b      	uxth	r3, r3
 8010e00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010e04:	4581      	cmp	r9, r0
 8010e06:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010e0a:	f84c 3b04 	str.w	r3, [ip], #4
 8010e0e:	d2db      	bcs.n	8010dc8 <quorem+0x44>
 8010e10:	f855 300b 	ldr.w	r3, [r5, fp]
 8010e14:	b92b      	cbnz	r3, 8010e22 <quorem+0x9e>
 8010e16:	9b01      	ldr	r3, [sp, #4]
 8010e18:	3b04      	subs	r3, #4
 8010e1a:	429d      	cmp	r5, r3
 8010e1c:	461a      	mov	r2, r3
 8010e1e:	d32f      	bcc.n	8010e80 <quorem+0xfc>
 8010e20:	613c      	str	r4, [r7, #16]
 8010e22:	4638      	mov	r0, r7
 8010e24:	f001 f8e2 	bl	8011fec <__mcmp>
 8010e28:	2800      	cmp	r0, #0
 8010e2a:	db25      	blt.n	8010e78 <quorem+0xf4>
 8010e2c:	4628      	mov	r0, r5
 8010e2e:	f04f 0c00 	mov.w	ip, #0
 8010e32:	3601      	adds	r6, #1
 8010e34:	f858 1b04 	ldr.w	r1, [r8], #4
 8010e38:	f8d0 e000 	ldr.w	lr, [r0]
 8010e3c:	b28b      	uxth	r3, r1
 8010e3e:	ebac 0303 	sub.w	r3, ip, r3
 8010e42:	fa1f f28e 	uxth.w	r2, lr
 8010e46:	4413      	add	r3, r2
 8010e48:	0c0a      	lsrs	r2, r1, #16
 8010e4a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010e4e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010e52:	b29b      	uxth	r3, r3
 8010e54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010e58:	45c1      	cmp	r9, r8
 8010e5a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010e5e:	f840 3b04 	str.w	r3, [r0], #4
 8010e62:	d2e7      	bcs.n	8010e34 <quorem+0xb0>
 8010e64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010e68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010e6c:	b922      	cbnz	r2, 8010e78 <quorem+0xf4>
 8010e6e:	3b04      	subs	r3, #4
 8010e70:	429d      	cmp	r5, r3
 8010e72:	461a      	mov	r2, r3
 8010e74:	d30a      	bcc.n	8010e8c <quorem+0x108>
 8010e76:	613c      	str	r4, [r7, #16]
 8010e78:	4630      	mov	r0, r6
 8010e7a:	b003      	add	sp, #12
 8010e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e80:	6812      	ldr	r2, [r2, #0]
 8010e82:	3b04      	subs	r3, #4
 8010e84:	2a00      	cmp	r2, #0
 8010e86:	d1cb      	bne.n	8010e20 <quorem+0x9c>
 8010e88:	3c01      	subs	r4, #1
 8010e8a:	e7c6      	b.n	8010e1a <quorem+0x96>
 8010e8c:	6812      	ldr	r2, [r2, #0]
 8010e8e:	3b04      	subs	r3, #4
 8010e90:	2a00      	cmp	r2, #0
 8010e92:	d1f0      	bne.n	8010e76 <quorem+0xf2>
 8010e94:	3c01      	subs	r4, #1
 8010e96:	e7eb      	b.n	8010e70 <quorem+0xec>
 8010e98:	2000      	movs	r0, #0
 8010e9a:	e7ee      	b.n	8010e7a <quorem+0xf6>
 8010e9c:	0000      	movs	r0, r0
	...

08010ea0 <_dtoa_r>:
 8010ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ea4:	4616      	mov	r6, r2
 8010ea6:	461f      	mov	r7, r3
 8010ea8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010eaa:	b099      	sub	sp, #100	; 0x64
 8010eac:	4605      	mov	r5, r0
 8010eae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010eb2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8010eb6:	b974      	cbnz	r4, 8010ed6 <_dtoa_r+0x36>
 8010eb8:	2010      	movs	r0, #16
 8010eba:	f000 fdf5 	bl	8011aa8 <malloc>
 8010ebe:	4602      	mov	r2, r0
 8010ec0:	6268      	str	r0, [r5, #36]	; 0x24
 8010ec2:	b920      	cbnz	r0, 8010ece <_dtoa_r+0x2e>
 8010ec4:	21ea      	movs	r1, #234	; 0xea
 8010ec6:	4ba8      	ldr	r3, [pc, #672]	; (8011168 <_dtoa_r+0x2c8>)
 8010ec8:	48a8      	ldr	r0, [pc, #672]	; (801116c <_dtoa_r+0x2cc>)
 8010eca:	f7ff ff3d 	bl	8010d48 <__assert_func>
 8010ece:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010ed2:	6004      	str	r4, [r0, #0]
 8010ed4:	60c4      	str	r4, [r0, #12]
 8010ed6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010ed8:	6819      	ldr	r1, [r3, #0]
 8010eda:	b151      	cbz	r1, 8010ef2 <_dtoa_r+0x52>
 8010edc:	685a      	ldr	r2, [r3, #4]
 8010ede:	2301      	movs	r3, #1
 8010ee0:	4093      	lsls	r3, r2
 8010ee2:	604a      	str	r2, [r1, #4]
 8010ee4:	608b      	str	r3, [r1, #8]
 8010ee6:	4628      	mov	r0, r5
 8010ee8:	f000 fe42 	bl	8011b70 <_Bfree>
 8010eec:	2200      	movs	r2, #0
 8010eee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010ef0:	601a      	str	r2, [r3, #0]
 8010ef2:	1e3b      	subs	r3, r7, #0
 8010ef4:	bfaf      	iteee	ge
 8010ef6:	2300      	movge	r3, #0
 8010ef8:	2201      	movlt	r2, #1
 8010efa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010efe:	9305      	strlt	r3, [sp, #20]
 8010f00:	bfa8      	it	ge
 8010f02:	f8c8 3000 	strge.w	r3, [r8]
 8010f06:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8010f0a:	4b99      	ldr	r3, [pc, #612]	; (8011170 <_dtoa_r+0x2d0>)
 8010f0c:	bfb8      	it	lt
 8010f0e:	f8c8 2000 	strlt.w	r2, [r8]
 8010f12:	ea33 0309 	bics.w	r3, r3, r9
 8010f16:	d119      	bne.n	8010f4c <_dtoa_r+0xac>
 8010f18:	f242 730f 	movw	r3, #9999	; 0x270f
 8010f1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010f1e:	6013      	str	r3, [r2, #0]
 8010f20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010f24:	4333      	orrs	r3, r6
 8010f26:	f000 857f 	beq.w	8011a28 <_dtoa_r+0xb88>
 8010f2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010f2c:	b953      	cbnz	r3, 8010f44 <_dtoa_r+0xa4>
 8010f2e:	4b91      	ldr	r3, [pc, #580]	; (8011174 <_dtoa_r+0x2d4>)
 8010f30:	e022      	b.n	8010f78 <_dtoa_r+0xd8>
 8010f32:	4b91      	ldr	r3, [pc, #580]	; (8011178 <_dtoa_r+0x2d8>)
 8010f34:	9303      	str	r3, [sp, #12]
 8010f36:	3308      	adds	r3, #8
 8010f38:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8010f3a:	6013      	str	r3, [r2, #0]
 8010f3c:	9803      	ldr	r0, [sp, #12]
 8010f3e:	b019      	add	sp, #100	; 0x64
 8010f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f44:	4b8b      	ldr	r3, [pc, #556]	; (8011174 <_dtoa_r+0x2d4>)
 8010f46:	9303      	str	r3, [sp, #12]
 8010f48:	3303      	adds	r3, #3
 8010f4a:	e7f5      	b.n	8010f38 <_dtoa_r+0x98>
 8010f4c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010f50:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8010f54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010f58:	2200      	movs	r2, #0
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	f7ef fd90 	bl	8000a80 <__aeabi_dcmpeq>
 8010f60:	4680      	mov	r8, r0
 8010f62:	b158      	cbz	r0, 8010f7c <_dtoa_r+0xdc>
 8010f64:	2301      	movs	r3, #1
 8010f66:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010f68:	6013      	str	r3, [r2, #0]
 8010f6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	f000 8558 	beq.w	8011a22 <_dtoa_r+0xb82>
 8010f72:	4882      	ldr	r0, [pc, #520]	; (801117c <_dtoa_r+0x2dc>)
 8010f74:	6018      	str	r0, [r3, #0]
 8010f76:	1e43      	subs	r3, r0, #1
 8010f78:	9303      	str	r3, [sp, #12]
 8010f7a:	e7df      	b.n	8010f3c <_dtoa_r+0x9c>
 8010f7c:	ab16      	add	r3, sp, #88	; 0x58
 8010f7e:	9301      	str	r3, [sp, #4]
 8010f80:	ab17      	add	r3, sp, #92	; 0x5c
 8010f82:	9300      	str	r3, [sp, #0]
 8010f84:	4628      	mov	r0, r5
 8010f86:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010f8a:	f001 f8d7 	bl	801213c <__d2b>
 8010f8e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010f92:	4683      	mov	fp, r0
 8010f94:	2c00      	cmp	r4, #0
 8010f96:	d07f      	beq.n	8011098 <_dtoa_r+0x1f8>
 8010f98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010f9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f9e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8010fa2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010fa6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8010faa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8010fae:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	4b72      	ldr	r3, [pc, #456]	; (8011180 <_dtoa_r+0x2e0>)
 8010fb6:	f7ef f943 	bl	8000240 <__aeabi_dsub>
 8010fba:	a365      	add	r3, pc, #404	; (adr r3, 8011150 <_dtoa_r+0x2b0>)
 8010fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fc0:	f7ef faf6 	bl	80005b0 <__aeabi_dmul>
 8010fc4:	a364      	add	r3, pc, #400	; (adr r3, 8011158 <_dtoa_r+0x2b8>)
 8010fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fca:	f7ef f93b 	bl	8000244 <__adddf3>
 8010fce:	4606      	mov	r6, r0
 8010fd0:	4620      	mov	r0, r4
 8010fd2:	460f      	mov	r7, r1
 8010fd4:	f7ef fa82 	bl	80004dc <__aeabi_i2d>
 8010fd8:	a361      	add	r3, pc, #388	; (adr r3, 8011160 <_dtoa_r+0x2c0>)
 8010fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fde:	f7ef fae7 	bl	80005b0 <__aeabi_dmul>
 8010fe2:	4602      	mov	r2, r0
 8010fe4:	460b      	mov	r3, r1
 8010fe6:	4630      	mov	r0, r6
 8010fe8:	4639      	mov	r1, r7
 8010fea:	f7ef f92b 	bl	8000244 <__adddf3>
 8010fee:	4606      	mov	r6, r0
 8010ff0:	460f      	mov	r7, r1
 8010ff2:	f7ef fd8d 	bl	8000b10 <__aeabi_d2iz>
 8010ff6:	2200      	movs	r2, #0
 8010ff8:	4682      	mov	sl, r0
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	4630      	mov	r0, r6
 8010ffe:	4639      	mov	r1, r7
 8011000:	f7ef fd48 	bl	8000a94 <__aeabi_dcmplt>
 8011004:	b148      	cbz	r0, 801101a <_dtoa_r+0x17a>
 8011006:	4650      	mov	r0, sl
 8011008:	f7ef fa68 	bl	80004dc <__aeabi_i2d>
 801100c:	4632      	mov	r2, r6
 801100e:	463b      	mov	r3, r7
 8011010:	f7ef fd36 	bl	8000a80 <__aeabi_dcmpeq>
 8011014:	b908      	cbnz	r0, 801101a <_dtoa_r+0x17a>
 8011016:	f10a 3aff 	add.w	sl, sl, #4294967295
 801101a:	f1ba 0f16 	cmp.w	sl, #22
 801101e:	d858      	bhi.n	80110d2 <_dtoa_r+0x232>
 8011020:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011024:	4b57      	ldr	r3, [pc, #348]	; (8011184 <_dtoa_r+0x2e4>)
 8011026:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801102a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801102e:	f7ef fd31 	bl	8000a94 <__aeabi_dcmplt>
 8011032:	2800      	cmp	r0, #0
 8011034:	d04f      	beq.n	80110d6 <_dtoa_r+0x236>
 8011036:	2300      	movs	r3, #0
 8011038:	f10a 3aff 	add.w	sl, sl, #4294967295
 801103c:	930f      	str	r3, [sp, #60]	; 0x3c
 801103e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011040:	1b1c      	subs	r4, r3, r4
 8011042:	1e63      	subs	r3, r4, #1
 8011044:	9309      	str	r3, [sp, #36]	; 0x24
 8011046:	bf49      	itett	mi
 8011048:	f1c4 0301 	rsbmi	r3, r4, #1
 801104c:	2300      	movpl	r3, #0
 801104e:	9306      	strmi	r3, [sp, #24]
 8011050:	2300      	movmi	r3, #0
 8011052:	bf54      	ite	pl
 8011054:	9306      	strpl	r3, [sp, #24]
 8011056:	9309      	strmi	r3, [sp, #36]	; 0x24
 8011058:	f1ba 0f00 	cmp.w	sl, #0
 801105c:	db3d      	blt.n	80110da <_dtoa_r+0x23a>
 801105e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011060:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8011064:	4453      	add	r3, sl
 8011066:	9309      	str	r3, [sp, #36]	; 0x24
 8011068:	2300      	movs	r3, #0
 801106a:	930a      	str	r3, [sp, #40]	; 0x28
 801106c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801106e:	2b09      	cmp	r3, #9
 8011070:	f200 808c 	bhi.w	801118c <_dtoa_r+0x2ec>
 8011074:	2b05      	cmp	r3, #5
 8011076:	bfc4      	itt	gt
 8011078:	3b04      	subgt	r3, #4
 801107a:	9322      	strgt	r3, [sp, #136]	; 0x88
 801107c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801107e:	bfc8      	it	gt
 8011080:	2400      	movgt	r4, #0
 8011082:	f1a3 0302 	sub.w	r3, r3, #2
 8011086:	bfd8      	it	le
 8011088:	2401      	movle	r4, #1
 801108a:	2b03      	cmp	r3, #3
 801108c:	f200 808a 	bhi.w	80111a4 <_dtoa_r+0x304>
 8011090:	e8df f003 	tbb	[pc, r3]
 8011094:	5b4d4f2d 	.word	0x5b4d4f2d
 8011098:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 801109c:	441c      	add	r4, r3
 801109e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80110a2:	2b20      	cmp	r3, #32
 80110a4:	bfc3      	ittte	gt
 80110a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80110aa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80110ae:	fa09 f303 	lslgt.w	r3, r9, r3
 80110b2:	f1c3 0320 	rsble	r3, r3, #32
 80110b6:	bfc6      	itte	gt
 80110b8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80110bc:	4318      	orrgt	r0, r3
 80110be:	fa06 f003 	lslle.w	r0, r6, r3
 80110c2:	f7ef f9fb 	bl	80004bc <__aeabi_ui2d>
 80110c6:	2301      	movs	r3, #1
 80110c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80110cc:	3c01      	subs	r4, #1
 80110ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80110d0:	e76f      	b.n	8010fb2 <_dtoa_r+0x112>
 80110d2:	2301      	movs	r3, #1
 80110d4:	e7b2      	b.n	801103c <_dtoa_r+0x19c>
 80110d6:	900f      	str	r0, [sp, #60]	; 0x3c
 80110d8:	e7b1      	b.n	801103e <_dtoa_r+0x19e>
 80110da:	9b06      	ldr	r3, [sp, #24]
 80110dc:	eba3 030a 	sub.w	r3, r3, sl
 80110e0:	9306      	str	r3, [sp, #24]
 80110e2:	f1ca 0300 	rsb	r3, sl, #0
 80110e6:	930a      	str	r3, [sp, #40]	; 0x28
 80110e8:	2300      	movs	r3, #0
 80110ea:	930e      	str	r3, [sp, #56]	; 0x38
 80110ec:	e7be      	b.n	801106c <_dtoa_r+0x1cc>
 80110ee:	2300      	movs	r3, #0
 80110f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80110f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	dc58      	bgt.n	80111aa <_dtoa_r+0x30a>
 80110f8:	f04f 0901 	mov.w	r9, #1
 80110fc:	464b      	mov	r3, r9
 80110fe:	f8cd 9020 	str.w	r9, [sp, #32]
 8011102:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8011106:	2200      	movs	r2, #0
 8011108:	6a68      	ldr	r0, [r5, #36]	; 0x24
 801110a:	6042      	str	r2, [r0, #4]
 801110c:	2204      	movs	r2, #4
 801110e:	f102 0614 	add.w	r6, r2, #20
 8011112:	429e      	cmp	r6, r3
 8011114:	6841      	ldr	r1, [r0, #4]
 8011116:	d94e      	bls.n	80111b6 <_dtoa_r+0x316>
 8011118:	4628      	mov	r0, r5
 801111a:	f000 fce9 	bl	8011af0 <_Balloc>
 801111e:	9003      	str	r0, [sp, #12]
 8011120:	2800      	cmp	r0, #0
 8011122:	d14c      	bne.n	80111be <_dtoa_r+0x31e>
 8011124:	4602      	mov	r2, r0
 8011126:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801112a:	4b17      	ldr	r3, [pc, #92]	; (8011188 <_dtoa_r+0x2e8>)
 801112c:	e6cc      	b.n	8010ec8 <_dtoa_r+0x28>
 801112e:	2301      	movs	r3, #1
 8011130:	e7de      	b.n	80110f0 <_dtoa_r+0x250>
 8011132:	2300      	movs	r3, #0
 8011134:	930b      	str	r3, [sp, #44]	; 0x2c
 8011136:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011138:	eb0a 0903 	add.w	r9, sl, r3
 801113c:	f109 0301 	add.w	r3, r9, #1
 8011140:	2b01      	cmp	r3, #1
 8011142:	9308      	str	r3, [sp, #32]
 8011144:	bfb8      	it	lt
 8011146:	2301      	movlt	r3, #1
 8011148:	e7dd      	b.n	8011106 <_dtoa_r+0x266>
 801114a:	2301      	movs	r3, #1
 801114c:	e7f2      	b.n	8011134 <_dtoa_r+0x294>
 801114e:	bf00      	nop
 8011150:	636f4361 	.word	0x636f4361
 8011154:	3fd287a7 	.word	0x3fd287a7
 8011158:	8b60c8b3 	.word	0x8b60c8b3
 801115c:	3fc68a28 	.word	0x3fc68a28
 8011160:	509f79fb 	.word	0x509f79fb
 8011164:	3fd34413 	.word	0x3fd34413
 8011168:	080135d8 	.word	0x080135d8
 801116c:	08013796 	.word	0x08013796
 8011170:	7ff00000 	.word	0x7ff00000
 8011174:	08013792 	.word	0x08013792
 8011178:	08013789 	.word	0x08013789
 801117c:	080135b5 	.word	0x080135b5
 8011180:	3ff80000 	.word	0x3ff80000
 8011184:	08013888 	.word	0x08013888
 8011188:	080137f1 	.word	0x080137f1
 801118c:	2401      	movs	r4, #1
 801118e:	2300      	movs	r3, #0
 8011190:	940b      	str	r4, [sp, #44]	; 0x2c
 8011192:	9322      	str	r3, [sp, #136]	; 0x88
 8011194:	f04f 39ff 	mov.w	r9, #4294967295
 8011198:	2200      	movs	r2, #0
 801119a:	2312      	movs	r3, #18
 801119c:	f8cd 9020 	str.w	r9, [sp, #32]
 80111a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80111a2:	e7b0      	b.n	8011106 <_dtoa_r+0x266>
 80111a4:	2301      	movs	r3, #1
 80111a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80111a8:	e7f4      	b.n	8011194 <_dtoa_r+0x2f4>
 80111aa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80111ae:	464b      	mov	r3, r9
 80111b0:	f8cd 9020 	str.w	r9, [sp, #32]
 80111b4:	e7a7      	b.n	8011106 <_dtoa_r+0x266>
 80111b6:	3101      	adds	r1, #1
 80111b8:	6041      	str	r1, [r0, #4]
 80111ba:	0052      	lsls	r2, r2, #1
 80111bc:	e7a7      	b.n	801110e <_dtoa_r+0x26e>
 80111be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80111c0:	9a03      	ldr	r2, [sp, #12]
 80111c2:	601a      	str	r2, [r3, #0]
 80111c4:	9b08      	ldr	r3, [sp, #32]
 80111c6:	2b0e      	cmp	r3, #14
 80111c8:	f200 80a8 	bhi.w	801131c <_dtoa_r+0x47c>
 80111cc:	2c00      	cmp	r4, #0
 80111ce:	f000 80a5 	beq.w	801131c <_dtoa_r+0x47c>
 80111d2:	f1ba 0f00 	cmp.w	sl, #0
 80111d6:	dd34      	ble.n	8011242 <_dtoa_r+0x3a2>
 80111d8:	4a9a      	ldr	r2, [pc, #616]	; (8011444 <_dtoa_r+0x5a4>)
 80111da:	f00a 030f 	and.w	r3, sl, #15
 80111de:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80111e2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80111e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80111ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80111ee:	ea4f 142a 	mov.w	r4, sl, asr #4
 80111f2:	d016      	beq.n	8011222 <_dtoa_r+0x382>
 80111f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80111f8:	4b93      	ldr	r3, [pc, #588]	; (8011448 <_dtoa_r+0x5a8>)
 80111fa:	2703      	movs	r7, #3
 80111fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011200:	f7ef fb00 	bl	8000804 <__aeabi_ddiv>
 8011204:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011208:	f004 040f 	and.w	r4, r4, #15
 801120c:	4e8e      	ldr	r6, [pc, #568]	; (8011448 <_dtoa_r+0x5a8>)
 801120e:	b954      	cbnz	r4, 8011226 <_dtoa_r+0x386>
 8011210:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011218:	f7ef faf4 	bl	8000804 <__aeabi_ddiv>
 801121c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011220:	e029      	b.n	8011276 <_dtoa_r+0x3d6>
 8011222:	2702      	movs	r7, #2
 8011224:	e7f2      	b.n	801120c <_dtoa_r+0x36c>
 8011226:	07e1      	lsls	r1, r4, #31
 8011228:	d508      	bpl.n	801123c <_dtoa_r+0x39c>
 801122a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801122e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011232:	f7ef f9bd 	bl	80005b0 <__aeabi_dmul>
 8011236:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801123a:	3701      	adds	r7, #1
 801123c:	1064      	asrs	r4, r4, #1
 801123e:	3608      	adds	r6, #8
 8011240:	e7e5      	b.n	801120e <_dtoa_r+0x36e>
 8011242:	f000 80a5 	beq.w	8011390 <_dtoa_r+0x4f0>
 8011246:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801124a:	f1ca 0400 	rsb	r4, sl, #0
 801124e:	4b7d      	ldr	r3, [pc, #500]	; (8011444 <_dtoa_r+0x5a4>)
 8011250:	f004 020f 	and.w	r2, r4, #15
 8011254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011258:	e9d3 2300 	ldrd	r2, r3, [r3]
 801125c:	f7ef f9a8 	bl	80005b0 <__aeabi_dmul>
 8011260:	2702      	movs	r7, #2
 8011262:	2300      	movs	r3, #0
 8011264:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011268:	4e77      	ldr	r6, [pc, #476]	; (8011448 <_dtoa_r+0x5a8>)
 801126a:	1124      	asrs	r4, r4, #4
 801126c:	2c00      	cmp	r4, #0
 801126e:	f040 8084 	bne.w	801137a <_dtoa_r+0x4da>
 8011272:	2b00      	cmp	r3, #0
 8011274:	d1d2      	bne.n	801121c <_dtoa_r+0x37c>
 8011276:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011278:	2b00      	cmp	r3, #0
 801127a:	f000 808b 	beq.w	8011394 <_dtoa_r+0x4f4>
 801127e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8011282:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8011286:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801128a:	2200      	movs	r2, #0
 801128c:	4b6f      	ldr	r3, [pc, #444]	; (801144c <_dtoa_r+0x5ac>)
 801128e:	f7ef fc01 	bl	8000a94 <__aeabi_dcmplt>
 8011292:	2800      	cmp	r0, #0
 8011294:	d07e      	beq.n	8011394 <_dtoa_r+0x4f4>
 8011296:	9b08      	ldr	r3, [sp, #32]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d07b      	beq.n	8011394 <_dtoa_r+0x4f4>
 801129c:	f1b9 0f00 	cmp.w	r9, #0
 80112a0:	dd38      	ble.n	8011314 <_dtoa_r+0x474>
 80112a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80112a6:	2200      	movs	r2, #0
 80112a8:	4b69      	ldr	r3, [pc, #420]	; (8011450 <_dtoa_r+0x5b0>)
 80112aa:	f7ef f981 	bl	80005b0 <__aeabi_dmul>
 80112ae:	464c      	mov	r4, r9
 80112b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80112b4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80112b8:	3701      	adds	r7, #1
 80112ba:	4638      	mov	r0, r7
 80112bc:	f7ef f90e 	bl	80004dc <__aeabi_i2d>
 80112c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112c4:	f7ef f974 	bl	80005b0 <__aeabi_dmul>
 80112c8:	2200      	movs	r2, #0
 80112ca:	4b62      	ldr	r3, [pc, #392]	; (8011454 <_dtoa_r+0x5b4>)
 80112cc:	f7ee ffba 	bl	8000244 <__adddf3>
 80112d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80112d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80112d8:	9611      	str	r6, [sp, #68]	; 0x44
 80112da:	2c00      	cmp	r4, #0
 80112dc:	d15d      	bne.n	801139a <_dtoa_r+0x4fa>
 80112de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112e2:	2200      	movs	r2, #0
 80112e4:	4b5c      	ldr	r3, [pc, #368]	; (8011458 <_dtoa_r+0x5b8>)
 80112e6:	f7ee ffab 	bl	8000240 <__aeabi_dsub>
 80112ea:	4602      	mov	r2, r0
 80112ec:	460b      	mov	r3, r1
 80112ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80112f2:	4633      	mov	r3, r6
 80112f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80112f6:	f7ef fbeb 	bl	8000ad0 <__aeabi_dcmpgt>
 80112fa:	2800      	cmp	r0, #0
 80112fc:	f040 829c 	bne.w	8011838 <_dtoa_r+0x998>
 8011300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011304:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011306:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801130a:	f7ef fbc3 	bl	8000a94 <__aeabi_dcmplt>
 801130e:	2800      	cmp	r0, #0
 8011310:	f040 8290 	bne.w	8011834 <_dtoa_r+0x994>
 8011314:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8011318:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801131c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801131e:	2b00      	cmp	r3, #0
 8011320:	f2c0 8152 	blt.w	80115c8 <_dtoa_r+0x728>
 8011324:	f1ba 0f0e 	cmp.w	sl, #14
 8011328:	f300 814e 	bgt.w	80115c8 <_dtoa_r+0x728>
 801132c:	4b45      	ldr	r3, [pc, #276]	; (8011444 <_dtoa_r+0x5a4>)
 801132e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011332:	e9d3 3400 	ldrd	r3, r4, [r3]
 8011336:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801133a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801133c:	2b00      	cmp	r3, #0
 801133e:	f280 80db 	bge.w	80114f8 <_dtoa_r+0x658>
 8011342:	9b08      	ldr	r3, [sp, #32]
 8011344:	2b00      	cmp	r3, #0
 8011346:	f300 80d7 	bgt.w	80114f8 <_dtoa_r+0x658>
 801134a:	f040 8272 	bne.w	8011832 <_dtoa_r+0x992>
 801134e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011352:	2200      	movs	r2, #0
 8011354:	4b40      	ldr	r3, [pc, #256]	; (8011458 <_dtoa_r+0x5b8>)
 8011356:	f7ef f92b 	bl	80005b0 <__aeabi_dmul>
 801135a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801135e:	f7ef fbad 	bl	8000abc <__aeabi_dcmpge>
 8011362:	9c08      	ldr	r4, [sp, #32]
 8011364:	4626      	mov	r6, r4
 8011366:	2800      	cmp	r0, #0
 8011368:	f040 8248 	bne.w	80117fc <_dtoa_r+0x95c>
 801136c:	2331      	movs	r3, #49	; 0x31
 801136e:	9f03      	ldr	r7, [sp, #12]
 8011370:	f10a 0a01 	add.w	sl, sl, #1
 8011374:	f807 3b01 	strb.w	r3, [r7], #1
 8011378:	e244      	b.n	8011804 <_dtoa_r+0x964>
 801137a:	07e2      	lsls	r2, r4, #31
 801137c:	d505      	bpl.n	801138a <_dtoa_r+0x4ea>
 801137e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011382:	f7ef f915 	bl	80005b0 <__aeabi_dmul>
 8011386:	2301      	movs	r3, #1
 8011388:	3701      	adds	r7, #1
 801138a:	1064      	asrs	r4, r4, #1
 801138c:	3608      	adds	r6, #8
 801138e:	e76d      	b.n	801126c <_dtoa_r+0x3cc>
 8011390:	2702      	movs	r7, #2
 8011392:	e770      	b.n	8011276 <_dtoa_r+0x3d6>
 8011394:	46d0      	mov	r8, sl
 8011396:	9c08      	ldr	r4, [sp, #32]
 8011398:	e78f      	b.n	80112ba <_dtoa_r+0x41a>
 801139a:	9903      	ldr	r1, [sp, #12]
 801139c:	4b29      	ldr	r3, [pc, #164]	; (8011444 <_dtoa_r+0x5a4>)
 801139e:	4421      	add	r1, r4
 80113a0:	9112      	str	r1, [sp, #72]	; 0x48
 80113a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80113a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80113a8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80113ac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80113b0:	2900      	cmp	r1, #0
 80113b2:	d055      	beq.n	8011460 <_dtoa_r+0x5c0>
 80113b4:	2000      	movs	r0, #0
 80113b6:	4929      	ldr	r1, [pc, #164]	; (801145c <_dtoa_r+0x5bc>)
 80113b8:	f7ef fa24 	bl	8000804 <__aeabi_ddiv>
 80113bc:	463b      	mov	r3, r7
 80113be:	4632      	mov	r2, r6
 80113c0:	f7ee ff3e 	bl	8000240 <__aeabi_dsub>
 80113c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80113c8:	9f03      	ldr	r7, [sp, #12]
 80113ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80113ce:	f7ef fb9f 	bl	8000b10 <__aeabi_d2iz>
 80113d2:	4604      	mov	r4, r0
 80113d4:	f7ef f882 	bl	80004dc <__aeabi_i2d>
 80113d8:	4602      	mov	r2, r0
 80113da:	460b      	mov	r3, r1
 80113dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80113e0:	f7ee ff2e 	bl	8000240 <__aeabi_dsub>
 80113e4:	4602      	mov	r2, r0
 80113e6:	460b      	mov	r3, r1
 80113e8:	3430      	adds	r4, #48	; 0x30
 80113ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80113ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80113f2:	f807 4b01 	strb.w	r4, [r7], #1
 80113f6:	f7ef fb4d 	bl	8000a94 <__aeabi_dcmplt>
 80113fa:	2800      	cmp	r0, #0
 80113fc:	d174      	bne.n	80114e8 <_dtoa_r+0x648>
 80113fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011402:	2000      	movs	r0, #0
 8011404:	4911      	ldr	r1, [pc, #68]	; (801144c <_dtoa_r+0x5ac>)
 8011406:	f7ee ff1b 	bl	8000240 <__aeabi_dsub>
 801140a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801140e:	f7ef fb41 	bl	8000a94 <__aeabi_dcmplt>
 8011412:	2800      	cmp	r0, #0
 8011414:	f040 80b7 	bne.w	8011586 <_dtoa_r+0x6e6>
 8011418:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801141a:	429f      	cmp	r7, r3
 801141c:	f43f af7a 	beq.w	8011314 <_dtoa_r+0x474>
 8011420:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011424:	2200      	movs	r2, #0
 8011426:	4b0a      	ldr	r3, [pc, #40]	; (8011450 <_dtoa_r+0x5b0>)
 8011428:	f7ef f8c2 	bl	80005b0 <__aeabi_dmul>
 801142c:	2200      	movs	r2, #0
 801142e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8011432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011436:	4b06      	ldr	r3, [pc, #24]	; (8011450 <_dtoa_r+0x5b0>)
 8011438:	f7ef f8ba 	bl	80005b0 <__aeabi_dmul>
 801143c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011440:	e7c3      	b.n	80113ca <_dtoa_r+0x52a>
 8011442:	bf00      	nop
 8011444:	08013888 	.word	0x08013888
 8011448:	08013860 	.word	0x08013860
 801144c:	3ff00000 	.word	0x3ff00000
 8011450:	40240000 	.word	0x40240000
 8011454:	401c0000 	.word	0x401c0000
 8011458:	40140000 	.word	0x40140000
 801145c:	3fe00000 	.word	0x3fe00000
 8011460:	4630      	mov	r0, r6
 8011462:	4639      	mov	r1, r7
 8011464:	f7ef f8a4 	bl	80005b0 <__aeabi_dmul>
 8011468:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801146a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801146e:	9c03      	ldr	r4, [sp, #12]
 8011470:	9314      	str	r3, [sp, #80]	; 0x50
 8011472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011476:	f7ef fb4b 	bl	8000b10 <__aeabi_d2iz>
 801147a:	9015      	str	r0, [sp, #84]	; 0x54
 801147c:	f7ef f82e 	bl	80004dc <__aeabi_i2d>
 8011480:	4602      	mov	r2, r0
 8011482:	460b      	mov	r3, r1
 8011484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011488:	f7ee feda 	bl	8000240 <__aeabi_dsub>
 801148c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801148e:	4606      	mov	r6, r0
 8011490:	3330      	adds	r3, #48	; 0x30
 8011492:	f804 3b01 	strb.w	r3, [r4], #1
 8011496:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011498:	460f      	mov	r7, r1
 801149a:	429c      	cmp	r4, r3
 801149c:	f04f 0200 	mov.w	r2, #0
 80114a0:	d124      	bne.n	80114ec <_dtoa_r+0x64c>
 80114a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80114a6:	4bb0      	ldr	r3, [pc, #704]	; (8011768 <_dtoa_r+0x8c8>)
 80114a8:	f7ee fecc 	bl	8000244 <__adddf3>
 80114ac:	4602      	mov	r2, r0
 80114ae:	460b      	mov	r3, r1
 80114b0:	4630      	mov	r0, r6
 80114b2:	4639      	mov	r1, r7
 80114b4:	f7ef fb0c 	bl	8000ad0 <__aeabi_dcmpgt>
 80114b8:	2800      	cmp	r0, #0
 80114ba:	d163      	bne.n	8011584 <_dtoa_r+0x6e4>
 80114bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80114c0:	2000      	movs	r0, #0
 80114c2:	49a9      	ldr	r1, [pc, #676]	; (8011768 <_dtoa_r+0x8c8>)
 80114c4:	f7ee febc 	bl	8000240 <__aeabi_dsub>
 80114c8:	4602      	mov	r2, r0
 80114ca:	460b      	mov	r3, r1
 80114cc:	4630      	mov	r0, r6
 80114ce:	4639      	mov	r1, r7
 80114d0:	f7ef fae0 	bl	8000a94 <__aeabi_dcmplt>
 80114d4:	2800      	cmp	r0, #0
 80114d6:	f43f af1d 	beq.w	8011314 <_dtoa_r+0x474>
 80114da:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80114dc:	1e7b      	subs	r3, r7, #1
 80114de:	9314      	str	r3, [sp, #80]	; 0x50
 80114e0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80114e4:	2b30      	cmp	r3, #48	; 0x30
 80114e6:	d0f8      	beq.n	80114da <_dtoa_r+0x63a>
 80114e8:	46c2      	mov	sl, r8
 80114ea:	e03b      	b.n	8011564 <_dtoa_r+0x6c4>
 80114ec:	4b9f      	ldr	r3, [pc, #636]	; (801176c <_dtoa_r+0x8cc>)
 80114ee:	f7ef f85f 	bl	80005b0 <__aeabi_dmul>
 80114f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80114f6:	e7bc      	b.n	8011472 <_dtoa_r+0x5d2>
 80114f8:	9f03      	ldr	r7, [sp, #12]
 80114fa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80114fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011502:	4640      	mov	r0, r8
 8011504:	4649      	mov	r1, r9
 8011506:	f7ef f97d 	bl	8000804 <__aeabi_ddiv>
 801150a:	f7ef fb01 	bl	8000b10 <__aeabi_d2iz>
 801150e:	4604      	mov	r4, r0
 8011510:	f7ee ffe4 	bl	80004dc <__aeabi_i2d>
 8011514:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011518:	f7ef f84a 	bl	80005b0 <__aeabi_dmul>
 801151c:	4602      	mov	r2, r0
 801151e:	460b      	mov	r3, r1
 8011520:	4640      	mov	r0, r8
 8011522:	4649      	mov	r1, r9
 8011524:	f7ee fe8c 	bl	8000240 <__aeabi_dsub>
 8011528:	f104 0630 	add.w	r6, r4, #48	; 0x30
 801152c:	f807 6b01 	strb.w	r6, [r7], #1
 8011530:	9e03      	ldr	r6, [sp, #12]
 8011532:	f8dd c020 	ldr.w	ip, [sp, #32]
 8011536:	1bbe      	subs	r6, r7, r6
 8011538:	45b4      	cmp	ip, r6
 801153a:	4602      	mov	r2, r0
 801153c:	460b      	mov	r3, r1
 801153e:	d136      	bne.n	80115ae <_dtoa_r+0x70e>
 8011540:	f7ee fe80 	bl	8000244 <__adddf3>
 8011544:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011548:	4680      	mov	r8, r0
 801154a:	4689      	mov	r9, r1
 801154c:	f7ef fac0 	bl	8000ad0 <__aeabi_dcmpgt>
 8011550:	bb58      	cbnz	r0, 80115aa <_dtoa_r+0x70a>
 8011552:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011556:	4640      	mov	r0, r8
 8011558:	4649      	mov	r1, r9
 801155a:	f7ef fa91 	bl	8000a80 <__aeabi_dcmpeq>
 801155e:	b108      	cbz	r0, 8011564 <_dtoa_r+0x6c4>
 8011560:	07e1      	lsls	r1, r4, #31
 8011562:	d422      	bmi.n	80115aa <_dtoa_r+0x70a>
 8011564:	4628      	mov	r0, r5
 8011566:	4659      	mov	r1, fp
 8011568:	f000 fb02 	bl	8011b70 <_Bfree>
 801156c:	2300      	movs	r3, #0
 801156e:	703b      	strb	r3, [r7, #0]
 8011570:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8011572:	f10a 0001 	add.w	r0, sl, #1
 8011576:	6018      	str	r0, [r3, #0]
 8011578:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801157a:	2b00      	cmp	r3, #0
 801157c:	f43f acde 	beq.w	8010f3c <_dtoa_r+0x9c>
 8011580:	601f      	str	r7, [r3, #0]
 8011582:	e4db      	b.n	8010f3c <_dtoa_r+0x9c>
 8011584:	4627      	mov	r7, r4
 8011586:	463b      	mov	r3, r7
 8011588:	461f      	mov	r7, r3
 801158a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801158e:	2a39      	cmp	r2, #57	; 0x39
 8011590:	d107      	bne.n	80115a2 <_dtoa_r+0x702>
 8011592:	9a03      	ldr	r2, [sp, #12]
 8011594:	429a      	cmp	r2, r3
 8011596:	d1f7      	bne.n	8011588 <_dtoa_r+0x6e8>
 8011598:	2230      	movs	r2, #48	; 0x30
 801159a:	9903      	ldr	r1, [sp, #12]
 801159c:	f108 0801 	add.w	r8, r8, #1
 80115a0:	700a      	strb	r2, [r1, #0]
 80115a2:	781a      	ldrb	r2, [r3, #0]
 80115a4:	3201      	adds	r2, #1
 80115a6:	701a      	strb	r2, [r3, #0]
 80115a8:	e79e      	b.n	80114e8 <_dtoa_r+0x648>
 80115aa:	46d0      	mov	r8, sl
 80115ac:	e7eb      	b.n	8011586 <_dtoa_r+0x6e6>
 80115ae:	2200      	movs	r2, #0
 80115b0:	4b6e      	ldr	r3, [pc, #440]	; (801176c <_dtoa_r+0x8cc>)
 80115b2:	f7ee fffd 	bl	80005b0 <__aeabi_dmul>
 80115b6:	2200      	movs	r2, #0
 80115b8:	2300      	movs	r3, #0
 80115ba:	4680      	mov	r8, r0
 80115bc:	4689      	mov	r9, r1
 80115be:	f7ef fa5f 	bl	8000a80 <__aeabi_dcmpeq>
 80115c2:	2800      	cmp	r0, #0
 80115c4:	d09b      	beq.n	80114fe <_dtoa_r+0x65e>
 80115c6:	e7cd      	b.n	8011564 <_dtoa_r+0x6c4>
 80115c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80115ca:	2a00      	cmp	r2, #0
 80115cc:	f000 80d0 	beq.w	8011770 <_dtoa_r+0x8d0>
 80115d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80115d2:	2a01      	cmp	r2, #1
 80115d4:	f300 80ae 	bgt.w	8011734 <_dtoa_r+0x894>
 80115d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80115da:	2a00      	cmp	r2, #0
 80115dc:	f000 80a6 	beq.w	801172c <_dtoa_r+0x88c>
 80115e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80115e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80115e6:	9f06      	ldr	r7, [sp, #24]
 80115e8:	9a06      	ldr	r2, [sp, #24]
 80115ea:	2101      	movs	r1, #1
 80115ec:	441a      	add	r2, r3
 80115ee:	9206      	str	r2, [sp, #24]
 80115f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80115f2:	4628      	mov	r0, r5
 80115f4:	441a      	add	r2, r3
 80115f6:	9209      	str	r2, [sp, #36]	; 0x24
 80115f8:	f000 fb70 	bl	8011cdc <__i2b>
 80115fc:	4606      	mov	r6, r0
 80115fe:	2f00      	cmp	r7, #0
 8011600:	dd0c      	ble.n	801161c <_dtoa_r+0x77c>
 8011602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011604:	2b00      	cmp	r3, #0
 8011606:	dd09      	ble.n	801161c <_dtoa_r+0x77c>
 8011608:	42bb      	cmp	r3, r7
 801160a:	bfa8      	it	ge
 801160c:	463b      	movge	r3, r7
 801160e:	9a06      	ldr	r2, [sp, #24]
 8011610:	1aff      	subs	r7, r7, r3
 8011612:	1ad2      	subs	r2, r2, r3
 8011614:	9206      	str	r2, [sp, #24]
 8011616:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011618:	1ad3      	subs	r3, r2, r3
 801161a:	9309      	str	r3, [sp, #36]	; 0x24
 801161c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801161e:	b1f3      	cbz	r3, 801165e <_dtoa_r+0x7be>
 8011620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011622:	2b00      	cmp	r3, #0
 8011624:	f000 80a8 	beq.w	8011778 <_dtoa_r+0x8d8>
 8011628:	2c00      	cmp	r4, #0
 801162a:	dd10      	ble.n	801164e <_dtoa_r+0x7ae>
 801162c:	4631      	mov	r1, r6
 801162e:	4622      	mov	r2, r4
 8011630:	4628      	mov	r0, r5
 8011632:	f000 fc11 	bl	8011e58 <__pow5mult>
 8011636:	465a      	mov	r2, fp
 8011638:	4601      	mov	r1, r0
 801163a:	4606      	mov	r6, r0
 801163c:	4628      	mov	r0, r5
 801163e:	f000 fb63 	bl	8011d08 <__multiply>
 8011642:	4680      	mov	r8, r0
 8011644:	4659      	mov	r1, fp
 8011646:	4628      	mov	r0, r5
 8011648:	f000 fa92 	bl	8011b70 <_Bfree>
 801164c:	46c3      	mov	fp, r8
 801164e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011650:	1b1a      	subs	r2, r3, r4
 8011652:	d004      	beq.n	801165e <_dtoa_r+0x7be>
 8011654:	4659      	mov	r1, fp
 8011656:	4628      	mov	r0, r5
 8011658:	f000 fbfe 	bl	8011e58 <__pow5mult>
 801165c:	4683      	mov	fp, r0
 801165e:	2101      	movs	r1, #1
 8011660:	4628      	mov	r0, r5
 8011662:	f000 fb3b 	bl	8011cdc <__i2b>
 8011666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011668:	4604      	mov	r4, r0
 801166a:	2b00      	cmp	r3, #0
 801166c:	f340 8086 	ble.w	801177c <_dtoa_r+0x8dc>
 8011670:	461a      	mov	r2, r3
 8011672:	4601      	mov	r1, r0
 8011674:	4628      	mov	r0, r5
 8011676:	f000 fbef 	bl	8011e58 <__pow5mult>
 801167a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801167c:	4604      	mov	r4, r0
 801167e:	2b01      	cmp	r3, #1
 8011680:	dd7f      	ble.n	8011782 <_dtoa_r+0x8e2>
 8011682:	f04f 0800 	mov.w	r8, #0
 8011686:	6923      	ldr	r3, [r4, #16]
 8011688:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801168c:	6918      	ldr	r0, [r3, #16]
 801168e:	f000 fad7 	bl	8011c40 <__hi0bits>
 8011692:	f1c0 0020 	rsb	r0, r0, #32
 8011696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011698:	4418      	add	r0, r3
 801169a:	f010 001f 	ands.w	r0, r0, #31
 801169e:	f000 8092 	beq.w	80117c6 <_dtoa_r+0x926>
 80116a2:	f1c0 0320 	rsb	r3, r0, #32
 80116a6:	2b04      	cmp	r3, #4
 80116a8:	f340 808a 	ble.w	80117c0 <_dtoa_r+0x920>
 80116ac:	f1c0 001c 	rsb	r0, r0, #28
 80116b0:	9b06      	ldr	r3, [sp, #24]
 80116b2:	4407      	add	r7, r0
 80116b4:	4403      	add	r3, r0
 80116b6:	9306      	str	r3, [sp, #24]
 80116b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116ba:	4403      	add	r3, r0
 80116bc:	9309      	str	r3, [sp, #36]	; 0x24
 80116be:	9b06      	ldr	r3, [sp, #24]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	dd05      	ble.n	80116d0 <_dtoa_r+0x830>
 80116c4:	4659      	mov	r1, fp
 80116c6:	461a      	mov	r2, r3
 80116c8:	4628      	mov	r0, r5
 80116ca:	f000 fc1f 	bl	8011f0c <__lshift>
 80116ce:	4683      	mov	fp, r0
 80116d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	dd05      	ble.n	80116e2 <_dtoa_r+0x842>
 80116d6:	4621      	mov	r1, r4
 80116d8:	461a      	mov	r2, r3
 80116da:	4628      	mov	r0, r5
 80116dc:	f000 fc16 	bl	8011f0c <__lshift>
 80116e0:	4604      	mov	r4, r0
 80116e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d070      	beq.n	80117ca <_dtoa_r+0x92a>
 80116e8:	4621      	mov	r1, r4
 80116ea:	4658      	mov	r0, fp
 80116ec:	f000 fc7e 	bl	8011fec <__mcmp>
 80116f0:	2800      	cmp	r0, #0
 80116f2:	da6a      	bge.n	80117ca <_dtoa_r+0x92a>
 80116f4:	2300      	movs	r3, #0
 80116f6:	4659      	mov	r1, fp
 80116f8:	220a      	movs	r2, #10
 80116fa:	4628      	mov	r0, r5
 80116fc:	f000 fa5a 	bl	8011bb4 <__multadd>
 8011700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011702:	4683      	mov	fp, r0
 8011704:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011708:	2b00      	cmp	r3, #0
 801170a:	f000 8194 	beq.w	8011a36 <_dtoa_r+0xb96>
 801170e:	4631      	mov	r1, r6
 8011710:	2300      	movs	r3, #0
 8011712:	220a      	movs	r2, #10
 8011714:	4628      	mov	r0, r5
 8011716:	f000 fa4d 	bl	8011bb4 <__multadd>
 801171a:	f1b9 0f00 	cmp.w	r9, #0
 801171e:	4606      	mov	r6, r0
 8011720:	f300 8093 	bgt.w	801184a <_dtoa_r+0x9aa>
 8011724:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011726:	2b02      	cmp	r3, #2
 8011728:	dc57      	bgt.n	80117da <_dtoa_r+0x93a>
 801172a:	e08e      	b.n	801184a <_dtoa_r+0x9aa>
 801172c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801172e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011732:	e757      	b.n	80115e4 <_dtoa_r+0x744>
 8011734:	9b08      	ldr	r3, [sp, #32]
 8011736:	1e5c      	subs	r4, r3, #1
 8011738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801173a:	42a3      	cmp	r3, r4
 801173c:	bfb7      	itett	lt
 801173e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8011740:	1b1c      	subge	r4, r3, r4
 8011742:	1ae2      	sublt	r2, r4, r3
 8011744:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8011746:	bfbe      	ittt	lt
 8011748:	940a      	strlt	r4, [sp, #40]	; 0x28
 801174a:	189b      	addlt	r3, r3, r2
 801174c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801174e:	9b08      	ldr	r3, [sp, #32]
 8011750:	bfb8      	it	lt
 8011752:	2400      	movlt	r4, #0
 8011754:	2b00      	cmp	r3, #0
 8011756:	bfbb      	ittet	lt
 8011758:	9b06      	ldrlt	r3, [sp, #24]
 801175a:	9a08      	ldrlt	r2, [sp, #32]
 801175c:	9f06      	ldrge	r7, [sp, #24]
 801175e:	1a9f      	sublt	r7, r3, r2
 8011760:	bfac      	ite	ge
 8011762:	9b08      	ldrge	r3, [sp, #32]
 8011764:	2300      	movlt	r3, #0
 8011766:	e73f      	b.n	80115e8 <_dtoa_r+0x748>
 8011768:	3fe00000 	.word	0x3fe00000
 801176c:	40240000 	.word	0x40240000
 8011770:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011772:	9f06      	ldr	r7, [sp, #24]
 8011774:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8011776:	e742      	b.n	80115fe <_dtoa_r+0x75e>
 8011778:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801177a:	e76b      	b.n	8011654 <_dtoa_r+0x7b4>
 801177c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801177e:	2b01      	cmp	r3, #1
 8011780:	dc19      	bgt.n	80117b6 <_dtoa_r+0x916>
 8011782:	9b04      	ldr	r3, [sp, #16]
 8011784:	b9bb      	cbnz	r3, 80117b6 <_dtoa_r+0x916>
 8011786:	9b05      	ldr	r3, [sp, #20]
 8011788:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801178c:	b99b      	cbnz	r3, 80117b6 <_dtoa_r+0x916>
 801178e:	9b05      	ldr	r3, [sp, #20]
 8011790:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011794:	0d1b      	lsrs	r3, r3, #20
 8011796:	051b      	lsls	r3, r3, #20
 8011798:	b183      	cbz	r3, 80117bc <_dtoa_r+0x91c>
 801179a:	f04f 0801 	mov.w	r8, #1
 801179e:	9b06      	ldr	r3, [sp, #24]
 80117a0:	3301      	adds	r3, #1
 80117a2:	9306      	str	r3, [sp, #24]
 80117a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117a6:	3301      	adds	r3, #1
 80117a8:	9309      	str	r3, [sp, #36]	; 0x24
 80117aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	f47f af6a 	bne.w	8011686 <_dtoa_r+0x7e6>
 80117b2:	2001      	movs	r0, #1
 80117b4:	e76f      	b.n	8011696 <_dtoa_r+0x7f6>
 80117b6:	f04f 0800 	mov.w	r8, #0
 80117ba:	e7f6      	b.n	80117aa <_dtoa_r+0x90a>
 80117bc:	4698      	mov	r8, r3
 80117be:	e7f4      	b.n	80117aa <_dtoa_r+0x90a>
 80117c0:	f43f af7d 	beq.w	80116be <_dtoa_r+0x81e>
 80117c4:	4618      	mov	r0, r3
 80117c6:	301c      	adds	r0, #28
 80117c8:	e772      	b.n	80116b0 <_dtoa_r+0x810>
 80117ca:	9b08      	ldr	r3, [sp, #32]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	dc36      	bgt.n	801183e <_dtoa_r+0x99e>
 80117d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80117d2:	2b02      	cmp	r3, #2
 80117d4:	dd33      	ble.n	801183e <_dtoa_r+0x99e>
 80117d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80117da:	f1b9 0f00 	cmp.w	r9, #0
 80117de:	d10d      	bne.n	80117fc <_dtoa_r+0x95c>
 80117e0:	4621      	mov	r1, r4
 80117e2:	464b      	mov	r3, r9
 80117e4:	2205      	movs	r2, #5
 80117e6:	4628      	mov	r0, r5
 80117e8:	f000 f9e4 	bl	8011bb4 <__multadd>
 80117ec:	4601      	mov	r1, r0
 80117ee:	4604      	mov	r4, r0
 80117f0:	4658      	mov	r0, fp
 80117f2:	f000 fbfb 	bl	8011fec <__mcmp>
 80117f6:	2800      	cmp	r0, #0
 80117f8:	f73f adb8 	bgt.w	801136c <_dtoa_r+0x4cc>
 80117fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80117fe:	9f03      	ldr	r7, [sp, #12]
 8011800:	ea6f 0a03 	mvn.w	sl, r3
 8011804:	f04f 0800 	mov.w	r8, #0
 8011808:	4621      	mov	r1, r4
 801180a:	4628      	mov	r0, r5
 801180c:	f000 f9b0 	bl	8011b70 <_Bfree>
 8011810:	2e00      	cmp	r6, #0
 8011812:	f43f aea7 	beq.w	8011564 <_dtoa_r+0x6c4>
 8011816:	f1b8 0f00 	cmp.w	r8, #0
 801181a:	d005      	beq.n	8011828 <_dtoa_r+0x988>
 801181c:	45b0      	cmp	r8, r6
 801181e:	d003      	beq.n	8011828 <_dtoa_r+0x988>
 8011820:	4641      	mov	r1, r8
 8011822:	4628      	mov	r0, r5
 8011824:	f000 f9a4 	bl	8011b70 <_Bfree>
 8011828:	4631      	mov	r1, r6
 801182a:	4628      	mov	r0, r5
 801182c:	f000 f9a0 	bl	8011b70 <_Bfree>
 8011830:	e698      	b.n	8011564 <_dtoa_r+0x6c4>
 8011832:	2400      	movs	r4, #0
 8011834:	4626      	mov	r6, r4
 8011836:	e7e1      	b.n	80117fc <_dtoa_r+0x95c>
 8011838:	46c2      	mov	sl, r8
 801183a:	4626      	mov	r6, r4
 801183c:	e596      	b.n	801136c <_dtoa_r+0x4cc>
 801183e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011840:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011844:	2b00      	cmp	r3, #0
 8011846:	f000 80fd 	beq.w	8011a44 <_dtoa_r+0xba4>
 801184a:	2f00      	cmp	r7, #0
 801184c:	dd05      	ble.n	801185a <_dtoa_r+0x9ba>
 801184e:	4631      	mov	r1, r6
 8011850:	463a      	mov	r2, r7
 8011852:	4628      	mov	r0, r5
 8011854:	f000 fb5a 	bl	8011f0c <__lshift>
 8011858:	4606      	mov	r6, r0
 801185a:	f1b8 0f00 	cmp.w	r8, #0
 801185e:	d05c      	beq.n	801191a <_dtoa_r+0xa7a>
 8011860:	4628      	mov	r0, r5
 8011862:	6871      	ldr	r1, [r6, #4]
 8011864:	f000 f944 	bl	8011af0 <_Balloc>
 8011868:	4607      	mov	r7, r0
 801186a:	b928      	cbnz	r0, 8011878 <_dtoa_r+0x9d8>
 801186c:	4602      	mov	r2, r0
 801186e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011872:	4b7f      	ldr	r3, [pc, #508]	; (8011a70 <_dtoa_r+0xbd0>)
 8011874:	f7ff bb28 	b.w	8010ec8 <_dtoa_r+0x28>
 8011878:	6932      	ldr	r2, [r6, #16]
 801187a:	f106 010c 	add.w	r1, r6, #12
 801187e:	3202      	adds	r2, #2
 8011880:	0092      	lsls	r2, r2, #2
 8011882:	300c      	adds	r0, #12
 8011884:	f000 f926 	bl	8011ad4 <memcpy>
 8011888:	2201      	movs	r2, #1
 801188a:	4639      	mov	r1, r7
 801188c:	4628      	mov	r0, r5
 801188e:	f000 fb3d 	bl	8011f0c <__lshift>
 8011892:	46b0      	mov	r8, r6
 8011894:	4606      	mov	r6, r0
 8011896:	9b03      	ldr	r3, [sp, #12]
 8011898:	3301      	adds	r3, #1
 801189a:	9308      	str	r3, [sp, #32]
 801189c:	9b03      	ldr	r3, [sp, #12]
 801189e:	444b      	add	r3, r9
 80118a0:	930a      	str	r3, [sp, #40]	; 0x28
 80118a2:	9b04      	ldr	r3, [sp, #16]
 80118a4:	f003 0301 	and.w	r3, r3, #1
 80118a8:	9309      	str	r3, [sp, #36]	; 0x24
 80118aa:	9b08      	ldr	r3, [sp, #32]
 80118ac:	4621      	mov	r1, r4
 80118ae:	3b01      	subs	r3, #1
 80118b0:	4658      	mov	r0, fp
 80118b2:	9304      	str	r3, [sp, #16]
 80118b4:	f7ff fa66 	bl	8010d84 <quorem>
 80118b8:	4603      	mov	r3, r0
 80118ba:	4641      	mov	r1, r8
 80118bc:	3330      	adds	r3, #48	; 0x30
 80118be:	9006      	str	r0, [sp, #24]
 80118c0:	4658      	mov	r0, fp
 80118c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80118c4:	f000 fb92 	bl	8011fec <__mcmp>
 80118c8:	4632      	mov	r2, r6
 80118ca:	4681      	mov	r9, r0
 80118cc:	4621      	mov	r1, r4
 80118ce:	4628      	mov	r0, r5
 80118d0:	f000 fba8 	bl	8012024 <__mdiff>
 80118d4:	68c2      	ldr	r2, [r0, #12]
 80118d6:	4607      	mov	r7, r0
 80118d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80118da:	bb02      	cbnz	r2, 801191e <_dtoa_r+0xa7e>
 80118dc:	4601      	mov	r1, r0
 80118de:	4658      	mov	r0, fp
 80118e0:	f000 fb84 	bl	8011fec <__mcmp>
 80118e4:	4602      	mov	r2, r0
 80118e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80118e8:	4639      	mov	r1, r7
 80118ea:	4628      	mov	r0, r5
 80118ec:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80118f0:	f000 f93e 	bl	8011b70 <_Bfree>
 80118f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80118f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80118f8:	9f08      	ldr	r7, [sp, #32]
 80118fa:	ea43 0102 	orr.w	r1, r3, r2
 80118fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011900:	430b      	orrs	r3, r1
 8011902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011904:	d10d      	bne.n	8011922 <_dtoa_r+0xa82>
 8011906:	2b39      	cmp	r3, #57	; 0x39
 8011908:	d029      	beq.n	801195e <_dtoa_r+0xabe>
 801190a:	f1b9 0f00 	cmp.w	r9, #0
 801190e:	dd01      	ble.n	8011914 <_dtoa_r+0xa74>
 8011910:	9b06      	ldr	r3, [sp, #24]
 8011912:	3331      	adds	r3, #49	; 0x31
 8011914:	9a04      	ldr	r2, [sp, #16]
 8011916:	7013      	strb	r3, [r2, #0]
 8011918:	e776      	b.n	8011808 <_dtoa_r+0x968>
 801191a:	4630      	mov	r0, r6
 801191c:	e7b9      	b.n	8011892 <_dtoa_r+0x9f2>
 801191e:	2201      	movs	r2, #1
 8011920:	e7e2      	b.n	80118e8 <_dtoa_r+0xa48>
 8011922:	f1b9 0f00 	cmp.w	r9, #0
 8011926:	db06      	blt.n	8011936 <_dtoa_r+0xa96>
 8011928:	9922      	ldr	r1, [sp, #136]	; 0x88
 801192a:	ea41 0909 	orr.w	r9, r1, r9
 801192e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011930:	ea59 0101 	orrs.w	r1, r9, r1
 8011934:	d120      	bne.n	8011978 <_dtoa_r+0xad8>
 8011936:	2a00      	cmp	r2, #0
 8011938:	ddec      	ble.n	8011914 <_dtoa_r+0xa74>
 801193a:	4659      	mov	r1, fp
 801193c:	2201      	movs	r2, #1
 801193e:	4628      	mov	r0, r5
 8011940:	9308      	str	r3, [sp, #32]
 8011942:	f000 fae3 	bl	8011f0c <__lshift>
 8011946:	4621      	mov	r1, r4
 8011948:	4683      	mov	fp, r0
 801194a:	f000 fb4f 	bl	8011fec <__mcmp>
 801194e:	2800      	cmp	r0, #0
 8011950:	9b08      	ldr	r3, [sp, #32]
 8011952:	dc02      	bgt.n	801195a <_dtoa_r+0xaba>
 8011954:	d1de      	bne.n	8011914 <_dtoa_r+0xa74>
 8011956:	07da      	lsls	r2, r3, #31
 8011958:	d5dc      	bpl.n	8011914 <_dtoa_r+0xa74>
 801195a:	2b39      	cmp	r3, #57	; 0x39
 801195c:	d1d8      	bne.n	8011910 <_dtoa_r+0xa70>
 801195e:	2339      	movs	r3, #57	; 0x39
 8011960:	9a04      	ldr	r2, [sp, #16]
 8011962:	7013      	strb	r3, [r2, #0]
 8011964:	463b      	mov	r3, r7
 8011966:	461f      	mov	r7, r3
 8011968:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 801196c:	3b01      	subs	r3, #1
 801196e:	2a39      	cmp	r2, #57	; 0x39
 8011970:	d050      	beq.n	8011a14 <_dtoa_r+0xb74>
 8011972:	3201      	adds	r2, #1
 8011974:	701a      	strb	r2, [r3, #0]
 8011976:	e747      	b.n	8011808 <_dtoa_r+0x968>
 8011978:	2a00      	cmp	r2, #0
 801197a:	dd03      	ble.n	8011984 <_dtoa_r+0xae4>
 801197c:	2b39      	cmp	r3, #57	; 0x39
 801197e:	d0ee      	beq.n	801195e <_dtoa_r+0xabe>
 8011980:	3301      	adds	r3, #1
 8011982:	e7c7      	b.n	8011914 <_dtoa_r+0xa74>
 8011984:	9a08      	ldr	r2, [sp, #32]
 8011986:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011988:	f802 3c01 	strb.w	r3, [r2, #-1]
 801198c:	428a      	cmp	r2, r1
 801198e:	d02a      	beq.n	80119e6 <_dtoa_r+0xb46>
 8011990:	4659      	mov	r1, fp
 8011992:	2300      	movs	r3, #0
 8011994:	220a      	movs	r2, #10
 8011996:	4628      	mov	r0, r5
 8011998:	f000 f90c 	bl	8011bb4 <__multadd>
 801199c:	45b0      	cmp	r8, r6
 801199e:	4683      	mov	fp, r0
 80119a0:	f04f 0300 	mov.w	r3, #0
 80119a4:	f04f 020a 	mov.w	r2, #10
 80119a8:	4641      	mov	r1, r8
 80119aa:	4628      	mov	r0, r5
 80119ac:	d107      	bne.n	80119be <_dtoa_r+0xb1e>
 80119ae:	f000 f901 	bl	8011bb4 <__multadd>
 80119b2:	4680      	mov	r8, r0
 80119b4:	4606      	mov	r6, r0
 80119b6:	9b08      	ldr	r3, [sp, #32]
 80119b8:	3301      	adds	r3, #1
 80119ba:	9308      	str	r3, [sp, #32]
 80119bc:	e775      	b.n	80118aa <_dtoa_r+0xa0a>
 80119be:	f000 f8f9 	bl	8011bb4 <__multadd>
 80119c2:	4631      	mov	r1, r6
 80119c4:	4680      	mov	r8, r0
 80119c6:	2300      	movs	r3, #0
 80119c8:	220a      	movs	r2, #10
 80119ca:	4628      	mov	r0, r5
 80119cc:	f000 f8f2 	bl	8011bb4 <__multadd>
 80119d0:	4606      	mov	r6, r0
 80119d2:	e7f0      	b.n	80119b6 <_dtoa_r+0xb16>
 80119d4:	f1b9 0f00 	cmp.w	r9, #0
 80119d8:	bfcc      	ite	gt
 80119da:	464f      	movgt	r7, r9
 80119dc:	2701      	movle	r7, #1
 80119de:	f04f 0800 	mov.w	r8, #0
 80119e2:	9a03      	ldr	r2, [sp, #12]
 80119e4:	4417      	add	r7, r2
 80119e6:	4659      	mov	r1, fp
 80119e8:	2201      	movs	r2, #1
 80119ea:	4628      	mov	r0, r5
 80119ec:	9308      	str	r3, [sp, #32]
 80119ee:	f000 fa8d 	bl	8011f0c <__lshift>
 80119f2:	4621      	mov	r1, r4
 80119f4:	4683      	mov	fp, r0
 80119f6:	f000 faf9 	bl	8011fec <__mcmp>
 80119fa:	2800      	cmp	r0, #0
 80119fc:	dcb2      	bgt.n	8011964 <_dtoa_r+0xac4>
 80119fe:	d102      	bne.n	8011a06 <_dtoa_r+0xb66>
 8011a00:	9b08      	ldr	r3, [sp, #32]
 8011a02:	07db      	lsls	r3, r3, #31
 8011a04:	d4ae      	bmi.n	8011964 <_dtoa_r+0xac4>
 8011a06:	463b      	mov	r3, r7
 8011a08:	461f      	mov	r7, r3
 8011a0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011a0e:	2a30      	cmp	r2, #48	; 0x30
 8011a10:	d0fa      	beq.n	8011a08 <_dtoa_r+0xb68>
 8011a12:	e6f9      	b.n	8011808 <_dtoa_r+0x968>
 8011a14:	9a03      	ldr	r2, [sp, #12]
 8011a16:	429a      	cmp	r2, r3
 8011a18:	d1a5      	bne.n	8011966 <_dtoa_r+0xac6>
 8011a1a:	2331      	movs	r3, #49	; 0x31
 8011a1c:	f10a 0a01 	add.w	sl, sl, #1
 8011a20:	e779      	b.n	8011916 <_dtoa_r+0xa76>
 8011a22:	4b14      	ldr	r3, [pc, #80]	; (8011a74 <_dtoa_r+0xbd4>)
 8011a24:	f7ff baa8 	b.w	8010f78 <_dtoa_r+0xd8>
 8011a28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	f47f aa81 	bne.w	8010f32 <_dtoa_r+0x92>
 8011a30:	4b11      	ldr	r3, [pc, #68]	; (8011a78 <_dtoa_r+0xbd8>)
 8011a32:	f7ff baa1 	b.w	8010f78 <_dtoa_r+0xd8>
 8011a36:	f1b9 0f00 	cmp.w	r9, #0
 8011a3a:	dc03      	bgt.n	8011a44 <_dtoa_r+0xba4>
 8011a3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a3e:	2b02      	cmp	r3, #2
 8011a40:	f73f aecb 	bgt.w	80117da <_dtoa_r+0x93a>
 8011a44:	9f03      	ldr	r7, [sp, #12]
 8011a46:	4621      	mov	r1, r4
 8011a48:	4658      	mov	r0, fp
 8011a4a:	f7ff f99b 	bl	8010d84 <quorem>
 8011a4e:	9a03      	ldr	r2, [sp, #12]
 8011a50:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011a54:	f807 3b01 	strb.w	r3, [r7], #1
 8011a58:	1aba      	subs	r2, r7, r2
 8011a5a:	4591      	cmp	r9, r2
 8011a5c:	ddba      	ble.n	80119d4 <_dtoa_r+0xb34>
 8011a5e:	4659      	mov	r1, fp
 8011a60:	2300      	movs	r3, #0
 8011a62:	220a      	movs	r2, #10
 8011a64:	4628      	mov	r0, r5
 8011a66:	f000 f8a5 	bl	8011bb4 <__multadd>
 8011a6a:	4683      	mov	fp, r0
 8011a6c:	e7eb      	b.n	8011a46 <_dtoa_r+0xba6>
 8011a6e:	bf00      	nop
 8011a70:	080137f1 	.word	0x080137f1
 8011a74:	080135b4 	.word	0x080135b4
 8011a78:	08013789 	.word	0x08013789

08011a7c <fiprintf>:
 8011a7c:	b40e      	push	{r1, r2, r3}
 8011a7e:	b503      	push	{r0, r1, lr}
 8011a80:	4601      	mov	r1, r0
 8011a82:	ab03      	add	r3, sp, #12
 8011a84:	4805      	ldr	r0, [pc, #20]	; (8011a9c <fiprintf+0x20>)
 8011a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a8a:	6800      	ldr	r0, [r0, #0]
 8011a8c:	9301      	str	r3, [sp, #4]
 8011a8e:	f000 fe25 	bl	80126dc <_vfiprintf_r>
 8011a92:	b002      	add	sp, #8
 8011a94:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a98:	b003      	add	sp, #12
 8011a9a:	4770      	bx	lr
 8011a9c:	20000424 	.word	0x20000424

08011aa0 <_localeconv_r>:
 8011aa0:	4800      	ldr	r0, [pc, #0]	; (8011aa4 <_localeconv_r+0x4>)
 8011aa2:	4770      	bx	lr
 8011aa4:	20000578 	.word	0x20000578

08011aa8 <malloc>:
 8011aa8:	4b02      	ldr	r3, [pc, #8]	; (8011ab4 <malloc+0xc>)
 8011aaa:	4601      	mov	r1, r0
 8011aac:	6818      	ldr	r0, [r3, #0]
 8011aae:	f000 bc1d 	b.w	80122ec <_malloc_r>
 8011ab2:	bf00      	nop
 8011ab4:	20000424 	.word	0x20000424

08011ab8 <memchr>:
 8011ab8:	4603      	mov	r3, r0
 8011aba:	b510      	push	{r4, lr}
 8011abc:	b2c9      	uxtb	r1, r1
 8011abe:	4402      	add	r2, r0
 8011ac0:	4293      	cmp	r3, r2
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	d101      	bne.n	8011aca <memchr+0x12>
 8011ac6:	2000      	movs	r0, #0
 8011ac8:	e003      	b.n	8011ad2 <memchr+0x1a>
 8011aca:	7804      	ldrb	r4, [r0, #0]
 8011acc:	3301      	adds	r3, #1
 8011ace:	428c      	cmp	r4, r1
 8011ad0:	d1f6      	bne.n	8011ac0 <memchr+0x8>
 8011ad2:	bd10      	pop	{r4, pc}

08011ad4 <memcpy>:
 8011ad4:	440a      	add	r2, r1
 8011ad6:	4291      	cmp	r1, r2
 8011ad8:	f100 33ff 	add.w	r3, r0, #4294967295
 8011adc:	d100      	bne.n	8011ae0 <memcpy+0xc>
 8011ade:	4770      	bx	lr
 8011ae0:	b510      	push	{r4, lr}
 8011ae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ae6:	4291      	cmp	r1, r2
 8011ae8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011aec:	d1f9      	bne.n	8011ae2 <memcpy+0xe>
 8011aee:	bd10      	pop	{r4, pc}

08011af0 <_Balloc>:
 8011af0:	b570      	push	{r4, r5, r6, lr}
 8011af2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011af4:	4604      	mov	r4, r0
 8011af6:	460d      	mov	r5, r1
 8011af8:	b976      	cbnz	r6, 8011b18 <_Balloc+0x28>
 8011afa:	2010      	movs	r0, #16
 8011afc:	f7ff ffd4 	bl	8011aa8 <malloc>
 8011b00:	4602      	mov	r2, r0
 8011b02:	6260      	str	r0, [r4, #36]	; 0x24
 8011b04:	b920      	cbnz	r0, 8011b10 <_Balloc+0x20>
 8011b06:	2166      	movs	r1, #102	; 0x66
 8011b08:	4b17      	ldr	r3, [pc, #92]	; (8011b68 <_Balloc+0x78>)
 8011b0a:	4818      	ldr	r0, [pc, #96]	; (8011b6c <_Balloc+0x7c>)
 8011b0c:	f7ff f91c 	bl	8010d48 <__assert_func>
 8011b10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011b14:	6006      	str	r6, [r0, #0]
 8011b16:	60c6      	str	r6, [r0, #12]
 8011b18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011b1a:	68f3      	ldr	r3, [r6, #12]
 8011b1c:	b183      	cbz	r3, 8011b40 <_Balloc+0x50>
 8011b1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b20:	68db      	ldr	r3, [r3, #12]
 8011b22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011b26:	b9b8      	cbnz	r0, 8011b58 <_Balloc+0x68>
 8011b28:	2101      	movs	r1, #1
 8011b2a:	fa01 f605 	lsl.w	r6, r1, r5
 8011b2e:	1d72      	adds	r2, r6, #5
 8011b30:	4620      	mov	r0, r4
 8011b32:	0092      	lsls	r2, r2, #2
 8011b34:	f000 fb5e 	bl	80121f4 <_calloc_r>
 8011b38:	b160      	cbz	r0, 8011b54 <_Balloc+0x64>
 8011b3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011b3e:	e00e      	b.n	8011b5e <_Balloc+0x6e>
 8011b40:	2221      	movs	r2, #33	; 0x21
 8011b42:	2104      	movs	r1, #4
 8011b44:	4620      	mov	r0, r4
 8011b46:	f000 fb55 	bl	80121f4 <_calloc_r>
 8011b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b4c:	60f0      	str	r0, [r6, #12]
 8011b4e:	68db      	ldr	r3, [r3, #12]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d1e4      	bne.n	8011b1e <_Balloc+0x2e>
 8011b54:	2000      	movs	r0, #0
 8011b56:	bd70      	pop	{r4, r5, r6, pc}
 8011b58:	6802      	ldr	r2, [r0, #0]
 8011b5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011b5e:	2300      	movs	r3, #0
 8011b60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011b64:	e7f7      	b.n	8011b56 <_Balloc+0x66>
 8011b66:	bf00      	nop
 8011b68:	080135d8 	.word	0x080135d8
 8011b6c:	08013802 	.word	0x08013802

08011b70 <_Bfree>:
 8011b70:	b570      	push	{r4, r5, r6, lr}
 8011b72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011b74:	4605      	mov	r5, r0
 8011b76:	460c      	mov	r4, r1
 8011b78:	b976      	cbnz	r6, 8011b98 <_Bfree+0x28>
 8011b7a:	2010      	movs	r0, #16
 8011b7c:	f7ff ff94 	bl	8011aa8 <malloc>
 8011b80:	4602      	mov	r2, r0
 8011b82:	6268      	str	r0, [r5, #36]	; 0x24
 8011b84:	b920      	cbnz	r0, 8011b90 <_Bfree+0x20>
 8011b86:	218a      	movs	r1, #138	; 0x8a
 8011b88:	4b08      	ldr	r3, [pc, #32]	; (8011bac <_Bfree+0x3c>)
 8011b8a:	4809      	ldr	r0, [pc, #36]	; (8011bb0 <_Bfree+0x40>)
 8011b8c:	f7ff f8dc 	bl	8010d48 <__assert_func>
 8011b90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011b94:	6006      	str	r6, [r0, #0]
 8011b96:	60c6      	str	r6, [r0, #12]
 8011b98:	b13c      	cbz	r4, 8011baa <_Bfree+0x3a>
 8011b9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011b9c:	6862      	ldr	r2, [r4, #4]
 8011b9e:	68db      	ldr	r3, [r3, #12]
 8011ba0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ba4:	6021      	str	r1, [r4, #0]
 8011ba6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011baa:	bd70      	pop	{r4, r5, r6, pc}
 8011bac:	080135d8 	.word	0x080135d8
 8011bb0:	08013802 	.word	0x08013802

08011bb4 <__multadd>:
 8011bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bb8:	4607      	mov	r7, r0
 8011bba:	460c      	mov	r4, r1
 8011bbc:	461e      	mov	r6, r3
 8011bbe:	2000      	movs	r0, #0
 8011bc0:	690d      	ldr	r5, [r1, #16]
 8011bc2:	f101 0c14 	add.w	ip, r1, #20
 8011bc6:	f8dc 3000 	ldr.w	r3, [ip]
 8011bca:	3001      	adds	r0, #1
 8011bcc:	b299      	uxth	r1, r3
 8011bce:	fb02 6101 	mla	r1, r2, r1, r6
 8011bd2:	0c1e      	lsrs	r6, r3, #16
 8011bd4:	0c0b      	lsrs	r3, r1, #16
 8011bd6:	fb02 3306 	mla	r3, r2, r6, r3
 8011bda:	b289      	uxth	r1, r1
 8011bdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011be0:	4285      	cmp	r5, r0
 8011be2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011be6:	f84c 1b04 	str.w	r1, [ip], #4
 8011bea:	dcec      	bgt.n	8011bc6 <__multadd+0x12>
 8011bec:	b30e      	cbz	r6, 8011c32 <__multadd+0x7e>
 8011bee:	68a3      	ldr	r3, [r4, #8]
 8011bf0:	42ab      	cmp	r3, r5
 8011bf2:	dc19      	bgt.n	8011c28 <__multadd+0x74>
 8011bf4:	6861      	ldr	r1, [r4, #4]
 8011bf6:	4638      	mov	r0, r7
 8011bf8:	3101      	adds	r1, #1
 8011bfa:	f7ff ff79 	bl	8011af0 <_Balloc>
 8011bfe:	4680      	mov	r8, r0
 8011c00:	b928      	cbnz	r0, 8011c0e <__multadd+0x5a>
 8011c02:	4602      	mov	r2, r0
 8011c04:	21b5      	movs	r1, #181	; 0xb5
 8011c06:	4b0c      	ldr	r3, [pc, #48]	; (8011c38 <__multadd+0x84>)
 8011c08:	480c      	ldr	r0, [pc, #48]	; (8011c3c <__multadd+0x88>)
 8011c0a:	f7ff f89d 	bl	8010d48 <__assert_func>
 8011c0e:	6922      	ldr	r2, [r4, #16]
 8011c10:	f104 010c 	add.w	r1, r4, #12
 8011c14:	3202      	adds	r2, #2
 8011c16:	0092      	lsls	r2, r2, #2
 8011c18:	300c      	adds	r0, #12
 8011c1a:	f7ff ff5b 	bl	8011ad4 <memcpy>
 8011c1e:	4621      	mov	r1, r4
 8011c20:	4638      	mov	r0, r7
 8011c22:	f7ff ffa5 	bl	8011b70 <_Bfree>
 8011c26:	4644      	mov	r4, r8
 8011c28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011c2c:	3501      	adds	r5, #1
 8011c2e:	615e      	str	r6, [r3, #20]
 8011c30:	6125      	str	r5, [r4, #16]
 8011c32:	4620      	mov	r0, r4
 8011c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c38:	080137f1 	.word	0x080137f1
 8011c3c:	08013802 	.word	0x08013802

08011c40 <__hi0bits>:
 8011c40:	0c02      	lsrs	r2, r0, #16
 8011c42:	0412      	lsls	r2, r2, #16
 8011c44:	4603      	mov	r3, r0
 8011c46:	b9ca      	cbnz	r2, 8011c7c <__hi0bits+0x3c>
 8011c48:	0403      	lsls	r3, r0, #16
 8011c4a:	2010      	movs	r0, #16
 8011c4c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8011c50:	bf04      	itt	eq
 8011c52:	021b      	lsleq	r3, r3, #8
 8011c54:	3008      	addeq	r0, #8
 8011c56:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011c5a:	bf04      	itt	eq
 8011c5c:	011b      	lsleq	r3, r3, #4
 8011c5e:	3004      	addeq	r0, #4
 8011c60:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011c64:	bf04      	itt	eq
 8011c66:	009b      	lsleq	r3, r3, #2
 8011c68:	3002      	addeq	r0, #2
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	db05      	blt.n	8011c7a <__hi0bits+0x3a>
 8011c6e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8011c72:	f100 0001 	add.w	r0, r0, #1
 8011c76:	bf08      	it	eq
 8011c78:	2020      	moveq	r0, #32
 8011c7a:	4770      	bx	lr
 8011c7c:	2000      	movs	r0, #0
 8011c7e:	e7e5      	b.n	8011c4c <__hi0bits+0xc>

08011c80 <__lo0bits>:
 8011c80:	6803      	ldr	r3, [r0, #0]
 8011c82:	4602      	mov	r2, r0
 8011c84:	f013 0007 	ands.w	r0, r3, #7
 8011c88:	d00b      	beq.n	8011ca2 <__lo0bits+0x22>
 8011c8a:	07d9      	lsls	r1, r3, #31
 8011c8c:	d421      	bmi.n	8011cd2 <__lo0bits+0x52>
 8011c8e:	0798      	lsls	r0, r3, #30
 8011c90:	bf49      	itett	mi
 8011c92:	085b      	lsrmi	r3, r3, #1
 8011c94:	089b      	lsrpl	r3, r3, #2
 8011c96:	2001      	movmi	r0, #1
 8011c98:	6013      	strmi	r3, [r2, #0]
 8011c9a:	bf5c      	itt	pl
 8011c9c:	2002      	movpl	r0, #2
 8011c9e:	6013      	strpl	r3, [r2, #0]
 8011ca0:	4770      	bx	lr
 8011ca2:	b299      	uxth	r1, r3
 8011ca4:	b909      	cbnz	r1, 8011caa <__lo0bits+0x2a>
 8011ca6:	2010      	movs	r0, #16
 8011ca8:	0c1b      	lsrs	r3, r3, #16
 8011caa:	b2d9      	uxtb	r1, r3
 8011cac:	b909      	cbnz	r1, 8011cb2 <__lo0bits+0x32>
 8011cae:	3008      	adds	r0, #8
 8011cb0:	0a1b      	lsrs	r3, r3, #8
 8011cb2:	0719      	lsls	r1, r3, #28
 8011cb4:	bf04      	itt	eq
 8011cb6:	091b      	lsreq	r3, r3, #4
 8011cb8:	3004      	addeq	r0, #4
 8011cba:	0799      	lsls	r1, r3, #30
 8011cbc:	bf04      	itt	eq
 8011cbe:	089b      	lsreq	r3, r3, #2
 8011cc0:	3002      	addeq	r0, #2
 8011cc2:	07d9      	lsls	r1, r3, #31
 8011cc4:	d403      	bmi.n	8011cce <__lo0bits+0x4e>
 8011cc6:	085b      	lsrs	r3, r3, #1
 8011cc8:	f100 0001 	add.w	r0, r0, #1
 8011ccc:	d003      	beq.n	8011cd6 <__lo0bits+0x56>
 8011cce:	6013      	str	r3, [r2, #0]
 8011cd0:	4770      	bx	lr
 8011cd2:	2000      	movs	r0, #0
 8011cd4:	4770      	bx	lr
 8011cd6:	2020      	movs	r0, #32
 8011cd8:	4770      	bx	lr
	...

08011cdc <__i2b>:
 8011cdc:	b510      	push	{r4, lr}
 8011cde:	460c      	mov	r4, r1
 8011ce0:	2101      	movs	r1, #1
 8011ce2:	f7ff ff05 	bl	8011af0 <_Balloc>
 8011ce6:	4602      	mov	r2, r0
 8011ce8:	b928      	cbnz	r0, 8011cf6 <__i2b+0x1a>
 8011cea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011cee:	4b04      	ldr	r3, [pc, #16]	; (8011d00 <__i2b+0x24>)
 8011cf0:	4804      	ldr	r0, [pc, #16]	; (8011d04 <__i2b+0x28>)
 8011cf2:	f7ff f829 	bl	8010d48 <__assert_func>
 8011cf6:	2301      	movs	r3, #1
 8011cf8:	6144      	str	r4, [r0, #20]
 8011cfa:	6103      	str	r3, [r0, #16]
 8011cfc:	bd10      	pop	{r4, pc}
 8011cfe:	bf00      	nop
 8011d00:	080137f1 	.word	0x080137f1
 8011d04:	08013802 	.word	0x08013802

08011d08 <__multiply>:
 8011d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d0c:	4691      	mov	r9, r2
 8011d0e:	690a      	ldr	r2, [r1, #16]
 8011d10:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011d14:	460c      	mov	r4, r1
 8011d16:	429a      	cmp	r2, r3
 8011d18:	bfbe      	ittt	lt
 8011d1a:	460b      	movlt	r3, r1
 8011d1c:	464c      	movlt	r4, r9
 8011d1e:	4699      	movlt	r9, r3
 8011d20:	6927      	ldr	r7, [r4, #16]
 8011d22:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011d26:	68a3      	ldr	r3, [r4, #8]
 8011d28:	6861      	ldr	r1, [r4, #4]
 8011d2a:	eb07 060a 	add.w	r6, r7, sl
 8011d2e:	42b3      	cmp	r3, r6
 8011d30:	b085      	sub	sp, #20
 8011d32:	bfb8      	it	lt
 8011d34:	3101      	addlt	r1, #1
 8011d36:	f7ff fedb 	bl	8011af0 <_Balloc>
 8011d3a:	b930      	cbnz	r0, 8011d4a <__multiply+0x42>
 8011d3c:	4602      	mov	r2, r0
 8011d3e:	f240 115d 	movw	r1, #349	; 0x15d
 8011d42:	4b43      	ldr	r3, [pc, #268]	; (8011e50 <__multiply+0x148>)
 8011d44:	4843      	ldr	r0, [pc, #268]	; (8011e54 <__multiply+0x14c>)
 8011d46:	f7fe ffff 	bl	8010d48 <__assert_func>
 8011d4a:	f100 0514 	add.w	r5, r0, #20
 8011d4e:	462b      	mov	r3, r5
 8011d50:	2200      	movs	r2, #0
 8011d52:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011d56:	4543      	cmp	r3, r8
 8011d58:	d321      	bcc.n	8011d9e <__multiply+0x96>
 8011d5a:	f104 0314 	add.w	r3, r4, #20
 8011d5e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011d62:	f109 0314 	add.w	r3, r9, #20
 8011d66:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011d6a:	9202      	str	r2, [sp, #8]
 8011d6c:	1b3a      	subs	r2, r7, r4
 8011d6e:	3a15      	subs	r2, #21
 8011d70:	f022 0203 	bic.w	r2, r2, #3
 8011d74:	3204      	adds	r2, #4
 8011d76:	f104 0115 	add.w	r1, r4, #21
 8011d7a:	428f      	cmp	r7, r1
 8011d7c:	bf38      	it	cc
 8011d7e:	2204      	movcc	r2, #4
 8011d80:	9201      	str	r2, [sp, #4]
 8011d82:	9a02      	ldr	r2, [sp, #8]
 8011d84:	9303      	str	r3, [sp, #12]
 8011d86:	429a      	cmp	r2, r3
 8011d88:	d80c      	bhi.n	8011da4 <__multiply+0x9c>
 8011d8a:	2e00      	cmp	r6, #0
 8011d8c:	dd03      	ble.n	8011d96 <__multiply+0x8e>
 8011d8e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d059      	beq.n	8011e4a <__multiply+0x142>
 8011d96:	6106      	str	r6, [r0, #16]
 8011d98:	b005      	add	sp, #20
 8011d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d9e:	f843 2b04 	str.w	r2, [r3], #4
 8011da2:	e7d8      	b.n	8011d56 <__multiply+0x4e>
 8011da4:	f8b3 a000 	ldrh.w	sl, [r3]
 8011da8:	f1ba 0f00 	cmp.w	sl, #0
 8011dac:	d023      	beq.n	8011df6 <__multiply+0xee>
 8011dae:	46a9      	mov	r9, r5
 8011db0:	f04f 0c00 	mov.w	ip, #0
 8011db4:	f104 0e14 	add.w	lr, r4, #20
 8011db8:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011dbc:	f8d9 1000 	ldr.w	r1, [r9]
 8011dc0:	fa1f fb82 	uxth.w	fp, r2
 8011dc4:	b289      	uxth	r1, r1
 8011dc6:	fb0a 110b 	mla	r1, sl, fp, r1
 8011dca:	4461      	add	r1, ip
 8011dcc:	f8d9 c000 	ldr.w	ip, [r9]
 8011dd0:	0c12      	lsrs	r2, r2, #16
 8011dd2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8011dd6:	fb0a c202 	mla	r2, sl, r2, ip
 8011dda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011dde:	b289      	uxth	r1, r1
 8011de0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011de4:	4577      	cmp	r7, lr
 8011de6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011dea:	f849 1b04 	str.w	r1, [r9], #4
 8011dee:	d8e3      	bhi.n	8011db8 <__multiply+0xb0>
 8011df0:	9a01      	ldr	r2, [sp, #4]
 8011df2:	f845 c002 	str.w	ip, [r5, r2]
 8011df6:	9a03      	ldr	r2, [sp, #12]
 8011df8:	3304      	adds	r3, #4
 8011dfa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011dfe:	f1b9 0f00 	cmp.w	r9, #0
 8011e02:	d020      	beq.n	8011e46 <__multiply+0x13e>
 8011e04:	46ae      	mov	lr, r5
 8011e06:	f04f 0a00 	mov.w	sl, #0
 8011e0a:	6829      	ldr	r1, [r5, #0]
 8011e0c:	f104 0c14 	add.w	ip, r4, #20
 8011e10:	f8bc b000 	ldrh.w	fp, [ip]
 8011e14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011e18:	b289      	uxth	r1, r1
 8011e1a:	fb09 220b 	mla	r2, r9, fp, r2
 8011e1e:	4492      	add	sl, r2
 8011e20:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011e24:	f84e 1b04 	str.w	r1, [lr], #4
 8011e28:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011e2c:	f8be 1000 	ldrh.w	r1, [lr]
 8011e30:	0c12      	lsrs	r2, r2, #16
 8011e32:	fb09 1102 	mla	r1, r9, r2, r1
 8011e36:	4567      	cmp	r7, ip
 8011e38:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011e3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011e40:	d8e6      	bhi.n	8011e10 <__multiply+0x108>
 8011e42:	9a01      	ldr	r2, [sp, #4]
 8011e44:	50a9      	str	r1, [r5, r2]
 8011e46:	3504      	adds	r5, #4
 8011e48:	e79b      	b.n	8011d82 <__multiply+0x7a>
 8011e4a:	3e01      	subs	r6, #1
 8011e4c:	e79d      	b.n	8011d8a <__multiply+0x82>
 8011e4e:	bf00      	nop
 8011e50:	080137f1 	.word	0x080137f1
 8011e54:	08013802 	.word	0x08013802

08011e58 <__pow5mult>:
 8011e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e5c:	4615      	mov	r5, r2
 8011e5e:	f012 0203 	ands.w	r2, r2, #3
 8011e62:	4606      	mov	r6, r0
 8011e64:	460f      	mov	r7, r1
 8011e66:	d007      	beq.n	8011e78 <__pow5mult+0x20>
 8011e68:	4c25      	ldr	r4, [pc, #148]	; (8011f00 <__pow5mult+0xa8>)
 8011e6a:	3a01      	subs	r2, #1
 8011e6c:	2300      	movs	r3, #0
 8011e6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011e72:	f7ff fe9f 	bl	8011bb4 <__multadd>
 8011e76:	4607      	mov	r7, r0
 8011e78:	10ad      	asrs	r5, r5, #2
 8011e7a:	d03d      	beq.n	8011ef8 <__pow5mult+0xa0>
 8011e7c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011e7e:	b97c      	cbnz	r4, 8011ea0 <__pow5mult+0x48>
 8011e80:	2010      	movs	r0, #16
 8011e82:	f7ff fe11 	bl	8011aa8 <malloc>
 8011e86:	4602      	mov	r2, r0
 8011e88:	6270      	str	r0, [r6, #36]	; 0x24
 8011e8a:	b928      	cbnz	r0, 8011e98 <__pow5mult+0x40>
 8011e8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011e90:	4b1c      	ldr	r3, [pc, #112]	; (8011f04 <__pow5mult+0xac>)
 8011e92:	481d      	ldr	r0, [pc, #116]	; (8011f08 <__pow5mult+0xb0>)
 8011e94:	f7fe ff58 	bl	8010d48 <__assert_func>
 8011e98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011e9c:	6004      	str	r4, [r0, #0]
 8011e9e:	60c4      	str	r4, [r0, #12]
 8011ea0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011ea4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011ea8:	b94c      	cbnz	r4, 8011ebe <__pow5mult+0x66>
 8011eaa:	f240 2171 	movw	r1, #625	; 0x271
 8011eae:	4630      	mov	r0, r6
 8011eb0:	f7ff ff14 	bl	8011cdc <__i2b>
 8011eb4:	2300      	movs	r3, #0
 8011eb6:	4604      	mov	r4, r0
 8011eb8:	f8c8 0008 	str.w	r0, [r8, #8]
 8011ebc:	6003      	str	r3, [r0, #0]
 8011ebe:	f04f 0900 	mov.w	r9, #0
 8011ec2:	07eb      	lsls	r3, r5, #31
 8011ec4:	d50a      	bpl.n	8011edc <__pow5mult+0x84>
 8011ec6:	4639      	mov	r1, r7
 8011ec8:	4622      	mov	r2, r4
 8011eca:	4630      	mov	r0, r6
 8011ecc:	f7ff ff1c 	bl	8011d08 <__multiply>
 8011ed0:	4680      	mov	r8, r0
 8011ed2:	4639      	mov	r1, r7
 8011ed4:	4630      	mov	r0, r6
 8011ed6:	f7ff fe4b 	bl	8011b70 <_Bfree>
 8011eda:	4647      	mov	r7, r8
 8011edc:	106d      	asrs	r5, r5, #1
 8011ede:	d00b      	beq.n	8011ef8 <__pow5mult+0xa0>
 8011ee0:	6820      	ldr	r0, [r4, #0]
 8011ee2:	b938      	cbnz	r0, 8011ef4 <__pow5mult+0x9c>
 8011ee4:	4622      	mov	r2, r4
 8011ee6:	4621      	mov	r1, r4
 8011ee8:	4630      	mov	r0, r6
 8011eea:	f7ff ff0d 	bl	8011d08 <__multiply>
 8011eee:	6020      	str	r0, [r4, #0]
 8011ef0:	f8c0 9000 	str.w	r9, [r0]
 8011ef4:	4604      	mov	r4, r0
 8011ef6:	e7e4      	b.n	8011ec2 <__pow5mult+0x6a>
 8011ef8:	4638      	mov	r0, r7
 8011efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011efe:	bf00      	nop
 8011f00:	08013950 	.word	0x08013950
 8011f04:	080135d8 	.word	0x080135d8
 8011f08:	08013802 	.word	0x08013802

08011f0c <__lshift>:
 8011f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f10:	460c      	mov	r4, r1
 8011f12:	4607      	mov	r7, r0
 8011f14:	4691      	mov	r9, r2
 8011f16:	6923      	ldr	r3, [r4, #16]
 8011f18:	6849      	ldr	r1, [r1, #4]
 8011f1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011f1e:	68a3      	ldr	r3, [r4, #8]
 8011f20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011f24:	f108 0601 	add.w	r6, r8, #1
 8011f28:	42b3      	cmp	r3, r6
 8011f2a:	db0b      	blt.n	8011f44 <__lshift+0x38>
 8011f2c:	4638      	mov	r0, r7
 8011f2e:	f7ff fddf 	bl	8011af0 <_Balloc>
 8011f32:	4605      	mov	r5, r0
 8011f34:	b948      	cbnz	r0, 8011f4a <__lshift+0x3e>
 8011f36:	4602      	mov	r2, r0
 8011f38:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011f3c:	4b29      	ldr	r3, [pc, #164]	; (8011fe4 <__lshift+0xd8>)
 8011f3e:	482a      	ldr	r0, [pc, #168]	; (8011fe8 <__lshift+0xdc>)
 8011f40:	f7fe ff02 	bl	8010d48 <__assert_func>
 8011f44:	3101      	adds	r1, #1
 8011f46:	005b      	lsls	r3, r3, #1
 8011f48:	e7ee      	b.n	8011f28 <__lshift+0x1c>
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	f100 0114 	add.w	r1, r0, #20
 8011f50:	f100 0210 	add.w	r2, r0, #16
 8011f54:	4618      	mov	r0, r3
 8011f56:	4553      	cmp	r3, sl
 8011f58:	db37      	blt.n	8011fca <__lshift+0xbe>
 8011f5a:	6920      	ldr	r0, [r4, #16]
 8011f5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011f60:	f104 0314 	add.w	r3, r4, #20
 8011f64:	f019 091f 	ands.w	r9, r9, #31
 8011f68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011f6c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011f70:	d02f      	beq.n	8011fd2 <__lshift+0xc6>
 8011f72:	468a      	mov	sl, r1
 8011f74:	f04f 0c00 	mov.w	ip, #0
 8011f78:	f1c9 0e20 	rsb	lr, r9, #32
 8011f7c:	681a      	ldr	r2, [r3, #0]
 8011f7e:	fa02 f209 	lsl.w	r2, r2, r9
 8011f82:	ea42 020c 	orr.w	r2, r2, ip
 8011f86:	f84a 2b04 	str.w	r2, [sl], #4
 8011f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f8e:	4298      	cmp	r0, r3
 8011f90:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011f94:	d8f2      	bhi.n	8011f7c <__lshift+0x70>
 8011f96:	1b03      	subs	r3, r0, r4
 8011f98:	3b15      	subs	r3, #21
 8011f9a:	f023 0303 	bic.w	r3, r3, #3
 8011f9e:	3304      	adds	r3, #4
 8011fa0:	f104 0215 	add.w	r2, r4, #21
 8011fa4:	4290      	cmp	r0, r2
 8011fa6:	bf38      	it	cc
 8011fa8:	2304      	movcc	r3, #4
 8011faa:	f841 c003 	str.w	ip, [r1, r3]
 8011fae:	f1bc 0f00 	cmp.w	ip, #0
 8011fb2:	d001      	beq.n	8011fb8 <__lshift+0xac>
 8011fb4:	f108 0602 	add.w	r6, r8, #2
 8011fb8:	3e01      	subs	r6, #1
 8011fba:	4638      	mov	r0, r7
 8011fbc:	4621      	mov	r1, r4
 8011fbe:	612e      	str	r6, [r5, #16]
 8011fc0:	f7ff fdd6 	bl	8011b70 <_Bfree>
 8011fc4:	4628      	mov	r0, r5
 8011fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fca:	f842 0f04 	str.w	r0, [r2, #4]!
 8011fce:	3301      	adds	r3, #1
 8011fd0:	e7c1      	b.n	8011f56 <__lshift+0x4a>
 8011fd2:	3904      	subs	r1, #4
 8011fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fd8:	4298      	cmp	r0, r3
 8011fda:	f841 2f04 	str.w	r2, [r1, #4]!
 8011fde:	d8f9      	bhi.n	8011fd4 <__lshift+0xc8>
 8011fe0:	e7ea      	b.n	8011fb8 <__lshift+0xac>
 8011fe2:	bf00      	nop
 8011fe4:	080137f1 	.word	0x080137f1
 8011fe8:	08013802 	.word	0x08013802

08011fec <__mcmp>:
 8011fec:	4603      	mov	r3, r0
 8011fee:	690a      	ldr	r2, [r1, #16]
 8011ff0:	6900      	ldr	r0, [r0, #16]
 8011ff2:	b530      	push	{r4, r5, lr}
 8011ff4:	1a80      	subs	r0, r0, r2
 8011ff6:	d10d      	bne.n	8012014 <__mcmp+0x28>
 8011ff8:	3314      	adds	r3, #20
 8011ffa:	3114      	adds	r1, #20
 8011ffc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012000:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012004:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012008:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801200c:	4295      	cmp	r5, r2
 801200e:	d002      	beq.n	8012016 <__mcmp+0x2a>
 8012010:	d304      	bcc.n	801201c <__mcmp+0x30>
 8012012:	2001      	movs	r0, #1
 8012014:	bd30      	pop	{r4, r5, pc}
 8012016:	42a3      	cmp	r3, r4
 8012018:	d3f4      	bcc.n	8012004 <__mcmp+0x18>
 801201a:	e7fb      	b.n	8012014 <__mcmp+0x28>
 801201c:	f04f 30ff 	mov.w	r0, #4294967295
 8012020:	e7f8      	b.n	8012014 <__mcmp+0x28>
	...

08012024 <__mdiff>:
 8012024:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012028:	460d      	mov	r5, r1
 801202a:	4607      	mov	r7, r0
 801202c:	4611      	mov	r1, r2
 801202e:	4628      	mov	r0, r5
 8012030:	4614      	mov	r4, r2
 8012032:	f7ff ffdb 	bl	8011fec <__mcmp>
 8012036:	1e06      	subs	r6, r0, #0
 8012038:	d111      	bne.n	801205e <__mdiff+0x3a>
 801203a:	4631      	mov	r1, r6
 801203c:	4638      	mov	r0, r7
 801203e:	f7ff fd57 	bl	8011af0 <_Balloc>
 8012042:	4602      	mov	r2, r0
 8012044:	b928      	cbnz	r0, 8012052 <__mdiff+0x2e>
 8012046:	f240 2132 	movw	r1, #562	; 0x232
 801204a:	4b3a      	ldr	r3, [pc, #232]	; (8012134 <__mdiff+0x110>)
 801204c:	483a      	ldr	r0, [pc, #232]	; (8012138 <__mdiff+0x114>)
 801204e:	f7fe fe7b 	bl	8010d48 <__assert_func>
 8012052:	2301      	movs	r3, #1
 8012054:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8012058:	4610      	mov	r0, r2
 801205a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801205e:	bfa4      	itt	ge
 8012060:	4623      	movge	r3, r4
 8012062:	462c      	movge	r4, r5
 8012064:	4638      	mov	r0, r7
 8012066:	6861      	ldr	r1, [r4, #4]
 8012068:	bfa6      	itte	ge
 801206a:	461d      	movge	r5, r3
 801206c:	2600      	movge	r6, #0
 801206e:	2601      	movlt	r6, #1
 8012070:	f7ff fd3e 	bl	8011af0 <_Balloc>
 8012074:	4602      	mov	r2, r0
 8012076:	b918      	cbnz	r0, 8012080 <__mdiff+0x5c>
 8012078:	f44f 7110 	mov.w	r1, #576	; 0x240
 801207c:	4b2d      	ldr	r3, [pc, #180]	; (8012134 <__mdiff+0x110>)
 801207e:	e7e5      	b.n	801204c <__mdiff+0x28>
 8012080:	f102 0814 	add.w	r8, r2, #20
 8012084:	46c2      	mov	sl, r8
 8012086:	f04f 0c00 	mov.w	ip, #0
 801208a:	6927      	ldr	r7, [r4, #16]
 801208c:	60c6      	str	r6, [r0, #12]
 801208e:	692e      	ldr	r6, [r5, #16]
 8012090:	f104 0014 	add.w	r0, r4, #20
 8012094:	f105 0914 	add.w	r9, r5, #20
 8012098:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 801209c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80120a0:	3410      	adds	r4, #16
 80120a2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80120a6:	f859 3b04 	ldr.w	r3, [r9], #4
 80120aa:	fa1f f18b 	uxth.w	r1, fp
 80120ae:	448c      	add	ip, r1
 80120b0:	b299      	uxth	r1, r3
 80120b2:	0c1b      	lsrs	r3, r3, #16
 80120b4:	ebac 0101 	sub.w	r1, ip, r1
 80120b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80120bc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80120c0:	b289      	uxth	r1, r1
 80120c2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80120c6:	454e      	cmp	r6, r9
 80120c8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80120cc:	f84a 3b04 	str.w	r3, [sl], #4
 80120d0:	d8e7      	bhi.n	80120a2 <__mdiff+0x7e>
 80120d2:	1b73      	subs	r3, r6, r5
 80120d4:	3b15      	subs	r3, #21
 80120d6:	f023 0303 	bic.w	r3, r3, #3
 80120da:	3515      	adds	r5, #21
 80120dc:	3304      	adds	r3, #4
 80120de:	42ae      	cmp	r6, r5
 80120e0:	bf38      	it	cc
 80120e2:	2304      	movcc	r3, #4
 80120e4:	4418      	add	r0, r3
 80120e6:	4443      	add	r3, r8
 80120e8:	461e      	mov	r6, r3
 80120ea:	4605      	mov	r5, r0
 80120ec:	4575      	cmp	r5, lr
 80120ee:	d30e      	bcc.n	801210e <__mdiff+0xea>
 80120f0:	f10e 0103 	add.w	r1, lr, #3
 80120f4:	1a09      	subs	r1, r1, r0
 80120f6:	f021 0103 	bic.w	r1, r1, #3
 80120fa:	3803      	subs	r0, #3
 80120fc:	4586      	cmp	lr, r0
 80120fe:	bf38      	it	cc
 8012100:	2100      	movcc	r1, #0
 8012102:	4419      	add	r1, r3
 8012104:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8012108:	b18b      	cbz	r3, 801212e <__mdiff+0x10a>
 801210a:	6117      	str	r7, [r2, #16]
 801210c:	e7a4      	b.n	8012058 <__mdiff+0x34>
 801210e:	f855 8b04 	ldr.w	r8, [r5], #4
 8012112:	fa1f f188 	uxth.w	r1, r8
 8012116:	4461      	add	r1, ip
 8012118:	140c      	asrs	r4, r1, #16
 801211a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801211e:	b289      	uxth	r1, r1
 8012120:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8012124:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8012128:	f846 1b04 	str.w	r1, [r6], #4
 801212c:	e7de      	b.n	80120ec <__mdiff+0xc8>
 801212e:	3f01      	subs	r7, #1
 8012130:	e7e8      	b.n	8012104 <__mdiff+0xe0>
 8012132:	bf00      	nop
 8012134:	080137f1 	.word	0x080137f1
 8012138:	08013802 	.word	0x08013802

0801213c <__d2b>:
 801213c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8012140:	2101      	movs	r1, #1
 8012142:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8012146:	4690      	mov	r8, r2
 8012148:	461d      	mov	r5, r3
 801214a:	f7ff fcd1 	bl	8011af0 <_Balloc>
 801214e:	4604      	mov	r4, r0
 8012150:	b930      	cbnz	r0, 8012160 <__d2b+0x24>
 8012152:	4602      	mov	r2, r0
 8012154:	f240 310a 	movw	r1, #778	; 0x30a
 8012158:	4b24      	ldr	r3, [pc, #144]	; (80121ec <__d2b+0xb0>)
 801215a:	4825      	ldr	r0, [pc, #148]	; (80121f0 <__d2b+0xb4>)
 801215c:	f7fe fdf4 	bl	8010d48 <__assert_func>
 8012160:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8012164:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8012168:	bb2d      	cbnz	r5, 80121b6 <__d2b+0x7a>
 801216a:	9301      	str	r3, [sp, #4]
 801216c:	f1b8 0300 	subs.w	r3, r8, #0
 8012170:	d026      	beq.n	80121c0 <__d2b+0x84>
 8012172:	4668      	mov	r0, sp
 8012174:	9300      	str	r3, [sp, #0]
 8012176:	f7ff fd83 	bl	8011c80 <__lo0bits>
 801217a:	9900      	ldr	r1, [sp, #0]
 801217c:	b1f0      	cbz	r0, 80121bc <__d2b+0x80>
 801217e:	9a01      	ldr	r2, [sp, #4]
 8012180:	f1c0 0320 	rsb	r3, r0, #32
 8012184:	fa02 f303 	lsl.w	r3, r2, r3
 8012188:	430b      	orrs	r3, r1
 801218a:	40c2      	lsrs	r2, r0
 801218c:	6163      	str	r3, [r4, #20]
 801218e:	9201      	str	r2, [sp, #4]
 8012190:	9b01      	ldr	r3, [sp, #4]
 8012192:	2b00      	cmp	r3, #0
 8012194:	bf14      	ite	ne
 8012196:	2102      	movne	r1, #2
 8012198:	2101      	moveq	r1, #1
 801219a:	61a3      	str	r3, [r4, #24]
 801219c:	6121      	str	r1, [r4, #16]
 801219e:	b1c5      	cbz	r5, 80121d2 <__d2b+0x96>
 80121a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80121a4:	4405      	add	r5, r0
 80121a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80121aa:	603d      	str	r5, [r7, #0]
 80121ac:	6030      	str	r0, [r6, #0]
 80121ae:	4620      	mov	r0, r4
 80121b0:	b002      	add	sp, #8
 80121b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80121ba:	e7d6      	b.n	801216a <__d2b+0x2e>
 80121bc:	6161      	str	r1, [r4, #20]
 80121be:	e7e7      	b.n	8012190 <__d2b+0x54>
 80121c0:	a801      	add	r0, sp, #4
 80121c2:	f7ff fd5d 	bl	8011c80 <__lo0bits>
 80121c6:	2101      	movs	r1, #1
 80121c8:	9b01      	ldr	r3, [sp, #4]
 80121ca:	6121      	str	r1, [r4, #16]
 80121cc:	6163      	str	r3, [r4, #20]
 80121ce:	3020      	adds	r0, #32
 80121d0:	e7e5      	b.n	801219e <__d2b+0x62>
 80121d2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80121d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80121da:	6038      	str	r0, [r7, #0]
 80121dc:	6918      	ldr	r0, [r3, #16]
 80121de:	f7ff fd2f 	bl	8011c40 <__hi0bits>
 80121e2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80121e6:	6031      	str	r1, [r6, #0]
 80121e8:	e7e1      	b.n	80121ae <__d2b+0x72>
 80121ea:	bf00      	nop
 80121ec:	080137f1 	.word	0x080137f1
 80121f0:	08013802 	.word	0x08013802

080121f4 <_calloc_r>:
 80121f4:	b570      	push	{r4, r5, r6, lr}
 80121f6:	fba1 5402 	umull	r5, r4, r1, r2
 80121fa:	b934      	cbnz	r4, 801220a <_calloc_r+0x16>
 80121fc:	4629      	mov	r1, r5
 80121fe:	f000 f875 	bl	80122ec <_malloc_r>
 8012202:	4606      	mov	r6, r0
 8012204:	b928      	cbnz	r0, 8012212 <_calloc_r+0x1e>
 8012206:	4630      	mov	r0, r6
 8012208:	bd70      	pop	{r4, r5, r6, pc}
 801220a:	220c      	movs	r2, #12
 801220c:	2600      	movs	r6, #0
 801220e:	6002      	str	r2, [r0, #0]
 8012210:	e7f9      	b.n	8012206 <_calloc_r+0x12>
 8012212:	462a      	mov	r2, r5
 8012214:	4621      	mov	r1, r4
 8012216:	f7fe f82d 	bl	8010274 <memset>
 801221a:	e7f4      	b.n	8012206 <_calloc_r+0x12>

0801221c <_free_r>:
 801221c:	b538      	push	{r3, r4, r5, lr}
 801221e:	4605      	mov	r5, r0
 8012220:	2900      	cmp	r1, #0
 8012222:	d040      	beq.n	80122a6 <_free_r+0x8a>
 8012224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012228:	1f0c      	subs	r4, r1, #4
 801222a:	2b00      	cmp	r3, #0
 801222c:	bfb8      	it	lt
 801222e:	18e4      	addlt	r4, r4, r3
 8012230:	f000 fea4 	bl	8012f7c <__malloc_lock>
 8012234:	4a1c      	ldr	r2, [pc, #112]	; (80122a8 <_free_r+0x8c>)
 8012236:	6813      	ldr	r3, [r2, #0]
 8012238:	b933      	cbnz	r3, 8012248 <_free_r+0x2c>
 801223a:	6063      	str	r3, [r4, #4]
 801223c:	6014      	str	r4, [r2, #0]
 801223e:	4628      	mov	r0, r5
 8012240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012244:	f000 bea0 	b.w	8012f88 <__malloc_unlock>
 8012248:	42a3      	cmp	r3, r4
 801224a:	d908      	bls.n	801225e <_free_r+0x42>
 801224c:	6820      	ldr	r0, [r4, #0]
 801224e:	1821      	adds	r1, r4, r0
 8012250:	428b      	cmp	r3, r1
 8012252:	bf01      	itttt	eq
 8012254:	6819      	ldreq	r1, [r3, #0]
 8012256:	685b      	ldreq	r3, [r3, #4]
 8012258:	1809      	addeq	r1, r1, r0
 801225a:	6021      	streq	r1, [r4, #0]
 801225c:	e7ed      	b.n	801223a <_free_r+0x1e>
 801225e:	461a      	mov	r2, r3
 8012260:	685b      	ldr	r3, [r3, #4]
 8012262:	b10b      	cbz	r3, 8012268 <_free_r+0x4c>
 8012264:	42a3      	cmp	r3, r4
 8012266:	d9fa      	bls.n	801225e <_free_r+0x42>
 8012268:	6811      	ldr	r1, [r2, #0]
 801226a:	1850      	adds	r0, r2, r1
 801226c:	42a0      	cmp	r0, r4
 801226e:	d10b      	bne.n	8012288 <_free_r+0x6c>
 8012270:	6820      	ldr	r0, [r4, #0]
 8012272:	4401      	add	r1, r0
 8012274:	1850      	adds	r0, r2, r1
 8012276:	4283      	cmp	r3, r0
 8012278:	6011      	str	r1, [r2, #0]
 801227a:	d1e0      	bne.n	801223e <_free_r+0x22>
 801227c:	6818      	ldr	r0, [r3, #0]
 801227e:	685b      	ldr	r3, [r3, #4]
 8012280:	4401      	add	r1, r0
 8012282:	6011      	str	r1, [r2, #0]
 8012284:	6053      	str	r3, [r2, #4]
 8012286:	e7da      	b.n	801223e <_free_r+0x22>
 8012288:	d902      	bls.n	8012290 <_free_r+0x74>
 801228a:	230c      	movs	r3, #12
 801228c:	602b      	str	r3, [r5, #0]
 801228e:	e7d6      	b.n	801223e <_free_r+0x22>
 8012290:	6820      	ldr	r0, [r4, #0]
 8012292:	1821      	adds	r1, r4, r0
 8012294:	428b      	cmp	r3, r1
 8012296:	bf01      	itttt	eq
 8012298:	6819      	ldreq	r1, [r3, #0]
 801229a:	685b      	ldreq	r3, [r3, #4]
 801229c:	1809      	addeq	r1, r1, r0
 801229e:	6021      	streq	r1, [r4, #0]
 80122a0:	6063      	str	r3, [r4, #4]
 80122a2:	6054      	str	r4, [r2, #4]
 80122a4:	e7cb      	b.n	801223e <_free_r+0x22>
 80122a6:	bd38      	pop	{r3, r4, r5, pc}
 80122a8:	20003408 	.word	0x20003408

080122ac <sbrk_aligned>:
 80122ac:	b570      	push	{r4, r5, r6, lr}
 80122ae:	4e0e      	ldr	r6, [pc, #56]	; (80122e8 <sbrk_aligned+0x3c>)
 80122b0:	460c      	mov	r4, r1
 80122b2:	6831      	ldr	r1, [r6, #0]
 80122b4:	4605      	mov	r5, r0
 80122b6:	b911      	cbnz	r1, 80122be <sbrk_aligned+0x12>
 80122b8:	f000 fb40 	bl	801293c <_sbrk_r>
 80122bc:	6030      	str	r0, [r6, #0]
 80122be:	4621      	mov	r1, r4
 80122c0:	4628      	mov	r0, r5
 80122c2:	f000 fb3b 	bl	801293c <_sbrk_r>
 80122c6:	1c43      	adds	r3, r0, #1
 80122c8:	d00a      	beq.n	80122e0 <sbrk_aligned+0x34>
 80122ca:	1cc4      	adds	r4, r0, #3
 80122cc:	f024 0403 	bic.w	r4, r4, #3
 80122d0:	42a0      	cmp	r0, r4
 80122d2:	d007      	beq.n	80122e4 <sbrk_aligned+0x38>
 80122d4:	1a21      	subs	r1, r4, r0
 80122d6:	4628      	mov	r0, r5
 80122d8:	f000 fb30 	bl	801293c <_sbrk_r>
 80122dc:	3001      	adds	r0, #1
 80122de:	d101      	bne.n	80122e4 <sbrk_aligned+0x38>
 80122e0:	f04f 34ff 	mov.w	r4, #4294967295
 80122e4:	4620      	mov	r0, r4
 80122e6:	bd70      	pop	{r4, r5, r6, pc}
 80122e8:	2000340c 	.word	0x2000340c

080122ec <_malloc_r>:
 80122ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122f0:	1ccd      	adds	r5, r1, #3
 80122f2:	f025 0503 	bic.w	r5, r5, #3
 80122f6:	3508      	adds	r5, #8
 80122f8:	2d0c      	cmp	r5, #12
 80122fa:	bf38      	it	cc
 80122fc:	250c      	movcc	r5, #12
 80122fe:	2d00      	cmp	r5, #0
 8012300:	4607      	mov	r7, r0
 8012302:	db01      	blt.n	8012308 <_malloc_r+0x1c>
 8012304:	42a9      	cmp	r1, r5
 8012306:	d905      	bls.n	8012314 <_malloc_r+0x28>
 8012308:	230c      	movs	r3, #12
 801230a:	2600      	movs	r6, #0
 801230c:	603b      	str	r3, [r7, #0]
 801230e:	4630      	mov	r0, r6
 8012310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012314:	4e2e      	ldr	r6, [pc, #184]	; (80123d0 <_malloc_r+0xe4>)
 8012316:	f000 fe31 	bl	8012f7c <__malloc_lock>
 801231a:	6833      	ldr	r3, [r6, #0]
 801231c:	461c      	mov	r4, r3
 801231e:	bb34      	cbnz	r4, 801236e <_malloc_r+0x82>
 8012320:	4629      	mov	r1, r5
 8012322:	4638      	mov	r0, r7
 8012324:	f7ff ffc2 	bl	80122ac <sbrk_aligned>
 8012328:	1c43      	adds	r3, r0, #1
 801232a:	4604      	mov	r4, r0
 801232c:	d14d      	bne.n	80123ca <_malloc_r+0xde>
 801232e:	6834      	ldr	r4, [r6, #0]
 8012330:	4626      	mov	r6, r4
 8012332:	2e00      	cmp	r6, #0
 8012334:	d140      	bne.n	80123b8 <_malloc_r+0xcc>
 8012336:	6823      	ldr	r3, [r4, #0]
 8012338:	4631      	mov	r1, r6
 801233a:	4638      	mov	r0, r7
 801233c:	eb04 0803 	add.w	r8, r4, r3
 8012340:	f000 fafc 	bl	801293c <_sbrk_r>
 8012344:	4580      	cmp	r8, r0
 8012346:	d13a      	bne.n	80123be <_malloc_r+0xd2>
 8012348:	6821      	ldr	r1, [r4, #0]
 801234a:	3503      	adds	r5, #3
 801234c:	1a6d      	subs	r5, r5, r1
 801234e:	f025 0503 	bic.w	r5, r5, #3
 8012352:	3508      	adds	r5, #8
 8012354:	2d0c      	cmp	r5, #12
 8012356:	bf38      	it	cc
 8012358:	250c      	movcc	r5, #12
 801235a:	4638      	mov	r0, r7
 801235c:	4629      	mov	r1, r5
 801235e:	f7ff ffa5 	bl	80122ac <sbrk_aligned>
 8012362:	3001      	adds	r0, #1
 8012364:	d02b      	beq.n	80123be <_malloc_r+0xd2>
 8012366:	6823      	ldr	r3, [r4, #0]
 8012368:	442b      	add	r3, r5
 801236a:	6023      	str	r3, [r4, #0]
 801236c:	e00e      	b.n	801238c <_malloc_r+0xa0>
 801236e:	6822      	ldr	r2, [r4, #0]
 8012370:	1b52      	subs	r2, r2, r5
 8012372:	d41e      	bmi.n	80123b2 <_malloc_r+0xc6>
 8012374:	2a0b      	cmp	r2, #11
 8012376:	d916      	bls.n	80123a6 <_malloc_r+0xba>
 8012378:	1961      	adds	r1, r4, r5
 801237a:	42a3      	cmp	r3, r4
 801237c:	6025      	str	r5, [r4, #0]
 801237e:	bf18      	it	ne
 8012380:	6059      	strne	r1, [r3, #4]
 8012382:	6863      	ldr	r3, [r4, #4]
 8012384:	bf08      	it	eq
 8012386:	6031      	streq	r1, [r6, #0]
 8012388:	5162      	str	r2, [r4, r5]
 801238a:	604b      	str	r3, [r1, #4]
 801238c:	4638      	mov	r0, r7
 801238e:	f104 060b 	add.w	r6, r4, #11
 8012392:	f000 fdf9 	bl	8012f88 <__malloc_unlock>
 8012396:	f026 0607 	bic.w	r6, r6, #7
 801239a:	1d23      	adds	r3, r4, #4
 801239c:	1af2      	subs	r2, r6, r3
 801239e:	d0b6      	beq.n	801230e <_malloc_r+0x22>
 80123a0:	1b9b      	subs	r3, r3, r6
 80123a2:	50a3      	str	r3, [r4, r2]
 80123a4:	e7b3      	b.n	801230e <_malloc_r+0x22>
 80123a6:	6862      	ldr	r2, [r4, #4]
 80123a8:	42a3      	cmp	r3, r4
 80123aa:	bf0c      	ite	eq
 80123ac:	6032      	streq	r2, [r6, #0]
 80123ae:	605a      	strne	r2, [r3, #4]
 80123b0:	e7ec      	b.n	801238c <_malloc_r+0xa0>
 80123b2:	4623      	mov	r3, r4
 80123b4:	6864      	ldr	r4, [r4, #4]
 80123b6:	e7b2      	b.n	801231e <_malloc_r+0x32>
 80123b8:	4634      	mov	r4, r6
 80123ba:	6876      	ldr	r6, [r6, #4]
 80123bc:	e7b9      	b.n	8012332 <_malloc_r+0x46>
 80123be:	230c      	movs	r3, #12
 80123c0:	4638      	mov	r0, r7
 80123c2:	603b      	str	r3, [r7, #0]
 80123c4:	f000 fde0 	bl	8012f88 <__malloc_unlock>
 80123c8:	e7a1      	b.n	801230e <_malloc_r+0x22>
 80123ca:	6025      	str	r5, [r4, #0]
 80123cc:	e7de      	b.n	801238c <_malloc_r+0xa0>
 80123ce:	bf00      	nop
 80123d0:	20003408 	.word	0x20003408

080123d4 <__ssputs_r>:
 80123d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80123d8:	688e      	ldr	r6, [r1, #8]
 80123da:	4682      	mov	sl, r0
 80123dc:	429e      	cmp	r6, r3
 80123de:	460c      	mov	r4, r1
 80123e0:	4690      	mov	r8, r2
 80123e2:	461f      	mov	r7, r3
 80123e4:	d838      	bhi.n	8012458 <__ssputs_r+0x84>
 80123e6:	898a      	ldrh	r2, [r1, #12]
 80123e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80123ec:	d032      	beq.n	8012454 <__ssputs_r+0x80>
 80123ee:	6825      	ldr	r5, [r4, #0]
 80123f0:	6909      	ldr	r1, [r1, #16]
 80123f2:	3301      	adds	r3, #1
 80123f4:	eba5 0901 	sub.w	r9, r5, r1
 80123f8:	6965      	ldr	r5, [r4, #20]
 80123fa:	444b      	add	r3, r9
 80123fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012400:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012404:	106d      	asrs	r5, r5, #1
 8012406:	429d      	cmp	r5, r3
 8012408:	bf38      	it	cc
 801240a:	461d      	movcc	r5, r3
 801240c:	0553      	lsls	r3, r2, #21
 801240e:	d531      	bpl.n	8012474 <__ssputs_r+0xa0>
 8012410:	4629      	mov	r1, r5
 8012412:	f7ff ff6b 	bl	80122ec <_malloc_r>
 8012416:	4606      	mov	r6, r0
 8012418:	b950      	cbnz	r0, 8012430 <__ssputs_r+0x5c>
 801241a:	230c      	movs	r3, #12
 801241c:	f04f 30ff 	mov.w	r0, #4294967295
 8012420:	f8ca 3000 	str.w	r3, [sl]
 8012424:	89a3      	ldrh	r3, [r4, #12]
 8012426:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801242a:	81a3      	strh	r3, [r4, #12]
 801242c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012430:	464a      	mov	r2, r9
 8012432:	6921      	ldr	r1, [r4, #16]
 8012434:	f7ff fb4e 	bl	8011ad4 <memcpy>
 8012438:	89a3      	ldrh	r3, [r4, #12]
 801243a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801243e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012442:	81a3      	strh	r3, [r4, #12]
 8012444:	6126      	str	r6, [r4, #16]
 8012446:	444e      	add	r6, r9
 8012448:	6026      	str	r6, [r4, #0]
 801244a:	463e      	mov	r6, r7
 801244c:	6165      	str	r5, [r4, #20]
 801244e:	eba5 0509 	sub.w	r5, r5, r9
 8012452:	60a5      	str	r5, [r4, #8]
 8012454:	42be      	cmp	r6, r7
 8012456:	d900      	bls.n	801245a <__ssputs_r+0x86>
 8012458:	463e      	mov	r6, r7
 801245a:	4632      	mov	r2, r6
 801245c:	4641      	mov	r1, r8
 801245e:	6820      	ldr	r0, [r4, #0]
 8012460:	f000 fd72 	bl	8012f48 <memmove>
 8012464:	68a3      	ldr	r3, [r4, #8]
 8012466:	2000      	movs	r0, #0
 8012468:	1b9b      	subs	r3, r3, r6
 801246a:	60a3      	str	r3, [r4, #8]
 801246c:	6823      	ldr	r3, [r4, #0]
 801246e:	4433      	add	r3, r6
 8012470:	6023      	str	r3, [r4, #0]
 8012472:	e7db      	b.n	801242c <__ssputs_r+0x58>
 8012474:	462a      	mov	r2, r5
 8012476:	f000 fd8d 	bl	8012f94 <_realloc_r>
 801247a:	4606      	mov	r6, r0
 801247c:	2800      	cmp	r0, #0
 801247e:	d1e1      	bne.n	8012444 <__ssputs_r+0x70>
 8012480:	4650      	mov	r0, sl
 8012482:	6921      	ldr	r1, [r4, #16]
 8012484:	f7ff feca 	bl	801221c <_free_r>
 8012488:	e7c7      	b.n	801241a <__ssputs_r+0x46>
	...

0801248c <_svfiprintf_r>:
 801248c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012490:	4698      	mov	r8, r3
 8012492:	898b      	ldrh	r3, [r1, #12]
 8012494:	4607      	mov	r7, r0
 8012496:	061b      	lsls	r3, r3, #24
 8012498:	460d      	mov	r5, r1
 801249a:	4614      	mov	r4, r2
 801249c:	b09d      	sub	sp, #116	; 0x74
 801249e:	d50e      	bpl.n	80124be <_svfiprintf_r+0x32>
 80124a0:	690b      	ldr	r3, [r1, #16]
 80124a2:	b963      	cbnz	r3, 80124be <_svfiprintf_r+0x32>
 80124a4:	2140      	movs	r1, #64	; 0x40
 80124a6:	f7ff ff21 	bl	80122ec <_malloc_r>
 80124aa:	6028      	str	r0, [r5, #0]
 80124ac:	6128      	str	r0, [r5, #16]
 80124ae:	b920      	cbnz	r0, 80124ba <_svfiprintf_r+0x2e>
 80124b0:	230c      	movs	r3, #12
 80124b2:	603b      	str	r3, [r7, #0]
 80124b4:	f04f 30ff 	mov.w	r0, #4294967295
 80124b8:	e0d1      	b.n	801265e <_svfiprintf_r+0x1d2>
 80124ba:	2340      	movs	r3, #64	; 0x40
 80124bc:	616b      	str	r3, [r5, #20]
 80124be:	2300      	movs	r3, #0
 80124c0:	9309      	str	r3, [sp, #36]	; 0x24
 80124c2:	2320      	movs	r3, #32
 80124c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80124c8:	2330      	movs	r3, #48	; 0x30
 80124ca:	f04f 0901 	mov.w	r9, #1
 80124ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80124d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8012678 <_svfiprintf_r+0x1ec>
 80124d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80124da:	4623      	mov	r3, r4
 80124dc:	469a      	mov	sl, r3
 80124de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80124e2:	b10a      	cbz	r2, 80124e8 <_svfiprintf_r+0x5c>
 80124e4:	2a25      	cmp	r2, #37	; 0x25
 80124e6:	d1f9      	bne.n	80124dc <_svfiprintf_r+0x50>
 80124e8:	ebba 0b04 	subs.w	fp, sl, r4
 80124ec:	d00b      	beq.n	8012506 <_svfiprintf_r+0x7a>
 80124ee:	465b      	mov	r3, fp
 80124f0:	4622      	mov	r2, r4
 80124f2:	4629      	mov	r1, r5
 80124f4:	4638      	mov	r0, r7
 80124f6:	f7ff ff6d 	bl	80123d4 <__ssputs_r>
 80124fa:	3001      	adds	r0, #1
 80124fc:	f000 80aa 	beq.w	8012654 <_svfiprintf_r+0x1c8>
 8012500:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012502:	445a      	add	r2, fp
 8012504:	9209      	str	r2, [sp, #36]	; 0x24
 8012506:	f89a 3000 	ldrb.w	r3, [sl]
 801250a:	2b00      	cmp	r3, #0
 801250c:	f000 80a2 	beq.w	8012654 <_svfiprintf_r+0x1c8>
 8012510:	2300      	movs	r3, #0
 8012512:	f04f 32ff 	mov.w	r2, #4294967295
 8012516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801251a:	f10a 0a01 	add.w	sl, sl, #1
 801251e:	9304      	str	r3, [sp, #16]
 8012520:	9307      	str	r3, [sp, #28]
 8012522:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012526:	931a      	str	r3, [sp, #104]	; 0x68
 8012528:	4654      	mov	r4, sl
 801252a:	2205      	movs	r2, #5
 801252c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012530:	4851      	ldr	r0, [pc, #324]	; (8012678 <_svfiprintf_r+0x1ec>)
 8012532:	f7ff fac1 	bl	8011ab8 <memchr>
 8012536:	9a04      	ldr	r2, [sp, #16]
 8012538:	b9d8      	cbnz	r0, 8012572 <_svfiprintf_r+0xe6>
 801253a:	06d0      	lsls	r0, r2, #27
 801253c:	bf44      	itt	mi
 801253e:	2320      	movmi	r3, #32
 8012540:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012544:	0711      	lsls	r1, r2, #28
 8012546:	bf44      	itt	mi
 8012548:	232b      	movmi	r3, #43	; 0x2b
 801254a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801254e:	f89a 3000 	ldrb.w	r3, [sl]
 8012552:	2b2a      	cmp	r3, #42	; 0x2a
 8012554:	d015      	beq.n	8012582 <_svfiprintf_r+0xf6>
 8012556:	4654      	mov	r4, sl
 8012558:	2000      	movs	r0, #0
 801255a:	f04f 0c0a 	mov.w	ip, #10
 801255e:	9a07      	ldr	r2, [sp, #28]
 8012560:	4621      	mov	r1, r4
 8012562:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012566:	3b30      	subs	r3, #48	; 0x30
 8012568:	2b09      	cmp	r3, #9
 801256a:	d94e      	bls.n	801260a <_svfiprintf_r+0x17e>
 801256c:	b1b0      	cbz	r0, 801259c <_svfiprintf_r+0x110>
 801256e:	9207      	str	r2, [sp, #28]
 8012570:	e014      	b.n	801259c <_svfiprintf_r+0x110>
 8012572:	eba0 0308 	sub.w	r3, r0, r8
 8012576:	fa09 f303 	lsl.w	r3, r9, r3
 801257a:	4313      	orrs	r3, r2
 801257c:	46a2      	mov	sl, r4
 801257e:	9304      	str	r3, [sp, #16]
 8012580:	e7d2      	b.n	8012528 <_svfiprintf_r+0x9c>
 8012582:	9b03      	ldr	r3, [sp, #12]
 8012584:	1d19      	adds	r1, r3, #4
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	9103      	str	r1, [sp, #12]
 801258a:	2b00      	cmp	r3, #0
 801258c:	bfbb      	ittet	lt
 801258e:	425b      	neglt	r3, r3
 8012590:	f042 0202 	orrlt.w	r2, r2, #2
 8012594:	9307      	strge	r3, [sp, #28]
 8012596:	9307      	strlt	r3, [sp, #28]
 8012598:	bfb8      	it	lt
 801259a:	9204      	strlt	r2, [sp, #16]
 801259c:	7823      	ldrb	r3, [r4, #0]
 801259e:	2b2e      	cmp	r3, #46	; 0x2e
 80125a0:	d10c      	bne.n	80125bc <_svfiprintf_r+0x130>
 80125a2:	7863      	ldrb	r3, [r4, #1]
 80125a4:	2b2a      	cmp	r3, #42	; 0x2a
 80125a6:	d135      	bne.n	8012614 <_svfiprintf_r+0x188>
 80125a8:	9b03      	ldr	r3, [sp, #12]
 80125aa:	3402      	adds	r4, #2
 80125ac:	1d1a      	adds	r2, r3, #4
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	9203      	str	r2, [sp, #12]
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	bfb8      	it	lt
 80125b6:	f04f 33ff 	movlt.w	r3, #4294967295
 80125ba:	9305      	str	r3, [sp, #20]
 80125bc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 801267c <_svfiprintf_r+0x1f0>
 80125c0:	2203      	movs	r2, #3
 80125c2:	4650      	mov	r0, sl
 80125c4:	7821      	ldrb	r1, [r4, #0]
 80125c6:	f7ff fa77 	bl	8011ab8 <memchr>
 80125ca:	b140      	cbz	r0, 80125de <_svfiprintf_r+0x152>
 80125cc:	2340      	movs	r3, #64	; 0x40
 80125ce:	eba0 000a 	sub.w	r0, r0, sl
 80125d2:	fa03 f000 	lsl.w	r0, r3, r0
 80125d6:	9b04      	ldr	r3, [sp, #16]
 80125d8:	3401      	adds	r4, #1
 80125da:	4303      	orrs	r3, r0
 80125dc:	9304      	str	r3, [sp, #16]
 80125de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125e2:	2206      	movs	r2, #6
 80125e4:	4826      	ldr	r0, [pc, #152]	; (8012680 <_svfiprintf_r+0x1f4>)
 80125e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80125ea:	f7ff fa65 	bl	8011ab8 <memchr>
 80125ee:	2800      	cmp	r0, #0
 80125f0:	d038      	beq.n	8012664 <_svfiprintf_r+0x1d8>
 80125f2:	4b24      	ldr	r3, [pc, #144]	; (8012684 <_svfiprintf_r+0x1f8>)
 80125f4:	bb1b      	cbnz	r3, 801263e <_svfiprintf_r+0x1b2>
 80125f6:	9b03      	ldr	r3, [sp, #12]
 80125f8:	3307      	adds	r3, #7
 80125fa:	f023 0307 	bic.w	r3, r3, #7
 80125fe:	3308      	adds	r3, #8
 8012600:	9303      	str	r3, [sp, #12]
 8012602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012604:	4433      	add	r3, r6
 8012606:	9309      	str	r3, [sp, #36]	; 0x24
 8012608:	e767      	b.n	80124da <_svfiprintf_r+0x4e>
 801260a:	460c      	mov	r4, r1
 801260c:	2001      	movs	r0, #1
 801260e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012612:	e7a5      	b.n	8012560 <_svfiprintf_r+0xd4>
 8012614:	2300      	movs	r3, #0
 8012616:	f04f 0c0a 	mov.w	ip, #10
 801261a:	4619      	mov	r1, r3
 801261c:	3401      	adds	r4, #1
 801261e:	9305      	str	r3, [sp, #20]
 8012620:	4620      	mov	r0, r4
 8012622:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012626:	3a30      	subs	r2, #48	; 0x30
 8012628:	2a09      	cmp	r2, #9
 801262a:	d903      	bls.n	8012634 <_svfiprintf_r+0x1a8>
 801262c:	2b00      	cmp	r3, #0
 801262e:	d0c5      	beq.n	80125bc <_svfiprintf_r+0x130>
 8012630:	9105      	str	r1, [sp, #20]
 8012632:	e7c3      	b.n	80125bc <_svfiprintf_r+0x130>
 8012634:	4604      	mov	r4, r0
 8012636:	2301      	movs	r3, #1
 8012638:	fb0c 2101 	mla	r1, ip, r1, r2
 801263c:	e7f0      	b.n	8012620 <_svfiprintf_r+0x194>
 801263e:	ab03      	add	r3, sp, #12
 8012640:	9300      	str	r3, [sp, #0]
 8012642:	462a      	mov	r2, r5
 8012644:	4638      	mov	r0, r7
 8012646:	4b10      	ldr	r3, [pc, #64]	; (8012688 <_svfiprintf_r+0x1fc>)
 8012648:	a904      	add	r1, sp, #16
 801264a:	f7fd feb9 	bl	80103c0 <_printf_float>
 801264e:	1c42      	adds	r2, r0, #1
 8012650:	4606      	mov	r6, r0
 8012652:	d1d6      	bne.n	8012602 <_svfiprintf_r+0x176>
 8012654:	89ab      	ldrh	r3, [r5, #12]
 8012656:	065b      	lsls	r3, r3, #25
 8012658:	f53f af2c 	bmi.w	80124b4 <_svfiprintf_r+0x28>
 801265c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801265e:	b01d      	add	sp, #116	; 0x74
 8012660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012664:	ab03      	add	r3, sp, #12
 8012666:	9300      	str	r3, [sp, #0]
 8012668:	462a      	mov	r2, r5
 801266a:	4638      	mov	r0, r7
 801266c:	4b06      	ldr	r3, [pc, #24]	; (8012688 <_svfiprintf_r+0x1fc>)
 801266e:	a904      	add	r1, sp, #16
 8012670:	f7fe f942 	bl	80108f8 <_printf_i>
 8012674:	e7eb      	b.n	801264e <_svfiprintf_r+0x1c2>
 8012676:	bf00      	nop
 8012678:	0801395c 	.word	0x0801395c
 801267c:	08013962 	.word	0x08013962
 8012680:	08013966 	.word	0x08013966
 8012684:	080103c1 	.word	0x080103c1
 8012688:	080123d5 	.word	0x080123d5

0801268c <__sfputc_r>:
 801268c:	6893      	ldr	r3, [r2, #8]
 801268e:	b410      	push	{r4}
 8012690:	3b01      	subs	r3, #1
 8012692:	2b00      	cmp	r3, #0
 8012694:	6093      	str	r3, [r2, #8]
 8012696:	da07      	bge.n	80126a8 <__sfputc_r+0x1c>
 8012698:	6994      	ldr	r4, [r2, #24]
 801269a:	42a3      	cmp	r3, r4
 801269c:	db01      	blt.n	80126a2 <__sfputc_r+0x16>
 801269e:	290a      	cmp	r1, #10
 80126a0:	d102      	bne.n	80126a8 <__sfputc_r+0x1c>
 80126a2:	bc10      	pop	{r4}
 80126a4:	f000 b95a 	b.w	801295c <__swbuf_r>
 80126a8:	6813      	ldr	r3, [r2, #0]
 80126aa:	1c58      	adds	r0, r3, #1
 80126ac:	6010      	str	r0, [r2, #0]
 80126ae:	7019      	strb	r1, [r3, #0]
 80126b0:	4608      	mov	r0, r1
 80126b2:	bc10      	pop	{r4}
 80126b4:	4770      	bx	lr

080126b6 <__sfputs_r>:
 80126b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126b8:	4606      	mov	r6, r0
 80126ba:	460f      	mov	r7, r1
 80126bc:	4614      	mov	r4, r2
 80126be:	18d5      	adds	r5, r2, r3
 80126c0:	42ac      	cmp	r4, r5
 80126c2:	d101      	bne.n	80126c8 <__sfputs_r+0x12>
 80126c4:	2000      	movs	r0, #0
 80126c6:	e007      	b.n	80126d8 <__sfputs_r+0x22>
 80126c8:	463a      	mov	r2, r7
 80126ca:	4630      	mov	r0, r6
 80126cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126d0:	f7ff ffdc 	bl	801268c <__sfputc_r>
 80126d4:	1c43      	adds	r3, r0, #1
 80126d6:	d1f3      	bne.n	80126c0 <__sfputs_r+0xa>
 80126d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080126dc <_vfiprintf_r>:
 80126dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126e0:	460d      	mov	r5, r1
 80126e2:	4614      	mov	r4, r2
 80126e4:	4698      	mov	r8, r3
 80126e6:	4606      	mov	r6, r0
 80126e8:	b09d      	sub	sp, #116	; 0x74
 80126ea:	b118      	cbz	r0, 80126f4 <_vfiprintf_r+0x18>
 80126ec:	6983      	ldr	r3, [r0, #24]
 80126ee:	b90b      	cbnz	r3, 80126f4 <_vfiprintf_r+0x18>
 80126f0:	f000 fb12 	bl	8012d18 <__sinit>
 80126f4:	4b89      	ldr	r3, [pc, #548]	; (801291c <_vfiprintf_r+0x240>)
 80126f6:	429d      	cmp	r5, r3
 80126f8:	d11b      	bne.n	8012732 <_vfiprintf_r+0x56>
 80126fa:	6875      	ldr	r5, [r6, #4]
 80126fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80126fe:	07d9      	lsls	r1, r3, #31
 8012700:	d405      	bmi.n	801270e <_vfiprintf_r+0x32>
 8012702:	89ab      	ldrh	r3, [r5, #12]
 8012704:	059a      	lsls	r2, r3, #22
 8012706:	d402      	bmi.n	801270e <_vfiprintf_r+0x32>
 8012708:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801270a:	f000 fba3 	bl	8012e54 <__retarget_lock_acquire_recursive>
 801270e:	89ab      	ldrh	r3, [r5, #12]
 8012710:	071b      	lsls	r3, r3, #28
 8012712:	d501      	bpl.n	8012718 <_vfiprintf_r+0x3c>
 8012714:	692b      	ldr	r3, [r5, #16]
 8012716:	b9eb      	cbnz	r3, 8012754 <_vfiprintf_r+0x78>
 8012718:	4629      	mov	r1, r5
 801271a:	4630      	mov	r0, r6
 801271c:	f000 f970 	bl	8012a00 <__swsetup_r>
 8012720:	b1c0      	cbz	r0, 8012754 <_vfiprintf_r+0x78>
 8012722:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012724:	07dc      	lsls	r4, r3, #31
 8012726:	d50e      	bpl.n	8012746 <_vfiprintf_r+0x6a>
 8012728:	f04f 30ff 	mov.w	r0, #4294967295
 801272c:	b01d      	add	sp, #116	; 0x74
 801272e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012732:	4b7b      	ldr	r3, [pc, #492]	; (8012920 <_vfiprintf_r+0x244>)
 8012734:	429d      	cmp	r5, r3
 8012736:	d101      	bne.n	801273c <_vfiprintf_r+0x60>
 8012738:	68b5      	ldr	r5, [r6, #8]
 801273a:	e7df      	b.n	80126fc <_vfiprintf_r+0x20>
 801273c:	4b79      	ldr	r3, [pc, #484]	; (8012924 <_vfiprintf_r+0x248>)
 801273e:	429d      	cmp	r5, r3
 8012740:	bf08      	it	eq
 8012742:	68f5      	ldreq	r5, [r6, #12]
 8012744:	e7da      	b.n	80126fc <_vfiprintf_r+0x20>
 8012746:	89ab      	ldrh	r3, [r5, #12]
 8012748:	0598      	lsls	r0, r3, #22
 801274a:	d4ed      	bmi.n	8012728 <_vfiprintf_r+0x4c>
 801274c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801274e:	f000 fb82 	bl	8012e56 <__retarget_lock_release_recursive>
 8012752:	e7e9      	b.n	8012728 <_vfiprintf_r+0x4c>
 8012754:	2300      	movs	r3, #0
 8012756:	9309      	str	r3, [sp, #36]	; 0x24
 8012758:	2320      	movs	r3, #32
 801275a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801275e:	2330      	movs	r3, #48	; 0x30
 8012760:	f04f 0901 	mov.w	r9, #1
 8012764:	f8cd 800c 	str.w	r8, [sp, #12]
 8012768:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8012928 <_vfiprintf_r+0x24c>
 801276c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012770:	4623      	mov	r3, r4
 8012772:	469a      	mov	sl, r3
 8012774:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012778:	b10a      	cbz	r2, 801277e <_vfiprintf_r+0xa2>
 801277a:	2a25      	cmp	r2, #37	; 0x25
 801277c:	d1f9      	bne.n	8012772 <_vfiprintf_r+0x96>
 801277e:	ebba 0b04 	subs.w	fp, sl, r4
 8012782:	d00b      	beq.n	801279c <_vfiprintf_r+0xc0>
 8012784:	465b      	mov	r3, fp
 8012786:	4622      	mov	r2, r4
 8012788:	4629      	mov	r1, r5
 801278a:	4630      	mov	r0, r6
 801278c:	f7ff ff93 	bl	80126b6 <__sfputs_r>
 8012790:	3001      	adds	r0, #1
 8012792:	f000 80aa 	beq.w	80128ea <_vfiprintf_r+0x20e>
 8012796:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012798:	445a      	add	r2, fp
 801279a:	9209      	str	r2, [sp, #36]	; 0x24
 801279c:	f89a 3000 	ldrb.w	r3, [sl]
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	f000 80a2 	beq.w	80128ea <_vfiprintf_r+0x20e>
 80127a6:	2300      	movs	r3, #0
 80127a8:	f04f 32ff 	mov.w	r2, #4294967295
 80127ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80127b0:	f10a 0a01 	add.w	sl, sl, #1
 80127b4:	9304      	str	r3, [sp, #16]
 80127b6:	9307      	str	r3, [sp, #28]
 80127b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80127bc:	931a      	str	r3, [sp, #104]	; 0x68
 80127be:	4654      	mov	r4, sl
 80127c0:	2205      	movs	r2, #5
 80127c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127c6:	4858      	ldr	r0, [pc, #352]	; (8012928 <_vfiprintf_r+0x24c>)
 80127c8:	f7ff f976 	bl	8011ab8 <memchr>
 80127cc:	9a04      	ldr	r2, [sp, #16]
 80127ce:	b9d8      	cbnz	r0, 8012808 <_vfiprintf_r+0x12c>
 80127d0:	06d1      	lsls	r1, r2, #27
 80127d2:	bf44      	itt	mi
 80127d4:	2320      	movmi	r3, #32
 80127d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80127da:	0713      	lsls	r3, r2, #28
 80127dc:	bf44      	itt	mi
 80127de:	232b      	movmi	r3, #43	; 0x2b
 80127e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80127e4:	f89a 3000 	ldrb.w	r3, [sl]
 80127e8:	2b2a      	cmp	r3, #42	; 0x2a
 80127ea:	d015      	beq.n	8012818 <_vfiprintf_r+0x13c>
 80127ec:	4654      	mov	r4, sl
 80127ee:	2000      	movs	r0, #0
 80127f0:	f04f 0c0a 	mov.w	ip, #10
 80127f4:	9a07      	ldr	r2, [sp, #28]
 80127f6:	4621      	mov	r1, r4
 80127f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80127fc:	3b30      	subs	r3, #48	; 0x30
 80127fe:	2b09      	cmp	r3, #9
 8012800:	d94e      	bls.n	80128a0 <_vfiprintf_r+0x1c4>
 8012802:	b1b0      	cbz	r0, 8012832 <_vfiprintf_r+0x156>
 8012804:	9207      	str	r2, [sp, #28]
 8012806:	e014      	b.n	8012832 <_vfiprintf_r+0x156>
 8012808:	eba0 0308 	sub.w	r3, r0, r8
 801280c:	fa09 f303 	lsl.w	r3, r9, r3
 8012810:	4313      	orrs	r3, r2
 8012812:	46a2      	mov	sl, r4
 8012814:	9304      	str	r3, [sp, #16]
 8012816:	e7d2      	b.n	80127be <_vfiprintf_r+0xe2>
 8012818:	9b03      	ldr	r3, [sp, #12]
 801281a:	1d19      	adds	r1, r3, #4
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	9103      	str	r1, [sp, #12]
 8012820:	2b00      	cmp	r3, #0
 8012822:	bfbb      	ittet	lt
 8012824:	425b      	neglt	r3, r3
 8012826:	f042 0202 	orrlt.w	r2, r2, #2
 801282a:	9307      	strge	r3, [sp, #28]
 801282c:	9307      	strlt	r3, [sp, #28]
 801282e:	bfb8      	it	lt
 8012830:	9204      	strlt	r2, [sp, #16]
 8012832:	7823      	ldrb	r3, [r4, #0]
 8012834:	2b2e      	cmp	r3, #46	; 0x2e
 8012836:	d10c      	bne.n	8012852 <_vfiprintf_r+0x176>
 8012838:	7863      	ldrb	r3, [r4, #1]
 801283a:	2b2a      	cmp	r3, #42	; 0x2a
 801283c:	d135      	bne.n	80128aa <_vfiprintf_r+0x1ce>
 801283e:	9b03      	ldr	r3, [sp, #12]
 8012840:	3402      	adds	r4, #2
 8012842:	1d1a      	adds	r2, r3, #4
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	9203      	str	r2, [sp, #12]
 8012848:	2b00      	cmp	r3, #0
 801284a:	bfb8      	it	lt
 801284c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012850:	9305      	str	r3, [sp, #20]
 8012852:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 801292c <_vfiprintf_r+0x250>
 8012856:	2203      	movs	r2, #3
 8012858:	4650      	mov	r0, sl
 801285a:	7821      	ldrb	r1, [r4, #0]
 801285c:	f7ff f92c 	bl	8011ab8 <memchr>
 8012860:	b140      	cbz	r0, 8012874 <_vfiprintf_r+0x198>
 8012862:	2340      	movs	r3, #64	; 0x40
 8012864:	eba0 000a 	sub.w	r0, r0, sl
 8012868:	fa03 f000 	lsl.w	r0, r3, r0
 801286c:	9b04      	ldr	r3, [sp, #16]
 801286e:	3401      	adds	r4, #1
 8012870:	4303      	orrs	r3, r0
 8012872:	9304      	str	r3, [sp, #16]
 8012874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012878:	2206      	movs	r2, #6
 801287a:	482d      	ldr	r0, [pc, #180]	; (8012930 <_vfiprintf_r+0x254>)
 801287c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012880:	f7ff f91a 	bl	8011ab8 <memchr>
 8012884:	2800      	cmp	r0, #0
 8012886:	d03f      	beq.n	8012908 <_vfiprintf_r+0x22c>
 8012888:	4b2a      	ldr	r3, [pc, #168]	; (8012934 <_vfiprintf_r+0x258>)
 801288a:	bb1b      	cbnz	r3, 80128d4 <_vfiprintf_r+0x1f8>
 801288c:	9b03      	ldr	r3, [sp, #12]
 801288e:	3307      	adds	r3, #7
 8012890:	f023 0307 	bic.w	r3, r3, #7
 8012894:	3308      	adds	r3, #8
 8012896:	9303      	str	r3, [sp, #12]
 8012898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801289a:	443b      	add	r3, r7
 801289c:	9309      	str	r3, [sp, #36]	; 0x24
 801289e:	e767      	b.n	8012770 <_vfiprintf_r+0x94>
 80128a0:	460c      	mov	r4, r1
 80128a2:	2001      	movs	r0, #1
 80128a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80128a8:	e7a5      	b.n	80127f6 <_vfiprintf_r+0x11a>
 80128aa:	2300      	movs	r3, #0
 80128ac:	f04f 0c0a 	mov.w	ip, #10
 80128b0:	4619      	mov	r1, r3
 80128b2:	3401      	adds	r4, #1
 80128b4:	9305      	str	r3, [sp, #20]
 80128b6:	4620      	mov	r0, r4
 80128b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80128bc:	3a30      	subs	r2, #48	; 0x30
 80128be:	2a09      	cmp	r2, #9
 80128c0:	d903      	bls.n	80128ca <_vfiprintf_r+0x1ee>
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d0c5      	beq.n	8012852 <_vfiprintf_r+0x176>
 80128c6:	9105      	str	r1, [sp, #20]
 80128c8:	e7c3      	b.n	8012852 <_vfiprintf_r+0x176>
 80128ca:	4604      	mov	r4, r0
 80128cc:	2301      	movs	r3, #1
 80128ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80128d2:	e7f0      	b.n	80128b6 <_vfiprintf_r+0x1da>
 80128d4:	ab03      	add	r3, sp, #12
 80128d6:	9300      	str	r3, [sp, #0]
 80128d8:	462a      	mov	r2, r5
 80128da:	4630      	mov	r0, r6
 80128dc:	4b16      	ldr	r3, [pc, #88]	; (8012938 <_vfiprintf_r+0x25c>)
 80128de:	a904      	add	r1, sp, #16
 80128e0:	f7fd fd6e 	bl	80103c0 <_printf_float>
 80128e4:	4607      	mov	r7, r0
 80128e6:	1c78      	adds	r0, r7, #1
 80128e8:	d1d6      	bne.n	8012898 <_vfiprintf_r+0x1bc>
 80128ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80128ec:	07d9      	lsls	r1, r3, #31
 80128ee:	d405      	bmi.n	80128fc <_vfiprintf_r+0x220>
 80128f0:	89ab      	ldrh	r3, [r5, #12]
 80128f2:	059a      	lsls	r2, r3, #22
 80128f4:	d402      	bmi.n	80128fc <_vfiprintf_r+0x220>
 80128f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80128f8:	f000 faad 	bl	8012e56 <__retarget_lock_release_recursive>
 80128fc:	89ab      	ldrh	r3, [r5, #12]
 80128fe:	065b      	lsls	r3, r3, #25
 8012900:	f53f af12 	bmi.w	8012728 <_vfiprintf_r+0x4c>
 8012904:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012906:	e711      	b.n	801272c <_vfiprintf_r+0x50>
 8012908:	ab03      	add	r3, sp, #12
 801290a:	9300      	str	r3, [sp, #0]
 801290c:	462a      	mov	r2, r5
 801290e:	4630      	mov	r0, r6
 8012910:	4b09      	ldr	r3, [pc, #36]	; (8012938 <_vfiprintf_r+0x25c>)
 8012912:	a904      	add	r1, sp, #16
 8012914:	f7fd fff0 	bl	80108f8 <_printf_i>
 8012918:	e7e4      	b.n	80128e4 <_vfiprintf_r+0x208>
 801291a:	bf00      	nop
 801291c:	08013990 	.word	0x08013990
 8012920:	080139b0 	.word	0x080139b0
 8012924:	08013970 	.word	0x08013970
 8012928:	0801395c 	.word	0x0801395c
 801292c:	08013962 	.word	0x08013962
 8012930:	08013966 	.word	0x08013966
 8012934:	080103c1 	.word	0x080103c1
 8012938:	080126b7 	.word	0x080126b7

0801293c <_sbrk_r>:
 801293c:	b538      	push	{r3, r4, r5, lr}
 801293e:	2300      	movs	r3, #0
 8012940:	4d05      	ldr	r5, [pc, #20]	; (8012958 <_sbrk_r+0x1c>)
 8012942:	4604      	mov	r4, r0
 8012944:	4608      	mov	r0, r1
 8012946:	602b      	str	r3, [r5, #0]
 8012948:	f7f1 f9c4 	bl	8003cd4 <_sbrk>
 801294c:	1c43      	adds	r3, r0, #1
 801294e:	d102      	bne.n	8012956 <_sbrk_r+0x1a>
 8012950:	682b      	ldr	r3, [r5, #0]
 8012952:	b103      	cbz	r3, 8012956 <_sbrk_r+0x1a>
 8012954:	6023      	str	r3, [r4, #0]
 8012956:	bd38      	pop	{r3, r4, r5, pc}
 8012958:	20003414 	.word	0x20003414

0801295c <__swbuf_r>:
 801295c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801295e:	460e      	mov	r6, r1
 8012960:	4614      	mov	r4, r2
 8012962:	4605      	mov	r5, r0
 8012964:	b118      	cbz	r0, 801296e <__swbuf_r+0x12>
 8012966:	6983      	ldr	r3, [r0, #24]
 8012968:	b90b      	cbnz	r3, 801296e <__swbuf_r+0x12>
 801296a:	f000 f9d5 	bl	8012d18 <__sinit>
 801296e:	4b21      	ldr	r3, [pc, #132]	; (80129f4 <__swbuf_r+0x98>)
 8012970:	429c      	cmp	r4, r3
 8012972:	d12b      	bne.n	80129cc <__swbuf_r+0x70>
 8012974:	686c      	ldr	r4, [r5, #4]
 8012976:	69a3      	ldr	r3, [r4, #24]
 8012978:	60a3      	str	r3, [r4, #8]
 801297a:	89a3      	ldrh	r3, [r4, #12]
 801297c:	071a      	lsls	r2, r3, #28
 801297e:	d52f      	bpl.n	80129e0 <__swbuf_r+0x84>
 8012980:	6923      	ldr	r3, [r4, #16]
 8012982:	b36b      	cbz	r3, 80129e0 <__swbuf_r+0x84>
 8012984:	6923      	ldr	r3, [r4, #16]
 8012986:	6820      	ldr	r0, [r4, #0]
 8012988:	b2f6      	uxtb	r6, r6
 801298a:	1ac0      	subs	r0, r0, r3
 801298c:	6963      	ldr	r3, [r4, #20]
 801298e:	4637      	mov	r7, r6
 8012990:	4283      	cmp	r3, r0
 8012992:	dc04      	bgt.n	801299e <__swbuf_r+0x42>
 8012994:	4621      	mov	r1, r4
 8012996:	4628      	mov	r0, r5
 8012998:	f000 f92a 	bl	8012bf0 <_fflush_r>
 801299c:	bb30      	cbnz	r0, 80129ec <__swbuf_r+0x90>
 801299e:	68a3      	ldr	r3, [r4, #8]
 80129a0:	3001      	adds	r0, #1
 80129a2:	3b01      	subs	r3, #1
 80129a4:	60a3      	str	r3, [r4, #8]
 80129a6:	6823      	ldr	r3, [r4, #0]
 80129a8:	1c5a      	adds	r2, r3, #1
 80129aa:	6022      	str	r2, [r4, #0]
 80129ac:	701e      	strb	r6, [r3, #0]
 80129ae:	6963      	ldr	r3, [r4, #20]
 80129b0:	4283      	cmp	r3, r0
 80129b2:	d004      	beq.n	80129be <__swbuf_r+0x62>
 80129b4:	89a3      	ldrh	r3, [r4, #12]
 80129b6:	07db      	lsls	r3, r3, #31
 80129b8:	d506      	bpl.n	80129c8 <__swbuf_r+0x6c>
 80129ba:	2e0a      	cmp	r6, #10
 80129bc:	d104      	bne.n	80129c8 <__swbuf_r+0x6c>
 80129be:	4621      	mov	r1, r4
 80129c0:	4628      	mov	r0, r5
 80129c2:	f000 f915 	bl	8012bf0 <_fflush_r>
 80129c6:	b988      	cbnz	r0, 80129ec <__swbuf_r+0x90>
 80129c8:	4638      	mov	r0, r7
 80129ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80129cc:	4b0a      	ldr	r3, [pc, #40]	; (80129f8 <__swbuf_r+0x9c>)
 80129ce:	429c      	cmp	r4, r3
 80129d0:	d101      	bne.n	80129d6 <__swbuf_r+0x7a>
 80129d2:	68ac      	ldr	r4, [r5, #8]
 80129d4:	e7cf      	b.n	8012976 <__swbuf_r+0x1a>
 80129d6:	4b09      	ldr	r3, [pc, #36]	; (80129fc <__swbuf_r+0xa0>)
 80129d8:	429c      	cmp	r4, r3
 80129da:	bf08      	it	eq
 80129dc:	68ec      	ldreq	r4, [r5, #12]
 80129de:	e7ca      	b.n	8012976 <__swbuf_r+0x1a>
 80129e0:	4621      	mov	r1, r4
 80129e2:	4628      	mov	r0, r5
 80129e4:	f000 f80c 	bl	8012a00 <__swsetup_r>
 80129e8:	2800      	cmp	r0, #0
 80129ea:	d0cb      	beq.n	8012984 <__swbuf_r+0x28>
 80129ec:	f04f 37ff 	mov.w	r7, #4294967295
 80129f0:	e7ea      	b.n	80129c8 <__swbuf_r+0x6c>
 80129f2:	bf00      	nop
 80129f4:	08013990 	.word	0x08013990
 80129f8:	080139b0 	.word	0x080139b0
 80129fc:	08013970 	.word	0x08013970

08012a00 <__swsetup_r>:
 8012a00:	4b32      	ldr	r3, [pc, #200]	; (8012acc <__swsetup_r+0xcc>)
 8012a02:	b570      	push	{r4, r5, r6, lr}
 8012a04:	681d      	ldr	r5, [r3, #0]
 8012a06:	4606      	mov	r6, r0
 8012a08:	460c      	mov	r4, r1
 8012a0a:	b125      	cbz	r5, 8012a16 <__swsetup_r+0x16>
 8012a0c:	69ab      	ldr	r3, [r5, #24]
 8012a0e:	b913      	cbnz	r3, 8012a16 <__swsetup_r+0x16>
 8012a10:	4628      	mov	r0, r5
 8012a12:	f000 f981 	bl	8012d18 <__sinit>
 8012a16:	4b2e      	ldr	r3, [pc, #184]	; (8012ad0 <__swsetup_r+0xd0>)
 8012a18:	429c      	cmp	r4, r3
 8012a1a:	d10f      	bne.n	8012a3c <__swsetup_r+0x3c>
 8012a1c:	686c      	ldr	r4, [r5, #4]
 8012a1e:	89a3      	ldrh	r3, [r4, #12]
 8012a20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a24:	0719      	lsls	r1, r3, #28
 8012a26:	d42c      	bmi.n	8012a82 <__swsetup_r+0x82>
 8012a28:	06dd      	lsls	r5, r3, #27
 8012a2a:	d411      	bmi.n	8012a50 <__swsetup_r+0x50>
 8012a2c:	2309      	movs	r3, #9
 8012a2e:	6033      	str	r3, [r6, #0]
 8012a30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012a34:	f04f 30ff 	mov.w	r0, #4294967295
 8012a38:	81a3      	strh	r3, [r4, #12]
 8012a3a:	e03e      	b.n	8012aba <__swsetup_r+0xba>
 8012a3c:	4b25      	ldr	r3, [pc, #148]	; (8012ad4 <__swsetup_r+0xd4>)
 8012a3e:	429c      	cmp	r4, r3
 8012a40:	d101      	bne.n	8012a46 <__swsetup_r+0x46>
 8012a42:	68ac      	ldr	r4, [r5, #8]
 8012a44:	e7eb      	b.n	8012a1e <__swsetup_r+0x1e>
 8012a46:	4b24      	ldr	r3, [pc, #144]	; (8012ad8 <__swsetup_r+0xd8>)
 8012a48:	429c      	cmp	r4, r3
 8012a4a:	bf08      	it	eq
 8012a4c:	68ec      	ldreq	r4, [r5, #12]
 8012a4e:	e7e6      	b.n	8012a1e <__swsetup_r+0x1e>
 8012a50:	0758      	lsls	r0, r3, #29
 8012a52:	d512      	bpl.n	8012a7a <__swsetup_r+0x7a>
 8012a54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012a56:	b141      	cbz	r1, 8012a6a <__swsetup_r+0x6a>
 8012a58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012a5c:	4299      	cmp	r1, r3
 8012a5e:	d002      	beq.n	8012a66 <__swsetup_r+0x66>
 8012a60:	4630      	mov	r0, r6
 8012a62:	f7ff fbdb 	bl	801221c <_free_r>
 8012a66:	2300      	movs	r3, #0
 8012a68:	6363      	str	r3, [r4, #52]	; 0x34
 8012a6a:	89a3      	ldrh	r3, [r4, #12]
 8012a6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012a70:	81a3      	strh	r3, [r4, #12]
 8012a72:	2300      	movs	r3, #0
 8012a74:	6063      	str	r3, [r4, #4]
 8012a76:	6923      	ldr	r3, [r4, #16]
 8012a78:	6023      	str	r3, [r4, #0]
 8012a7a:	89a3      	ldrh	r3, [r4, #12]
 8012a7c:	f043 0308 	orr.w	r3, r3, #8
 8012a80:	81a3      	strh	r3, [r4, #12]
 8012a82:	6923      	ldr	r3, [r4, #16]
 8012a84:	b94b      	cbnz	r3, 8012a9a <__swsetup_r+0x9a>
 8012a86:	89a3      	ldrh	r3, [r4, #12]
 8012a88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012a90:	d003      	beq.n	8012a9a <__swsetup_r+0x9a>
 8012a92:	4621      	mov	r1, r4
 8012a94:	4630      	mov	r0, r6
 8012a96:	f000 fa05 	bl	8012ea4 <__smakebuf_r>
 8012a9a:	89a0      	ldrh	r0, [r4, #12]
 8012a9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012aa0:	f010 0301 	ands.w	r3, r0, #1
 8012aa4:	d00a      	beq.n	8012abc <__swsetup_r+0xbc>
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	60a3      	str	r3, [r4, #8]
 8012aaa:	6963      	ldr	r3, [r4, #20]
 8012aac:	425b      	negs	r3, r3
 8012aae:	61a3      	str	r3, [r4, #24]
 8012ab0:	6923      	ldr	r3, [r4, #16]
 8012ab2:	b943      	cbnz	r3, 8012ac6 <__swsetup_r+0xc6>
 8012ab4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012ab8:	d1ba      	bne.n	8012a30 <__swsetup_r+0x30>
 8012aba:	bd70      	pop	{r4, r5, r6, pc}
 8012abc:	0781      	lsls	r1, r0, #30
 8012abe:	bf58      	it	pl
 8012ac0:	6963      	ldrpl	r3, [r4, #20]
 8012ac2:	60a3      	str	r3, [r4, #8]
 8012ac4:	e7f4      	b.n	8012ab0 <__swsetup_r+0xb0>
 8012ac6:	2000      	movs	r0, #0
 8012ac8:	e7f7      	b.n	8012aba <__swsetup_r+0xba>
 8012aca:	bf00      	nop
 8012acc:	20000424 	.word	0x20000424
 8012ad0:	08013990 	.word	0x08013990
 8012ad4:	080139b0 	.word	0x080139b0
 8012ad8:	08013970 	.word	0x08013970

08012adc <abort>:
 8012adc:	2006      	movs	r0, #6
 8012ade:	b508      	push	{r3, lr}
 8012ae0:	f000 fab0 	bl	8013044 <raise>
 8012ae4:	2001      	movs	r0, #1
 8012ae6:	f7f1 f882 	bl	8003bee <_exit>
	...

08012aec <__sflush_r>:
 8012aec:	898a      	ldrh	r2, [r1, #12]
 8012aee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012af0:	4605      	mov	r5, r0
 8012af2:	0710      	lsls	r0, r2, #28
 8012af4:	460c      	mov	r4, r1
 8012af6:	d457      	bmi.n	8012ba8 <__sflush_r+0xbc>
 8012af8:	684b      	ldr	r3, [r1, #4]
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	dc04      	bgt.n	8012b08 <__sflush_r+0x1c>
 8012afe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	dc01      	bgt.n	8012b08 <__sflush_r+0x1c>
 8012b04:	2000      	movs	r0, #0
 8012b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012b0a:	2e00      	cmp	r6, #0
 8012b0c:	d0fa      	beq.n	8012b04 <__sflush_r+0x18>
 8012b0e:	2300      	movs	r3, #0
 8012b10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012b14:	682f      	ldr	r7, [r5, #0]
 8012b16:	602b      	str	r3, [r5, #0]
 8012b18:	d032      	beq.n	8012b80 <__sflush_r+0x94>
 8012b1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012b1c:	89a3      	ldrh	r3, [r4, #12]
 8012b1e:	075a      	lsls	r2, r3, #29
 8012b20:	d505      	bpl.n	8012b2e <__sflush_r+0x42>
 8012b22:	6863      	ldr	r3, [r4, #4]
 8012b24:	1ac0      	subs	r0, r0, r3
 8012b26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012b28:	b10b      	cbz	r3, 8012b2e <__sflush_r+0x42>
 8012b2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012b2c:	1ac0      	subs	r0, r0, r3
 8012b2e:	2300      	movs	r3, #0
 8012b30:	4602      	mov	r2, r0
 8012b32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012b34:	4628      	mov	r0, r5
 8012b36:	6a21      	ldr	r1, [r4, #32]
 8012b38:	47b0      	blx	r6
 8012b3a:	1c43      	adds	r3, r0, #1
 8012b3c:	89a3      	ldrh	r3, [r4, #12]
 8012b3e:	d106      	bne.n	8012b4e <__sflush_r+0x62>
 8012b40:	6829      	ldr	r1, [r5, #0]
 8012b42:	291d      	cmp	r1, #29
 8012b44:	d82c      	bhi.n	8012ba0 <__sflush_r+0xb4>
 8012b46:	4a29      	ldr	r2, [pc, #164]	; (8012bec <__sflush_r+0x100>)
 8012b48:	40ca      	lsrs	r2, r1
 8012b4a:	07d6      	lsls	r6, r2, #31
 8012b4c:	d528      	bpl.n	8012ba0 <__sflush_r+0xb4>
 8012b4e:	2200      	movs	r2, #0
 8012b50:	6062      	str	r2, [r4, #4]
 8012b52:	6922      	ldr	r2, [r4, #16]
 8012b54:	04d9      	lsls	r1, r3, #19
 8012b56:	6022      	str	r2, [r4, #0]
 8012b58:	d504      	bpl.n	8012b64 <__sflush_r+0x78>
 8012b5a:	1c42      	adds	r2, r0, #1
 8012b5c:	d101      	bne.n	8012b62 <__sflush_r+0x76>
 8012b5e:	682b      	ldr	r3, [r5, #0]
 8012b60:	b903      	cbnz	r3, 8012b64 <__sflush_r+0x78>
 8012b62:	6560      	str	r0, [r4, #84]	; 0x54
 8012b64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012b66:	602f      	str	r7, [r5, #0]
 8012b68:	2900      	cmp	r1, #0
 8012b6a:	d0cb      	beq.n	8012b04 <__sflush_r+0x18>
 8012b6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012b70:	4299      	cmp	r1, r3
 8012b72:	d002      	beq.n	8012b7a <__sflush_r+0x8e>
 8012b74:	4628      	mov	r0, r5
 8012b76:	f7ff fb51 	bl	801221c <_free_r>
 8012b7a:	2000      	movs	r0, #0
 8012b7c:	6360      	str	r0, [r4, #52]	; 0x34
 8012b7e:	e7c2      	b.n	8012b06 <__sflush_r+0x1a>
 8012b80:	6a21      	ldr	r1, [r4, #32]
 8012b82:	2301      	movs	r3, #1
 8012b84:	4628      	mov	r0, r5
 8012b86:	47b0      	blx	r6
 8012b88:	1c41      	adds	r1, r0, #1
 8012b8a:	d1c7      	bne.n	8012b1c <__sflush_r+0x30>
 8012b8c:	682b      	ldr	r3, [r5, #0]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d0c4      	beq.n	8012b1c <__sflush_r+0x30>
 8012b92:	2b1d      	cmp	r3, #29
 8012b94:	d001      	beq.n	8012b9a <__sflush_r+0xae>
 8012b96:	2b16      	cmp	r3, #22
 8012b98:	d101      	bne.n	8012b9e <__sflush_r+0xb2>
 8012b9a:	602f      	str	r7, [r5, #0]
 8012b9c:	e7b2      	b.n	8012b04 <__sflush_r+0x18>
 8012b9e:	89a3      	ldrh	r3, [r4, #12]
 8012ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012ba4:	81a3      	strh	r3, [r4, #12]
 8012ba6:	e7ae      	b.n	8012b06 <__sflush_r+0x1a>
 8012ba8:	690f      	ldr	r7, [r1, #16]
 8012baa:	2f00      	cmp	r7, #0
 8012bac:	d0aa      	beq.n	8012b04 <__sflush_r+0x18>
 8012bae:	0793      	lsls	r3, r2, #30
 8012bb0:	bf18      	it	ne
 8012bb2:	2300      	movne	r3, #0
 8012bb4:	680e      	ldr	r6, [r1, #0]
 8012bb6:	bf08      	it	eq
 8012bb8:	694b      	ldreq	r3, [r1, #20]
 8012bba:	1bf6      	subs	r6, r6, r7
 8012bbc:	600f      	str	r7, [r1, #0]
 8012bbe:	608b      	str	r3, [r1, #8]
 8012bc0:	2e00      	cmp	r6, #0
 8012bc2:	dd9f      	ble.n	8012b04 <__sflush_r+0x18>
 8012bc4:	4633      	mov	r3, r6
 8012bc6:	463a      	mov	r2, r7
 8012bc8:	4628      	mov	r0, r5
 8012bca:	6a21      	ldr	r1, [r4, #32]
 8012bcc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8012bd0:	47e0      	blx	ip
 8012bd2:	2800      	cmp	r0, #0
 8012bd4:	dc06      	bgt.n	8012be4 <__sflush_r+0xf8>
 8012bd6:	89a3      	ldrh	r3, [r4, #12]
 8012bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8012bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012be0:	81a3      	strh	r3, [r4, #12]
 8012be2:	e790      	b.n	8012b06 <__sflush_r+0x1a>
 8012be4:	4407      	add	r7, r0
 8012be6:	1a36      	subs	r6, r6, r0
 8012be8:	e7ea      	b.n	8012bc0 <__sflush_r+0xd4>
 8012bea:	bf00      	nop
 8012bec:	20400001 	.word	0x20400001

08012bf0 <_fflush_r>:
 8012bf0:	b538      	push	{r3, r4, r5, lr}
 8012bf2:	690b      	ldr	r3, [r1, #16]
 8012bf4:	4605      	mov	r5, r0
 8012bf6:	460c      	mov	r4, r1
 8012bf8:	b913      	cbnz	r3, 8012c00 <_fflush_r+0x10>
 8012bfa:	2500      	movs	r5, #0
 8012bfc:	4628      	mov	r0, r5
 8012bfe:	bd38      	pop	{r3, r4, r5, pc}
 8012c00:	b118      	cbz	r0, 8012c0a <_fflush_r+0x1a>
 8012c02:	6983      	ldr	r3, [r0, #24]
 8012c04:	b90b      	cbnz	r3, 8012c0a <_fflush_r+0x1a>
 8012c06:	f000 f887 	bl	8012d18 <__sinit>
 8012c0a:	4b14      	ldr	r3, [pc, #80]	; (8012c5c <_fflush_r+0x6c>)
 8012c0c:	429c      	cmp	r4, r3
 8012c0e:	d11b      	bne.n	8012c48 <_fflush_r+0x58>
 8012c10:	686c      	ldr	r4, [r5, #4]
 8012c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d0ef      	beq.n	8012bfa <_fflush_r+0xa>
 8012c1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012c1c:	07d0      	lsls	r0, r2, #31
 8012c1e:	d404      	bmi.n	8012c2a <_fflush_r+0x3a>
 8012c20:	0599      	lsls	r1, r3, #22
 8012c22:	d402      	bmi.n	8012c2a <_fflush_r+0x3a>
 8012c24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012c26:	f000 f915 	bl	8012e54 <__retarget_lock_acquire_recursive>
 8012c2a:	4628      	mov	r0, r5
 8012c2c:	4621      	mov	r1, r4
 8012c2e:	f7ff ff5d 	bl	8012aec <__sflush_r>
 8012c32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012c34:	4605      	mov	r5, r0
 8012c36:	07da      	lsls	r2, r3, #31
 8012c38:	d4e0      	bmi.n	8012bfc <_fflush_r+0xc>
 8012c3a:	89a3      	ldrh	r3, [r4, #12]
 8012c3c:	059b      	lsls	r3, r3, #22
 8012c3e:	d4dd      	bmi.n	8012bfc <_fflush_r+0xc>
 8012c40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012c42:	f000 f908 	bl	8012e56 <__retarget_lock_release_recursive>
 8012c46:	e7d9      	b.n	8012bfc <_fflush_r+0xc>
 8012c48:	4b05      	ldr	r3, [pc, #20]	; (8012c60 <_fflush_r+0x70>)
 8012c4a:	429c      	cmp	r4, r3
 8012c4c:	d101      	bne.n	8012c52 <_fflush_r+0x62>
 8012c4e:	68ac      	ldr	r4, [r5, #8]
 8012c50:	e7df      	b.n	8012c12 <_fflush_r+0x22>
 8012c52:	4b04      	ldr	r3, [pc, #16]	; (8012c64 <_fflush_r+0x74>)
 8012c54:	429c      	cmp	r4, r3
 8012c56:	bf08      	it	eq
 8012c58:	68ec      	ldreq	r4, [r5, #12]
 8012c5a:	e7da      	b.n	8012c12 <_fflush_r+0x22>
 8012c5c:	08013990 	.word	0x08013990
 8012c60:	080139b0 	.word	0x080139b0
 8012c64:	08013970 	.word	0x08013970

08012c68 <std>:
 8012c68:	2300      	movs	r3, #0
 8012c6a:	b510      	push	{r4, lr}
 8012c6c:	4604      	mov	r4, r0
 8012c6e:	e9c0 3300 	strd	r3, r3, [r0]
 8012c72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012c76:	6083      	str	r3, [r0, #8]
 8012c78:	8181      	strh	r1, [r0, #12]
 8012c7a:	6643      	str	r3, [r0, #100]	; 0x64
 8012c7c:	81c2      	strh	r2, [r0, #14]
 8012c7e:	6183      	str	r3, [r0, #24]
 8012c80:	4619      	mov	r1, r3
 8012c82:	2208      	movs	r2, #8
 8012c84:	305c      	adds	r0, #92	; 0x5c
 8012c86:	f7fd faf5 	bl	8010274 <memset>
 8012c8a:	4b05      	ldr	r3, [pc, #20]	; (8012ca0 <std+0x38>)
 8012c8c:	6224      	str	r4, [r4, #32]
 8012c8e:	6263      	str	r3, [r4, #36]	; 0x24
 8012c90:	4b04      	ldr	r3, [pc, #16]	; (8012ca4 <std+0x3c>)
 8012c92:	62a3      	str	r3, [r4, #40]	; 0x28
 8012c94:	4b04      	ldr	r3, [pc, #16]	; (8012ca8 <std+0x40>)
 8012c96:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012c98:	4b04      	ldr	r3, [pc, #16]	; (8012cac <std+0x44>)
 8012c9a:	6323      	str	r3, [r4, #48]	; 0x30
 8012c9c:	bd10      	pop	{r4, pc}
 8012c9e:	bf00      	nop
 8012ca0:	0801307d 	.word	0x0801307d
 8012ca4:	0801309f 	.word	0x0801309f
 8012ca8:	080130d7 	.word	0x080130d7
 8012cac:	080130fb 	.word	0x080130fb

08012cb0 <_cleanup_r>:
 8012cb0:	4901      	ldr	r1, [pc, #4]	; (8012cb8 <_cleanup_r+0x8>)
 8012cb2:	f000 b8af 	b.w	8012e14 <_fwalk_reent>
 8012cb6:	bf00      	nop
 8012cb8:	08012bf1 	.word	0x08012bf1

08012cbc <__sfmoreglue>:
 8012cbc:	2268      	movs	r2, #104	; 0x68
 8012cbe:	b570      	push	{r4, r5, r6, lr}
 8012cc0:	1e4d      	subs	r5, r1, #1
 8012cc2:	4355      	muls	r5, r2
 8012cc4:	460e      	mov	r6, r1
 8012cc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012cca:	f7ff fb0f 	bl	80122ec <_malloc_r>
 8012cce:	4604      	mov	r4, r0
 8012cd0:	b140      	cbz	r0, 8012ce4 <__sfmoreglue+0x28>
 8012cd2:	2100      	movs	r1, #0
 8012cd4:	e9c0 1600 	strd	r1, r6, [r0]
 8012cd8:	300c      	adds	r0, #12
 8012cda:	60a0      	str	r0, [r4, #8]
 8012cdc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012ce0:	f7fd fac8 	bl	8010274 <memset>
 8012ce4:	4620      	mov	r0, r4
 8012ce6:	bd70      	pop	{r4, r5, r6, pc}

08012ce8 <__sfp_lock_acquire>:
 8012ce8:	4801      	ldr	r0, [pc, #4]	; (8012cf0 <__sfp_lock_acquire+0x8>)
 8012cea:	f000 b8b3 	b.w	8012e54 <__retarget_lock_acquire_recursive>
 8012cee:	bf00      	nop
 8012cf0:	20003411 	.word	0x20003411

08012cf4 <__sfp_lock_release>:
 8012cf4:	4801      	ldr	r0, [pc, #4]	; (8012cfc <__sfp_lock_release+0x8>)
 8012cf6:	f000 b8ae 	b.w	8012e56 <__retarget_lock_release_recursive>
 8012cfa:	bf00      	nop
 8012cfc:	20003411 	.word	0x20003411

08012d00 <__sinit_lock_acquire>:
 8012d00:	4801      	ldr	r0, [pc, #4]	; (8012d08 <__sinit_lock_acquire+0x8>)
 8012d02:	f000 b8a7 	b.w	8012e54 <__retarget_lock_acquire_recursive>
 8012d06:	bf00      	nop
 8012d08:	20003412 	.word	0x20003412

08012d0c <__sinit_lock_release>:
 8012d0c:	4801      	ldr	r0, [pc, #4]	; (8012d14 <__sinit_lock_release+0x8>)
 8012d0e:	f000 b8a2 	b.w	8012e56 <__retarget_lock_release_recursive>
 8012d12:	bf00      	nop
 8012d14:	20003412 	.word	0x20003412

08012d18 <__sinit>:
 8012d18:	b510      	push	{r4, lr}
 8012d1a:	4604      	mov	r4, r0
 8012d1c:	f7ff fff0 	bl	8012d00 <__sinit_lock_acquire>
 8012d20:	69a3      	ldr	r3, [r4, #24]
 8012d22:	b11b      	cbz	r3, 8012d2c <__sinit+0x14>
 8012d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d28:	f7ff bff0 	b.w	8012d0c <__sinit_lock_release>
 8012d2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012d30:	6523      	str	r3, [r4, #80]	; 0x50
 8012d32:	4b13      	ldr	r3, [pc, #76]	; (8012d80 <__sinit+0x68>)
 8012d34:	4a13      	ldr	r2, [pc, #76]	; (8012d84 <__sinit+0x6c>)
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	62a2      	str	r2, [r4, #40]	; 0x28
 8012d3a:	42a3      	cmp	r3, r4
 8012d3c:	bf08      	it	eq
 8012d3e:	2301      	moveq	r3, #1
 8012d40:	4620      	mov	r0, r4
 8012d42:	bf08      	it	eq
 8012d44:	61a3      	streq	r3, [r4, #24]
 8012d46:	f000 f81f 	bl	8012d88 <__sfp>
 8012d4a:	6060      	str	r0, [r4, #4]
 8012d4c:	4620      	mov	r0, r4
 8012d4e:	f000 f81b 	bl	8012d88 <__sfp>
 8012d52:	60a0      	str	r0, [r4, #8]
 8012d54:	4620      	mov	r0, r4
 8012d56:	f000 f817 	bl	8012d88 <__sfp>
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	2104      	movs	r1, #4
 8012d5e:	60e0      	str	r0, [r4, #12]
 8012d60:	6860      	ldr	r0, [r4, #4]
 8012d62:	f7ff ff81 	bl	8012c68 <std>
 8012d66:	2201      	movs	r2, #1
 8012d68:	2109      	movs	r1, #9
 8012d6a:	68a0      	ldr	r0, [r4, #8]
 8012d6c:	f7ff ff7c 	bl	8012c68 <std>
 8012d70:	2202      	movs	r2, #2
 8012d72:	2112      	movs	r1, #18
 8012d74:	68e0      	ldr	r0, [r4, #12]
 8012d76:	f7ff ff77 	bl	8012c68 <std>
 8012d7a:	2301      	movs	r3, #1
 8012d7c:	61a3      	str	r3, [r4, #24]
 8012d7e:	e7d1      	b.n	8012d24 <__sinit+0xc>
 8012d80:	080135a0 	.word	0x080135a0
 8012d84:	08012cb1 	.word	0x08012cb1

08012d88 <__sfp>:
 8012d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d8a:	4607      	mov	r7, r0
 8012d8c:	f7ff ffac 	bl	8012ce8 <__sfp_lock_acquire>
 8012d90:	4b1e      	ldr	r3, [pc, #120]	; (8012e0c <__sfp+0x84>)
 8012d92:	681e      	ldr	r6, [r3, #0]
 8012d94:	69b3      	ldr	r3, [r6, #24]
 8012d96:	b913      	cbnz	r3, 8012d9e <__sfp+0x16>
 8012d98:	4630      	mov	r0, r6
 8012d9a:	f7ff ffbd 	bl	8012d18 <__sinit>
 8012d9e:	3648      	adds	r6, #72	; 0x48
 8012da0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012da4:	3b01      	subs	r3, #1
 8012da6:	d503      	bpl.n	8012db0 <__sfp+0x28>
 8012da8:	6833      	ldr	r3, [r6, #0]
 8012daa:	b30b      	cbz	r3, 8012df0 <__sfp+0x68>
 8012dac:	6836      	ldr	r6, [r6, #0]
 8012dae:	e7f7      	b.n	8012da0 <__sfp+0x18>
 8012db0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012db4:	b9d5      	cbnz	r5, 8012dec <__sfp+0x64>
 8012db6:	4b16      	ldr	r3, [pc, #88]	; (8012e10 <__sfp+0x88>)
 8012db8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012dbc:	60e3      	str	r3, [r4, #12]
 8012dbe:	6665      	str	r5, [r4, #100]	; 0x64
 8012dc0:	f000 f847 	bl	8012e52 <__retarget_lock_init_recursive>
 8012dc4:	f7ff ff96 	bl	8012cf4 <__sfp_lock_release>
 8012dc8:	2208      	movs	r2, #8
 8012dca:	4629      	mov	r1, r5
 8012dcc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012dd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012dd4:	6025      	str	r5, [r4, #0]
 8012dd6:	61a5      	str	r5, [r4, #24]
 8012dd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012ddc:	f7fd fa4a 	bl	8010274 <memset>
 8012de0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012de4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012de8:	4620      	mov	r0, r4
 8012dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dec:	3468      	adds	r4, #104	; 0x68
 8012dee:	e7d9      	b.n	8012da4 <__sfp+0x1c>
 8012df0:	2104      	movs	r1, #4
 8012df2:	4638      	mov	r0, r7
 8012df4:	f7ff ff62 	bl	8012cbc <__sfmoreglue>
 8012df8:	4604      	mov	r4, r0
 8012dfa:	6030      	str	r0, [r6, #0]
 8012dfc:	2800      	cmp	r0, #0
 8012dfe:	d1d5      	bne.n	8012dac <__sfp+0x24>
 8012e00:	f7ff ff78 	bl	8012cf4 <__sfp_lock_release>
 8012e04:	230c      	movs	r3, #12
 8012e06:	603b      	str	r3, [r7, #0]
 8012e08:	e7ee      	b.n	8012de8 <__sfp+0x60>
 8012e0a:	bf00      	nop
 8012e0c:	080135a0 	.word	0x080135a0
 8012e10:	ffff0001 	.word	0xffff0001

08012e14 <_fwalk_reent>:
 8012e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e18:	4606      	mov	r6, r0
 8012e1a:	4688      	mov	r8, r1
 8012e1c:	2700      	movs	r7, #0
 8012e1e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012e22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012e26:	f1b9 0901 	subs.w	r9, r9, #1
 8012e2a:	d505      	bpl.n	8012e38 <_fwalk_reent+0x24>
 8012e2c:	6824      	ldr	r4, [r4, #0]
 8012e2e:	2c00      	cmp	r4, #0
 8012e30:	d1f7      	bne.n	8012e22 <_fwalk_reent+0xe>
 8012e32:	4638      	mov	r0, r7
 8012e34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e38:	89ab      	ldrh	r3, [r5, #12]
 8012e3a:	2b01      	cmp	r3, #1
 8012e3c:	d907      	bls.n	8012e4e <_fwalk_reent+0x3a>
 8012e3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012e42:	3301      	adds	r3, #1
 8012e44:	d003      	beq.n	8012e4e <_fwalk_reent+0x3a>
 8012e46:	4629      	mov	r1, r5
 8012e48:	4630      	mov	r0, r6
 8012e4a:	47c0      	blx	r8
 8012e4c:	4307      	orrs	r7, r0
 8012e4e:	3568      	adds	r5, #104	; 0x68
 8012e50:	e7e9      	b.n	8012e26 <_fwalk_reent+0x12>

08012e52 <__retarget_lock_init_recursive>:
 8012e52:	4770      	bx	lr

08012e54 <__retarget_lock_acquire_recursive>:
 8012e54:	4770      	bx	lr

08012e56 <__retarget_lock_release_recursive>:
 8012e56:	4770      	bx	lr

08012e58 <__swhatbuf_r>:
 8012e58:	b570      	push	{r4, r5, r6, lr}
 8012e5a:	460e      	mov	r6, r1
 8012e5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e60:	4614      	mov	r4, r2
 8012e62:	2900      	cmp	r1, #0
 8012e64:	461d      	mov	r5, r3
 8012e66:	b096      	sub	sp, #88	; 0x58
 8012e68:	da08      	bge.n	8012e7c <__swhatbuf_r+0x24>
 8012e6a:	2200      	movs	r2, #0
 8012e6c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012e70:	602a      	str	r2, [r5, #0]
 8012e72:	061a      	lsls	r2, r3, #24
 8012e74:	d410      	bmi.n	8012e98 <__swhatbuf_r+0x40>
 8012e76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012e7a:	e00e      	b.n	8012e9a <__swhatbuf_r+0x42>
 8012e7c:	466a      	mov	r2, sp
 8012e7e:	f000 f96f 	bl	8013160 <_fstat_r>
 8012e82:	2800      	cmp	r0, #0
 8012e84:	dbf1      	blt.n	8012e6a <__swhatbuf_r+0x12>
 8012e86:	9a01      	ldr	r2, [sp, #4]
 8012e88:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012e8c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012e90:	425a      	negs	r2, r3
 8012e92:	415a      	adcs	r2, r3
 8012e94:	602a      	str	r2, [r5, #0]
 8012e96:	e7ee      	b.n	8012e76 <__swhatbuf_r+0x1e>
 8012e98:	2340      	movs	r3, #64	; 0x40
 8012e9a:	2000      	movs	r0, #0
 8012e9c:	6023      	str	r3, [r4, #0]
 8012e9e:	b016      	add	sp, #88	; 0x58
 8012ea0:	bd70      	pop	{r4, r5, r6, pc}
	...

08012ea4 <__smakebuf_r>:
 8012ea4:	898b      	ldrh	r3, [r1, #12]
 8012ea6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012ea8:	079d      	lsls	r5, r3, #30
 8012eaa:	4606      	mov	r6, r0
 8012eac:	460c      	mov	r4, r1
 8012eae:	d507      	bpl.n	8012ec0 <__smakebuf_r+0x1c>
 8012eb0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012eb4:	6023      	str	r3, [r4, #0]
 8012eb6:	6123      	str	r3, [r4, #16]
 8012eb8:	2301      	movs	r3, #1
 8012eba:	6163      	str	r3, [r4, #20]
 8012ebc:	b002      	add	sp, #8
 8012ebe:	bd70      	pop	{r4, r5, r6, pc}
 8012ec0:	466a      	mov	r2, sp
 8012ec2:	ab01      	add	r3, sp, #4
 8012ec4:	f7ff ffc8 	bl	8012e58 <__swhatbuf_r>
 8012ec8:	9900      	ldr	r1, [sp, #0]
 8012eca:	4605      	mov	r5, r0
 8012ecc:	4630      	mov	r0, r6
 8012ece:	f7ff fa0d 	bl	80122ec <_malloc_r>
 8012ed2:	b948      	cbnz	r0, 8012ee8 <__smakebuf_r+0x44>
 8012ed4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ed8:	059a      	lsls	r2, r3, #22
 8012eda:	d4ef      	bmi.n	8012ebc <__smakebuf_r+0x18>
 8012edc:	f023 0303 	bic.w	r3, r3, #3
 8012ee0:	f043 0302 	orr.w	r3, r3, #2
 8012ee4:	81a3      	strh	r3, [r4, #12]
 8012ee6:	e7e3      	b.n	8012eb0 <__smakebuf_r+0xc>
 8012ee8:	4b0d      	ldr	r3, [pc, #52]	; (8012f20 <__smakebuf_r+0x7c>)
 8012eea:	62b3      	str	r3, [r6, #40]	; 0x28
 8012eec:	89a3      	ldrh	r3, [r4, #12]
 8012eee:	6020      	str	r0, [r4, #0]
 8012ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ef4:	81a3      	strh	r3, [r4, #12]
 8012ef6:	9b00      	ldr	r3, [sp, #0]
 8012ef8:	6120      	str	r0, [r4, #16]
 8012efa:	6163      	str	r3, [r4, #20]
 8012efc:	9b01      	ldr	r3, [sp, #4]
 8012efe:	b15b      	cbz	r3, 8012f18 <__smakebuf_r+0x74>
 8012f00:	4630      	mov	r0, r6
 8012f02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f06:	f000 f93d 	bl	8013184 <_isatty_r>
 8012f0a:	b128      	cbz	r0, 8012f18 <__smakebuf_r+0x74>
 8012f0c:	89a3      	ldrh	r3, [r4, #12]
 8012f0e:	f023 0303 	bic.w	r3, r3, #3
 8012f12:	f043 0301 	orr.w	r3, r3, #1
 8012f16:	81a3      	strh	r3, [r4, #12]
 8012f18:	89a0      	ldrh	r0, [r4, #12]
 8012f1a:	4305      	orrs	r5, r0
 8012f1c:	81a5      	strh	r5, [r4, #12]
 8012f1e:	e7cd      	b.n	8012ebc <__smakebuf_r+0x18>
 8012f20:	08012cb1 	.word	0x08012cb1

08012f24 <__ascii_mbtowc>:
 8012f24:	b082      	sub	sp, #8
 8012f26:	b901      	cbnz	r1, 8012f2a <__ascii_mbtowc+0x6>
 8012f28:	a901      	add	r1, sp, #4
 8012f2a:	b142      	cbz	r2, 8012f3e <__ascii_mbtowc+0x1a>
 8012f2c:	b14b      	cbz	r3, 8012f42 <__ascii_mbtowc+0x1e>
 8012f2e:	7813      	ldrb	r3, [r2, #0]
 8012f30:	600b      	str	r3, [r1, #0]
 8012f32:	7812      	ldrb	r2, [r2, #0]
 8012f34:	1e10      	subs	r0, r2, #0
 8012f36:	bf18      	it	ne
 8012f38:	2001      	movne	r0, #1
 8012f3a:	b002      	add	sp, #8
 8012f3c:	4770      	bx	lr
 8012f3e:	4610      	mov	r0, r2
 8012f40:	e7fb      	b.n	8012f3a <__ascii_mbtowc+0x16>
 8012f42:	f06f 0001 	mvn.w	r0, #1
 8012f46:	e7f8      	b.n	8012f3a <__ascii_mbtowc+0x16>

08012f48 <memmove>:
 8012f48:	4288      	cmp	r0, r1
 8012f4a:	b510      	push	{r4, lr}
 8012f4c:	eb01 0402 	add.w	r4, r1, r2
 8012f50:	d902      	bls.n	8012f58 <memmove+0x10>
 8012f52:	4284      	cmp	r4, r0
 8012f54:	4623      	mov	r3, r4
 8012f56:	d807      	bhi.n	8012f68 <memmove+0x20>
 8012f58:	1e43      	subs	r3, r0, #1
 8012f5a:	42a1      	cmp	r1, r4
 8012f5c:	d008      	beq.n	8012f70 <memmove+0x28>
 8012f5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012f62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012f66:	e7f8      	b.n	8012f5a <memmove+0x12>
 8012f68:	4601      	mov	r1, r0
 8012f6a:	4402      	add	r2, r0
 8012f6c:	428a      	cmp	r2, r1
 8012f6e:	d100      	bne.n	8012f72 <memmove+0x2a>
 8012f70:	bd10      	pop	{r4, pc}
 8012f72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012f76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012f7a:	e7f7      	b.n	8012f6c <memmove+0x24>

08012f7c <__malloc_lock>:
 8012f7c:	4801      	ldr	r0, [pc, #4]	; (8012f84 <__malloc_lock+0x8>)
 8012f7e:	f7ff bf69 	b.w	8012e54 <__retarget_lock_acquire_recursive>
 8012f82:	bf00      	nop
 8012f84:	20003410 	.word	0x20003410

08012f88 <__malloc_unlock>:
 8012f88:	4801      	ldr	r0, [pc, #4]	; (8012f90 <__malloc_unlock+0x8>)
 8012f8a:	f7ff bf64 	b.w	8012e56 <__retarget_lock_release_recursive>
 8012f8e:	bf00      	nop
 8012f90:	20003410 	.word	0x20003410

08012f94 <_realloc_r>:
 8012f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f98:	4680      	mov	r8, r0
 8012f9a:	4614      	mov	r4, r2
 8012f9c:	460e      	mov	r6, r1
 8012f9e:	b921      	cbnz	r1, 8012faa <_realloc_r+0x16>
 8012fa0:	4611      	mov	r1, r2
 8012fa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012fa6:	f7ff b9a1 	b.w	80122ec <_malloc_r>
 8012faa:	b92a      	cbnz	r2, 8012fb8 <_realloc_r+0x24>
 8012fac:	f7ff f936 	bl	801221c <_free_r>
 8012fb0:	4625      	mov	r5, r4
 8012fb2:	4628      	mov	r0, r5
 8012fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fb8:	f000 f906 	bl	80131c8 <_malloc_usable_size_r>
 8012fbc:	4284      	cmp	r4, r0
 8012fbe:	4607      	mov	r7, r0
 8012fc0:	d802      	bhi.n	8012fc8 <_realloc_r+0x34>
 8012fc2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012fc6:	d812      	bhi.n	8012fee <_realloc_r+0x5a>
 8012fc8:	4621      	mov	r1, r4
 8012fca:	4640      	mov	r0, r8
 8012fcc:	f7ff f98e 	bl	80122ec <_malloc_r>
 8012fd0:	4605      	mov	r5, r0
 8012fd2:	2800      	cmp	r0, #0
 8012fd4:	d0ed      	beq.n	8012fb2 <_realloc_r+0x1e>
 8012fd6:	42bc      	cmp	r4, r7
 8012fd8:	4622      	mov	r2, r4
 8012fda:	4631      	mov	r1, r6
 8012fdc:	bf28      	it	cs
 8012fde:	463a      	movcs	r2, r7
 8012fe0:	f7fe fd78 	bl	8011ad4 <memcpy>
 8012fe4:	4631      	mov	r1, r6
 8012fe6:	4640      	mov	r0, r8
 8012fe8:	f7ff f918 	bl	801221c <_free_r>
 8012fec:	e7e1      	b.n	8012fb2 <_realloc_r+0x1e>
 8012fee:	4635      	mov	r5, r6
 8012ff0:	e7df      	b.n	8012fb2 <_realloc_r+0x1e>

08012ff2 <_raise_r>:
 8012ff2:	291f      	cmp	r1, #31
 8012ff4:	b538      	push	{r3, r4, r5, lr}
 8012ff6:	4604      	mov	r4, r0
 8012ff8:	460d      	mov	r5, r1
 8012ffa:	d904      	bls.n	8013006 <_raise_r+0x14>
 8012ffc:	2316      	movs	r3, #22
 8012ffe:	6003      	str	r3, [r0, #0]
 8013000:	f04f 30ff 	mov.w	r0, #4294967295
 8013004:	bd38      	pop	{r3, r4, r5, pc}
 8013006:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013008:	b112      	cbz	r2, 8013010 <_raise_r+0x1e>
 801300a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801300e:	b94b      	cbnz	r3, 8013024 <_raise_r+0x32>
 8013010:	4620      	mov	r0, r4
 8013012:	f000 f831 	bl	8013078 <_getpid_r>
 8013016:	462a      	mov	r2, r5
 8013018:	4601      	mov	r1, r0
 801301a:	4620      	mov	r0, r4
 801301c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013020:	f000 b818 	b.w	8013054 <_kill_r>
 8013024:	2b01      	cmp	r3, #1
 8013026:	d00a      	beq.n	801303e <_raise_r+0x4c>
 8013028:	1c59      	adds	r1, r3, #1
 801302a:	d103      	bne.n	8013034 <_raise_r+0x42>
 801302c:	2316      	movs	r3, #22
 801302e:	6003      	str	r3, [r0, #0]
 8013030:	2001      	movs	r0, #1
 8013032:	e7e7      	b.n	8013004 <_raise_r+0x12>
 8013034:	2400      	movs	r4, #0
 8013036:	4628      	mov	r0, r5
 8013038:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801303c:	4798      	blx	r3
 801303e:	2000      	movs	r0, #0
 8013040:	e7e0      	b.n	8013004 <_raise_r+0x12>
	...

08013044 <raise>:
 8013044:	4b02      	ldr	r3, [pc, #8]	; (8013050 <raise+0xc>)
 8013046:	4601      	mov	r1, r0
 8013048:	6818      	ldr	r0, [r3, #0]
 801304a:	f7ff bfd2 	b.w	8012ff2 <_raise_r>
 801304e:	bf00      	nop
 8013050:	20000424 	.word	0x20000424

08013054 <_kill_r>:
 8013054:	b538      	push	{r3, r4, r5, lr}
 8013056:	2300      	movs	r3, #0
 8013058:	4d06      	ldr	r5, [pc, #24]	; (8013074 <_kill_r+0x20>)
 801305a:	4604      	mov	r4, r0
 801305c:	4608      	mov	r0, r1
 801305e:	4611      	mov	r1, r2
 8013060:	602b      	str	r3, [r5, #0]
 8013062:	f7f0 fdb4 	bl	8003bce <_kill>
 8013066:	1c43      	adds	r3, r0, #1
 8013068:	d102      	bne.n	8013070 <_kill_r+0x1c>
 801306a:	682b      	ldr	r3, [r5, #0]
 801306c:	b103      	cbz	r3, 8013070 <_kill_r+0x1c>
 801306e:	6023      	str	r3, [r4, #0]
 8013070:	bd38      	pop	{r3, r4, r5, pc}
 8013072:	bf00      	nop
 8013074:	20003414 	.word	0x20003414

08013078 <_getpid_r>:
 8013078:	f7f0 bda2 	b.w	8003bc0 <_getpid>

0801307c <__sread>:
 801307c:	b510      	push	{r4, lr}
 801307e:	460c      	mov	r4, r1
 8013080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013084:	f000 f8a8 	bl	80131d8 <_read_r>
 8013088:	2800      	cmp	r0, #0
 801308a:	bfab      	itete	ge
 801308c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801308e:	89a3      	ldrhlt	r3, [r4, #12]
 8013090:	181b      	addge	r3, r3, r0
 8013092:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013096:	bfac      	ite	ge
 8013098:	6563      	strge	r3, [r4, #84]	; 0x54
 801309a:	81a3      	strhlt	r3, [r4, #12]
 801309c:	bd10      	pop	{r4, pc}

0801309e <__swrite>:
 801309e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130a2:	461f      	mov	r7, r3
 80130a4:	898b      	ldrh	r3, [r1, #12]
 80130a6:	4605      	mov	r5, r0
 80130a8:	05db      	lsls	r3, r3, #23
 80130aa:	460c      	mov	r4, r1
 80130ac:	4616      	mov	r6, r2
 80130ae:	d505      	bpl.n	80130bc <__swrite+0x1e>
 80130b0:	2302      	movs	r3, #2
 80130b2:	2200      	movs	r2, #0
 80130b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130b8:	f000 f874 	bl	80131a4 <_lseek_r>
 80130bc:	89a3      	ldrh	r3, [r4, #12]
 80130be:	4632      	mov	r2, r6
 80130c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80130c4:	81a3      	strh	r3, [r4, #12]
 80130c6:	4628      	mov	r0, r5
 80130c8:	463b      	mov	r3, r7
 80130ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80130ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80130d2:	f000 b823 	b.w	801311c <_write_r>

080130d6 <__sseek>:
 80130d6:	b510      	push	{r4, lr}
 80130d8:	460c      	mov	r4, r1
 80130da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130de:	f000 f861 	bl	80131a4 <_lseek_r>
 80130e2:	1c43      	adds	r3, r0, #1
 80130e4:	89a3      	ldrh	r3, [r4, #12]
 80130e6:	bf15      	itete	ne
 80130e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80130ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80130ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80130f2:	81a3      	strheq	r3, [r4, #12]
 80130f4:	bf18      	it	ne
 80130f6:	81a3      	strhne	r3, [r4, #12]
 80130f8:	bd10      	pop	{r4, pc}

080130fa <__sclose>:
 80130fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130fe:	f000 b81f 	b.w	8013140 <_close_r>

08013102 <__ascii_wctomb>:
 8013102:	4603      	mov	r3, r0
 8013104:	4608      	mov	r0, r1
 8013106:	b141      	cbz	r1, 801311a <__ascii_wctomb+0x18>
 8013108:	2aff      	cmp	r2, #255	; 0xff
 801310a:	d904      	bls.n	8013116 <__ascii_wctomb+0x14>
 801310c:	228a      	movs	r2, #138	; 0x8a
 801310e:	f04f 30ff 	mov.w	r0, #4294967295
 8013112:	601a      	str	r2, [r3, #0]
 8013114:	4770      	bx	lr
 8013116:	2001      	movs	r0, #1
 8013118:	700a      	strb	r2, [r1, #0]
 801311a:	4770      	bx	lr

0801311c <_write_r>:
 801311c:	b538      	push	{r3, r4, r5, lr}
 801311e:	4604      	mov	r4, r0
 8013120:	4608      	mov	r0, r1
 8013122:	4611      	mov	r1, r2
 8013124:	2200      	movs	r2, #0
 8013126:	4d05      	ldr	r5, [pc, #20]	; (801313c <_write_r+0x20>)
 8013128:	602a      	str	r2, [r5, #0]
 801312a:	461a      	mov	r2, r3
 801312c:	f7f0 fd86 	bl	8003c3c <_write>
 8013130:	1c43      	adds	r3, r0, #1
 8013132:	d102      	bne.n	801313a <_write_r+0x1e>
 8013134:	682b      	ldr	r3, [r5, #0]
 8013136:	b103      	cbz	r3, 801313a <_write_r+0x1e>
 8013138:	6023      	str	r3, [r4, #0]
 801313a:	bd38      	pop	{r3, r4, r5, pc}
 801313c:	20003414 	.word	0x20003414

08013140 <_close_r>:
 8013140:	b538      	push	{r3, r4, r5, lr}
 8013142:	2300      	movs	r3, #0
 8013144:	4d05      	ldr	r5, [pc, #20]	; (801315c <_close_r+0x1c>)
 8013146:	4604      	mov	r4, r0
 8013148:	4608      	mov	r0, r1
 801314a:	602b      	str	r3, [r5, #0]
 801314c:	f7f0 fd92 	bl	8003c74 <_close>
 8013150:	1c43      	adds	r3, r0, #1
 8013152:	d102      	bne.n	801315a <_close_r+0x1a>
 8013154:	682b      	ldr	r3, [r5, #0]
 8013156:	b103      	cbz	r3, 801315a <_close_r+0x1a>
 8013158:	6023      	str	r3, [r4, #0]
 801315a:	bd38      	pop	{r3, r4, r5, pc}
 801315c:	20003414 	.word	0x20003414

08013160 <_fstat_r>:
 8013160:	b538      	push	{r3, r4, r5, lr}
 8013162:	2300      	movs	r3, #0
 8013164:	4d06      	ldr	r5, [pc, #24]	; (8013180 <_fstat_r+0x20>)
 8013166:	4604      	mov	r4, r0
 8013168:	4608      	mov	r0, r1
 801316a:	4611      	mov	r1, r2
 801316c:	602b      	str	r3, [r5, #0]
 801316e:	f7f0 fd8c 	bl	8003c8a <_fstat>
 8013172:	1c43      	adds	r3, r0, #1
 8013174:	d102      	bne.n	801317c <_fstat_r+0x1c>
 8013176:	682b      	ldr	r3, [r5, #0]
 8013178:	b103      	cbz	r3, 801317c <_fstat_r+0x1c>
 801317a:	6023      	str	r3, [r4, #0]
 801317c:	bd38      	pop	{r3, r4, r5, pc}
 801317e:	bf00      	nop
 8013180:	20003414 	.word	0x20003414

08013184 <_isatty_r>:
 8013184:	b538      	push	{r3, r4, r5, lr}
 8013186:	2300      	movs	r3, #0
 8013188:	4d05      	ldr	r5, [pc, #20]	; (80131a0 <_isatty_r+0x1c>)
 801318a:	4604      	mov	r4, r0
 801318c:	4608      	mov	r0, r1
 801318e:	602b      	str	r3, [r5, #0]
 8013190:	f7f0 fd8a 	bl	8003ca8 <_isatty>
 8013194:	1c43      	adds	r3, r0, #1
 8013196:	d102      	bne.n	801319e <_isatty_r+0x1a>
 8013198:	682b      	ldr	r3, [r5, #0]
 801319a:	b103      	cbz	r3, 801319e <_isatty_r+0x1a>
 801319c:	6023      	str	r3, [r4, #0]
 801319e:	bd38      	pop	{r3, r4, r5, pc}
 80131a0:	20003414 	.word	0x20003414

080131a4 <_lseek_r>:
 80131a4:	b538      	push	{r3, r4, r5, lr}
 80131a6:	4604      	mov	r4, r0
 80131a8:	4608      	mov	r0, r1
 80131aa:	4611      	mov	r1, r2
 80131ac:	2200      	movs	r2, #0
 80131ae:	4d05      	ldr	r5, [pc, #20]	; (80131c4 <_lseek_r+0x20>)
 80131b0:	602a      	str	r2, [r5, #0]
 80131b2:	461a      	mov	r2, r3
 80131b4:	f7f0 fd82 	bl	8003cbc <_lseek>
 80131b8:	1c43      	adds	r3, r0, #1
 80131ba:	d102      	bne.n	80131c2 <_lseek_r+0x1e>
 80131bc:	682b      	ldr	r3, [r5, #0]
 80131be:	b103      	cbz	r3, 80131c2 <_lseek_r+0x1e>
 80131c0:	6023      	str	r3, [r4, #0]
 80131c2:	bd38      	pop	{r3, r4, r5, pc}
 80131c4:	20003414 	.word	0x20003414

080131c8 <_malloc_usable_size_r>:
 80131c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131cc:	1f18      	subs	r0, r3, #4
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	bfbc      	itt	lt
 80131d2:	580b      	ldrlt	r3, [r1, r0]
 80131d4:	18c0      	addlt	r0, r0, r3
 80131d6:	4770      	bx	lr

080131d8 <_read_r>:
 80131d8:	b538      	push	{r3, r4, r5, lr}
 80131da:	4604      	mov	r4, r0
 80131dc:	4608      	mov	r0, r1
 80131de:	4611      	mov	r1, r2
 80131e0:	2200      	movs	r2, #0
 80131e2:	4d05      	ldr	r5, [pc, #20]	; (80131f8 <_read_r+0x20>)
 80131e4:	602a      	str	r2, [r5, #0]
 80131e6:	461a      	mov	r2, r3
 80131e8:	f7f0 fd0b 	bl	8003c02 <_read>
 80131ec:	1c43      	adds	r3, r0, #1
 80131ee:	d102      	bne.n	80131f6 <_read_r+0x1e>
 80131f0:	682b      	ldr	r3, [r5, #0]
 80131f2:	b103      	cbz	r3, 80131f6 <_read_r+0x1e>
 80131f4:	6023      	str	r3, [r4, #0]
 80131f6:	bd38      	pop	{r3, r4, r5, pc}
 80131f8:	20003414 	.word	0x20003414

080131fc <_init>:
 80131fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131fe:	bf00      	nop
 8013200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013202:	bc08      	pop	{r3}
 8013204:	469e      	mov	lr, r3
 8013206:	4770      	bx	lr

08013208 <_fini>:
 8013208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801320a:	bf00      	nop
 801320c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801320e:	bc08      	pop	{r3}
 8013210:	469e      	mov	lr, r3
 8013212:	4770      	bx	lr
