[
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 1,
    "filename": "Complete_SystemVerilog_Guide_block_1",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module hello_world;\n  initial begin\n    $display(\"Hello, SystemVerilog World!\");\n    $display(\"Time: %0t\", $time);\n  end\nendmodule",
    "run_success": true,
    "run_stdout": "Hello, SystemVerilog World!\nTime: 0\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 3,
    "filename": "Complete_SystemVerilog_Guide_block_3",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module integer_types;\n  // 2-state types (faster simulation, less memory)\n  bit        single_bit;      // 1 bit: 0 or 1\n  byte       my_byte;          // 8 bits, signed (-128 to 127)\n  shortint   my_",
    "run_success": true,
    "run_stdout": "int: 42\nbyte: -10\nunsigned: 255\nlogic: x\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 4,
    "filename": "Complete_SystemVerilog_Guide_block_4",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module real_types;\n  real      temperature;       // Double precision (64-bit)\n  shortreal voltage;           // Single precision (32-bit)\n\n  initial begin\n    temperature = 98.6;\n    voltage = 3.3;\n\n",
    "run_success": true,
    "run_stdout": "Temperature: 98.600000\nVoltage: 3.300000\nVoltage (2 decimals): 3.30\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 5,
    "filename": "Complete_SystemVerilog_Guide_block_5",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_5.sv:11: error: Method toupper is not a string method.\nextracted_code/Complete_SystemVerilog_Guide_block_5.sv:11: error: Object string_example.name has no method \"toupper(...)\".\n1 error(s) during elaboration.\n",
    "code_preview": "module string_example;\n  string greeting;\n  string name = \"Alice\";\n\n  initial begin\n    greeting = \"Hello\";\n    $display(\"%s, %s!\", greeting, name);\n\n    // String methods\n    $display(\"Length: %0d\", "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 6,
    "filename": "Complete_SystemVerilog_Guide_block_6",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_6.sv:17: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_6.sv:17: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_6.sv:21: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_6.sv:21: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_6.sv:22: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_6.sv:22: Syntax in assignment statement l-value.\n",
    "code_preview": "module number_formats;\n  int decimal, binary, octal, hexadecimal;\n\n  initial begin\n    // Different number formats\n    decimal = 42;              // Decimal\n    binary = 8'b0010_1010;     // 8-bit bin"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 7,
    "filename": "Complete_SystemVerilog_Guide_block_7",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_7.sv:24: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_7.sv:24: Syntax in assignment statement l-value.\n",
    "code_preview": "module arithmetic_ops;\n  int a = 20, b = 7;\n  int sum, diff, prod, quot, rem;\n  int inc, dec;\n\n  initial begin\n    sum = a + b;               // Addition: 27\n    diff = a - b;              // Subtract"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 8,
    "filename": "Complete_SystemVerilog_Guide_block_8",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module comparison_ops;\n  int a = 10, b = 20;\n  logic [3:0] x = 4'b1010, y = 4'b1010, z = 4'bXX10;\n\n  initial begin\n    // Relational\n    $display(\"a < b: %0d\", a < b);         // 1 (true)\n    $display",
    "run_success": true,
    "run_stdout": "a < b: 1\na > b: 0\na <= b: 1\na >= b: 0\nx == y: 1\nx != y: 0\nx === y: 1\nx === z: 0\nx !== z: 1\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 9,
    "filename": "Complete_SystemVerilog_Guide_block_9",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module logical_bitwise;\n  bit a = 1, b = 0;\n  bit [3:0] x = 4'b1100, y = 4'b1010;\n\n  initial begin\n    // Logical operators (return 0 or 1)\n    $display(\"Logical AND: %0d\", a && b);   // 0\n    $displa",
    "run_success": true,
    "run_stdout": "Logical AND: 0\nLogical OR: 1\nLogical NOT: 0\nBitwise AND: 1000\nBitwise OR: 1110\nBitwise XOR: 0110\nBitwise NOT: 0011\nBitwise NAND: 0111\nReduction AND: 0\nReduction OR: 1\nReduction XOR: 0\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 10,
    "filename": "Complete_SystemVerilog_Guide_block_10",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_10.sv:11: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_10.sv:11: Syntax in assignment statement l-value.\n",
    "code_preview": "module shift_ops;\n  bit [7:0] data = 8'b1100_1010;\n\n  initial begin\n    // Logical shifts (fill with 0)\n    $display(\"Original: %b\", data);\n    $display(\"Left shift 2: %b\", data << 2);    // 0010_1000"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 11,
    "filename": "Complete_SystemVerilog_Guide_block_11",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_11.sv:6: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/Complete_SystemVerilog_Guide_block_11.sv:10: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_11.sv:10: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_11.sv:11: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_11.sv:11: Syntax in assignment statement l-value.\n",
    "code_preview": "module conditional_op;\n  int a = 10, b = 20;\n\n  initial begin\n    // condition ? true_value : false_value\n    int max = (a > b) ? a : b;\n    $display(\"Max of %0d and %0d is %0d\", a, b, max);\n\n    // N"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 12,
    "filename": "Complete_SystemVerilog_Guide_block_12",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_12.sv:7: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/Complete_SystemVerilog_Guide_block_12.sv:11: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_12.sv:11: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_12.sv:15: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_12.sv:15: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_12.sv:15: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_12.sv:19: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_12.sv:19: Syntax in assignment statement l-value.\n",
    "code_preview": "module concat_replicate;\n  bit [3:0] a = 4'b1010;\n  bit [3:0] b = 4'b0011;\n\n  initial begin\n    // Concatenation\n    bit [7:0] concat = {a, b};\n    $display(\"Concatenation: %b\", concat);      // 10100"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 13,
    "filename": "Complete_SystemVerilog_Guide_block_13",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module initial_example;\n  int counter;\n\n  initial begin\n    counter = 0;\n    $display(\"[%0t] Counter initialized to %0d\", $time, counter);\n\n    #10 counter = 10;\n    $display(\"[%0t] Counter is now %0d",
    "run_success": true,
    "run_stdout": "[0] Counter initialized to 0\n[10] Counter is now 10\n[30] Counter is now 30\n[40] Simulation ending\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 14,
    "filename": "Complete_SystemVerilog_Guide_block_14",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module always_example;\n  logic clk = 0;\n  int counter = 0;\n\n  // Generate clock\n  always #5 clk = ~clk;\n\n  // Counter on clock edge\n  always @(posedge clk) begin\n    counter = counter + 1;\n    $displa",
    "run_success": true,
    "run_stdout": "[5] Counter = 1\n[15] Counter = 2\n[25] Counter = 3\n[35] Counter = 4\n[45] Counter = 5\nextracted_code/Complete_SystemVerilog_Guide_block_14.sv:12: $finish called at 45 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 15,
    "filename": "Complete_SystemVerilog_Guide_block_15",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module always_variants;\n  logic clk, rst_n;\n  logic [3:0] count;\n  logic [7:0] data, next_data;\n  logic enable;\n\n  // always_ff: For sequential (flip-flop) logic\n  always_ff @(posedge clk or negedge r",
    "run_success": true,
    "run_stdout": "extracted_code/Complete_SystemVerilog_Guide_block_15.sv:36: $finish called at 60 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 16,
    "filename": "Complete_SystemVerilog_Guide_block_16",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module sensitivity_lists;\n  logic a, b, c, result;\n  logic clk;\n\n  // Specific signals\n  always @(a or b or c) begin\n    result = a & b & c;\n  end\n\n  // Comma-separated (equivalent)\n  always @(a, b, c"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 17,
    "filename": "Complete_SystemVerilog_Guide_block_17",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module blocking_vs_nonblocking;\n  logic clk = 0;\n  always #5 clk = ~clk;\n\n  // Example 1: Blocking (WRONG for sequential logic!)\n  int a_block, b_block;\n  always @(posedge clk) begin\n    a_block = 1;\n",
    "run_success": true,
    "run_stdout": "After 1 clock:\n  Blocking: a=1, b=1\n  Non-blocking: a=1, b=0\nextracted_code/Complete_SystemVerilog_Guide_block_17.sv:28: $finish called at 20 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 19,
    "filename": "Complete_SystemVerilog_Guide_block_19",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module if_else_example;\n  int temperature = 75;\n  string weather_status;\n\n  initial begin\n    // Simple if\n    if (temperature > 80)\n      $display(\"It's hot!\");\n\n    // If-else\n    if (temperature > ",
    "run_success": true,
    "run_stdout": "It's not hot\nTemperature: 75\u00b0F - Warm\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 20,
    "filename": "Complete_SystemVerilog_Guide_block_20",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_20.sv:24: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:24: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:26: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:26: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:27: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:27: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:28: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:28: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:31: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_20.sv:31: error: Malformed statement\n",
    "code_preview": "module case_example;\n  logic [2:0] opcode;\n  string operation;\n\n  initial begin\n    opcode = 3'b010;\n\n    // Standard case\n    case (opcode)\n      3'b000: operation = \"ADD\";\n      3'b001: operation = "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 21,
    "filename": "Complete_SystemVerilog_Guide_block_21",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module casex_casez;\n  logic [3:0] instruction;\n\n  initial begin\n    instruction = 4'b1010;\n\n    // casez: treats Z as don't care\n    casez (instruction)\n      4'b1???: $display(\"Starts with 1\");\n     ",
    "run_success": true,
    "run_stdout": "Starts with 1\nExact: 1000\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 22,
    "filename": "Complete_SystemVerilog_Guide_block_22",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_22.sv:24: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_22.sv:25: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_22.sv:26: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_22.sv:27: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_22.sv:28: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_22.sv:29: error: Malformed statement\n",
    "code_preview": "module unique_priority_case;\n  logic [2:0] sel;\n\n  initial begin\n    sel = 3'b010;\n\n    // unique case - simulator checks that only ONE branch matches\n    unique case (sel)\n      3'b001: $display(\"Bra"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 23,
    "filename": "Complete_SystemVerilog_Guide_block_23",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_23.sv:26: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_23.sv:26: error: Malformed statement\n",
    "code_preview": "module for_loop_example;\n  initial begin\n    // Basic for loop\n    for (int i = 0; i < 10; i++) begin\n      $display(\"i = %0d\", i);\n    end\n\n    // Nested loops\n    for (int row = 0; row < 3; row++) b"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 24,
    "filename": "Complete_SystemVerilog_Guide_block_24",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_24.sv:4: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/Complete_SystemVerilog_Guide_block_24.sv:18: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_24.sv:18: Syntax in assignment statement l-value.\n",
    "code_preview": "module while_loops;\n  initial begin\n    // While loop\n    int count = 0;\n    while (count < 5) begin\n      $display(\"While: count = %0d\", count);\n      count++;\n    end\n\n    // Do-while loop (executes"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 25,
    "filename": "Complete_SystemVerilog_Guide_block_25",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_25.sv:12: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_25.sv:12: Syntax in assignment statement l-value.\nextracted_code/Complete_SystemVerilog_Guide_block_25.sv:20: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/Complete_SystemVerilog_Guide_block_25.sv:25: sorry: break statements not supported.\n",
    "code_preview": "module repeat_forever;\n  logic clk = 0;\n\n  initial begin\n    // Repeat loop - fixed iterations\n    repeat (5) begin\n      #10 clk = ~clk;\n      $display(\"[%0t] Clock toggled\", $time);\n    end\n\n    // "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 26,
    "filename": "Complete_SystemVerilog_Guide_block_26",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_26.sv:6: sorry: break statements not supported.\nextracted_code/Complete_SystemVerilog_Guide_block_26.sv:14: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_26.sv:14: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_26.sv:22: sorry: break statements not supported.\n",
    "code_preview": "module break_continue;\n  initial begin\n    // Break - exit loop immediately\n    $display(\"=== Break Example ===\");\n    for (int i = 0; i < 10; i++) begin\n      if (i == 5) break;\n      $display(\"i = %"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 31,
    "filename": "Complete_SystemVerilog_Guide_block_31",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module gates_with_assign;\n  logic a, b;\n  logic and_out, or_out, xor_out, not_out;\n\n  // Continuous assignments - always active\n  assign and_out = a & b;\n  assign or_out = a | b;\n  assign xor_out = a ",
    "run_success": true,
    "run_stdout": "a b | AND OR XOR NOT\n----|----------------\n0 0 |  0  0   0   1\n0 1 |  0  1   1   1\n1 0 |  0  1   1   0\n1 1 |  1  1   0   0\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 32,
    "filename": "Complete_SystemVerilog_Guide_block_32",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module mux_2to1;\n  logic a, b, sel;\n  logic out;\n\n  // Combinational logic using always_comb\n  always_comb begin\n    if (sel)\n      out = b;\n    else\n      out = a;\n  end\n\n  // Equivalent using condit",
    "run_success": true,
    "run_stdout": "sel a b | out\n--------|----\n 0  0 0 |  0\n 0  0 1 |  0\n 0  1 0 |  1\n 0  1 1 |  1\n 1  0 0 |  0\n 1  0 1 |  1\n 1  1 0 |  0\n 1  1 1 |  1\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 33,
    "filename": "Complete_SystemVerilog_Guide_block_33",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_33.sv:8: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_33.sv:8: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_33.sv:8: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_33.sv:8: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\n",
    "code_preview": "module mux_4to1 (\n  input  logic [3:0] data_in,  // 4 data inputs\n  input  logic [1:0] sel,      // 2-bit select\n  output logic       data_out\n);\n\n  // Method 1: Using case\n  always_comb begin\n    cas",
    "run_success": true,
    "run_stdout": "Testing 4:1 MUX with data_in = 1010\nsel | out\n----|----\n 00 |  0\n 01 |  1\n 10 |  0\n 11 |  1\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 34,
    "filename": "Complete_SystemVerilog_Guide_block_34",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module decoder_2to4 (\n  input  logic [1:0] in,\n  input  logic       enable,\n  output logic [3:0] out\n);\n\n  always_comb begin\n    if (enable) begin\n      case (in)\n        2'b00: out = 4'b0001;\n       ",
    "run_success": true,
    "run_stdout": "Decoder 2:4 Truth Table\nen in | out \n------|-----\n 1 00 | 0001\n 1 01 | 0010\n 1 10 | 0100\n 1 11 | 1000\n\nWith enable=0:\n 0 11 | 0000\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 35,
    "filename": "Complete_SystemVerilog_Guide_block_35",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_35.sv:7: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_35.sv:7: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_35.sv:7: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_35.sv:7: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\n",
    "code_preview": "module priority_encoder_4to2 (\n  input  logic [3:0] in,\n  output logic [1:0] out,\n  output logic       valid\n);\n\n  always_comb begin\n    // Priority encoding (highest bit wins)\n    if (in[3]) begin\n  "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 36,
    "filename": "Complete_SystemVerilog_Guide_block_36",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Half Adder\nmodule half_adder (\n  input  logic a, b,\n  output logic sum, carry\n);\n  assign sum = a ^ b;\n  assign carry = a & b;\nendmodule\n\n// Full Adder\nmodule full_adder (\n  input  logic a, b, cin,"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 37,
    "filename": "Complete_SystemVerilog_Guide_block_37",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_37.sv:10: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_37.sv:10: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_37.sv:10: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_37.sv:10: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/Complete_SystemVerilog_Guide_block_37.sv:10: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\n",
    "code_preview": "module alu_8bit (\n  input  logic [7:0]  a, b,\n  input  logic [2:0]  opcode,\n  output logic [7:0]  result,\n  output logic        zero, carry, overflow\n);\n\n  logic [8:0] temp_result;  // Extra bit for c",
    "run_success": true,
    "run_stdout": "Testing ALU:\nopcode | a    | b    | result | flags\n-------|------|------|--------|------\n  000   |  15  |  10  |   25   | Z=0 C=0 V=0\n  001   |  15  |  10  |    5   | Z=0 C=0 V=0\n  010   |  15  |  10  |   10   | Z=0 C=0 V=0\n  011   |  15  |  10  |   15   | Z=0 C=0 V=0\n  100   |  15  |  10  |    5   | Z=0 C=0 V=0\n  101   |  15  |  10  |  240   | Z=0 C=0 V=0\n  110   |  15  |  10  |   30   | Z=0 C=0 V=0\n  111   |  15  |  10  |    7   | Z=0 C=0 V=0\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 39,
    "filename": "Complete_SystemVerilog_Guide_block_39",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module d_flipflop (\n  input  logic clk,\n  input  logic d,\n  output logic q\n);\n  always_ff @(posedge clk) begin\n    q <= d;  // Non-blocking assignment for sequential logic\n  end\nendmodule"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 40,
    "filename": "Complete_SystemVerilog_Guide_block_40",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module d_ff_async_reset (\n  input  logic clk,\n  input  logic rst_n,  // Active-low reset\n  input  logic d,\n  output logic q\n);\n  always_ff @(posedge clk or negedge rst_n) begin\n    if (!rst_n)\n      q"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 41,
    "filename": "Complete_SystemVerilog_Guide_block_41",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module d_ff_sync_reset (\n  input  logic clk,\n  input  logic rst,\n  input  logic d,\n  output logic q\n);\n  always_ff @(posedge clk) begin\n    if (rst)\n      q <= 1'b0;  // Reset synchronized to clock\n  "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 42,
    "filename": "Complete_SystemVerilog_Guide_block_42",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module register_8bit (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       load,      // Load enable\n  input  logic [7:0] d,\n  output logic [7:0] q\n);\n  always_ff @(posedge clk "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 43,
    "filename": "Complete_SystemVerilog_Guide_block_43",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module binary_counter_4bit (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       enable,\n  output logic [3:0] count\n);\n  always_ff @(posedge clk or negedge rst_n) begin\n    if ("
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 44,
    "filename": "Complete_SystemVerilog_Guide_block_44",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module updown_counter (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       enable,\n  input  logic       up_down,   // 1=up, 0=down\n  input  logic       load,\n  input  logic [7:"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 45,
    "filename": "Complete_SystemVerilog_Guide_block_45",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module gray_counter_4bit (\n  input  logic       clk,\n  input  logic       rst_n,\n  output logic [3:0] gray_count\n);\n  logic [3:0] binary_count;\n\n  // Binary counter\n  always_ff @(posedge clk or negedg"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 46,
    "filename": "Complete_SystemVerilog_Guide_block_46",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module ring_counter_4bit (\n  input  logic       clk,\n  input  logic       rst_n,\n  output logic [3:0] ring\n);\n  always_ff @(posedge clk or negedge rst_n) begin\n    if (!rst_n)\n      ring <= 4'b0001;  "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 47,
    "filename": "Complete_SystemVerilog_Guide_block_47",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module johnson_counter_4bit (\n  input  logic       clk,\n  input  logic       rst_n,\n  output logic [3:0] johnson\n);\n  always_ff @(posedge clk or negedge rst_n) begin\n    if (!rst_n)\n      johnson <= 4"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 48,
    "filename": "Complete_SystemVerilog_Guide_block_48",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module siso_shift_register (\n  input  logic clk,\n  input  logic rst_n,\n  input  logic serial_in,\n  output logic serial_out\n);\n  logic [7:0] shift_reg;\n\n  always_ff @(posedge clk or negedge rst_n) begi"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 49,
    "filename": "Complete_SystemVerilog_Guide_block_49",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module sipo_shift_register (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       serial_in,\n  output logic [7:0] parallel_out\n);\n  always_ff @(posedge clk or negedge rst_n) begi"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 50,
    "filename": "Complete_SystemVerilog_Guide_block_50",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module piso_shift_register (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       load,         // Load parallel data\n  input  logic       shift_enable,\n  input  logic [7:0] para"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 51,
    "filename": "Complete_SystemVerilog_Guide_block_51",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module pipo_register (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       load,\n  input  logic [7:0] parallel_in,\n  output logic [7:0] parallel_out\n);\n  always_ff @(posedge clk"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 52,
    "filename": "Complete_SystemVerilog_Guide_block_52",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module sequence_detector_moore (\n  input  logic clk,\n  input  logic rst_n,\n  input  logic serial_in,\n  output logic detected\n);\n  // State encoding\n  typedef enum logic [2:0] {\n    IDLE   = 3'b000,\n  "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 53,
    "filename": "Complete_SystemVerilog_Guide_block_53",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module serial_adder_mealy (\n  input  logic clk,\n  input  logic rst_n,\n  input  logic a,      // Serial input A\n  input  logic b,      // Serial input B\n  output logic sum,    // Serial sum output\n  ou"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 54,
    "filename": "Complete_SystemVerilog_Guide_block_54",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_54.sv:63: error: This assignment requires an explicit cast.\n1 error(s) during elaboration.\n",
    "code_preview": "module traffic_light_controller (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       pedestrian_button,\n  output logic [2:0] north_south_light,  // [R, Y, G]\n  output logic [2:"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 55,
    "filename": "Complete_SystemVerilog_Guide_block_55",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module module_name (\n  // Port declarations\n  input  logic signal_in,\n  output logic signal_out\n);\n  // Internal signals\n  logic internal_signal;\n\n  // Logic implementation\n  assign signal_out = signa"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 56,
    "filename": "Complete_SystemVerilog_Guide_block_56",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_56.sv:7: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_56.sv:1: Errors in port declarations.\n",
    "code_preview": "module port_examples (\n  input  logic       a,           // Input only\n  output logic       b,           // Output only\n  inout  logic       c,           // Bidirectional (tri-state)\n  output logic [7"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 57,
    "filename": "Complete_SystemVerilog_Guide_block_57",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Define a simple AND gate module\nmodule and_gate (\n  input  logic a,\n  input  logic b,\n  output logic y\n);\n  assign y = a & b;\nendmodule\n\n// Use the AND gate in a larger module\nmodule top_module (\n "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 59,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "and_gate u_and (in1, in2, out1);  // Order must match module definition"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 60,
    "filename": "Complete_SystemVerilog_Guide_block_60",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Half Adder - Basic building block\nmodule half_adder (\n  input  logic a,\n  input  logic b,\n  output logic sum,\n  output logic carry\n);\n  assign sum   = a ^ b;\n  assign carry = a & b;\nendmodule\n\n// F"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 61,
    "filename": "Complete_SystemVerilog_Guide_block_61",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_61.sv:7: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_61.sv:8: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_61.sv:9: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_61.sv:10: error: Unknown module type: and_gate\n5 error(s) during elaboration.\n*** These modules were missing:\n        and_gate referenced 4 times.\n***\n",
    "code_preview": "module four_and_gates (\n  input  logic [3:0] a,\n  input  logic [3:0] b,\n  output logic [3:0] y\n);\n  // Create 4 separate AND gate instances\n  and_gate u_and0 (.a(a[0]), .b(b[0]), .y(y[0]));\n  and_gate"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 62,
    "filename": "Complete_SystemVerilog_Guide_block_62",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module parameterized_adder #(\n  parameter WIDTH = 8  // Default width is 8 bits\n)(\n  input  logic [WIDTH-1:0] a,\n  input  logic [WIDTH-1:0] b,\n  input  logic             cin,\n  output logic [WIDTH-1:0"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 63,
    "filename": "Complete_SystemVerilog_Guide_block_63",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module state_machine #(\n  parameter NUM_STATES = 4  // Can be overridden during instantiation\n)(\n  input  logic clk,\n  output logic [1:0] state\n);\n  // localparam cannot be changed from outside\n  loca"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 64,
    "filename": "Complete_SystemVerilog_Guide_block_64",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\nextracted_code/Complete_SystemVerilog_Guide_block_64.sv:12: error: Unknown module type: and_gate\n8 error(s) during elaboration.\n*** These modules were missing:\n        and_gate referenced 8 times.\n***\n",
    "code_preview": "module parallel_and_gates #(\n  parameter NUM_GATES = 8\n)(\n  input  logic [NUM_GATES-1:0] a,\n  input  logic [NUM_GATES-1:0] b,\n  output logic [NUM_GATES-1:0] y\n);\n  // Generate NUM_GATES instances of A"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 65,
    "filename": "Complete_SystemVerilog_Guide_block_65",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module configurable_adder #(\n  parameter WIDTH = 8,\n  parameter USE_FAST_ADDER = 1  // 1 = fast, 0 = small\n)(\n  input  logic [WIDTH-1:0] a, b,\n  output logic [WIDTH-1:0] sum\n);\n  generate\n    if (USE_"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 66,
    "filename": "Complete_SystemVerilog_Guide_block_66",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module register_file #(\n  parameter DATA_WIDTH = 32,\n  parameter NUM_REGS   = 16,\n  parameter ADDR_WIDTH = $clog2(NUM_REGS)  // Calculate address width\n)(\n  input  logic                     clk,\n  inp",
    "run_success": true,
    "run_stdout": "Read addr 0: aa, Read addr 1: bb\nRead addr 2: cc, Read addr 0: aa\nextracted_code/Complete_SystemVerilog_Guide_block_66.sv:112: $finish called at 126 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 67,
    "filename": "Complete_SystemVerilog_Guide_block_67",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_67.sv:2: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:2: error: Syntax error in instance port expression(s).\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:3: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:3: error: Syntax error in instance port expression(s).\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:4: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:4: error: Syntax error in instance port expression(s).\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:8: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:8: error: Syntax error in instance port expression(s).\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:9: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:9: error: Syntax error in instance port expression(s).\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:13: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:13: error: Syntax error in instance port expression(s).\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:14: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_67.sv:14: error: Syntax error in instance port expression(s).\n",
    "code_preview": "module top;\n  module_a u_a (...);\n  module_b u_b1 (...);\n  module_b u_b2 (...);\nendmodule\n\nmodule module_a;\n  module_c u_c1 (...);\n  module_c u_c2 (...);\nendmodule\n\nmodule module_b;\n  module_c u_c (.."
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 68,
    "filename": "Complete_SystemVerilog_Guide_block_68",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_68.sv:8: error: Unknown module type: module_name\n2 error(s) during elaboration.\n*** These modules were missing:\n        module_name referenced 1 times.\n***\n",
    "code_preview": "module tb_module_name;\n  // 1. Declare signals to connect to DUT\n  logic signal1;\n  logic signal2;\n  logic result;\n\n  // 2. Instantiate the DUT (Device Under Test)\n  module_name dut (\n    .input_port("
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 69,
    "filename": "Complete_SystemVerilog_Guide_block_69",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Design: Full Adder\nmodule full_adder (\n  input  logic a, b, cin,\n  output logic sum, cout\n);\n  assign sum  = a ^ b ^ cin;\n  assign cout = (a & b) | (b & cin) | (a & cin);\nendmodule\n\n// Testbench\nmo",
    "run_success": true,
    "run_stdout": "======================================\n    Full Adder Testbench\n======================================\nTime\t a b cin | sum cout\n--------------------------------------\n10\t 0 0  0  |  0   0\n20\t 0 0  1  |  1   0\n30\t 0 1  0  |  1   0\n40\t 0 1  1  |  0   1\n50\t 1 0  0  |  1   0\n60\t 1 0  1  |  0   1\n70\t 1 1  0  |  0   1\n80\t 1 1  1  |  1   1\n======================================\n*** TEST PASSED ***\n======================================\nextracted_code/Complete_SystemVerilog_Guide_block_69.sv:75: $finish called at 80 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 70,
    "filename": "Complete_SystemVerilog_Guide_block_70",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module tb_with_clock;\n  logic clk;\n\n  // Method 1: Forever loop (most common)\n  initial begin\n    clk = 0;\n    forever #5 clk = ~clk;  // Toggle every 5ns (100MHz)\n  end\n\n  // Method 2: Always block\n ",
    "run_success": false,
    "run_stdout": "",
    "run_stderr": "Execution timeout"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 71,
    "filename": "Complete_SystemVerilog_Guide_block_71",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module tb_timing;\n  logic clk, data, reset;\n\n  // Clock\n  initial begin\n    clk = 0;\n    forever #5 clk = ~clk;\n  end\n\n  // Stimulus\n  initial begin\n    // Delay-based timing\n    #10 reset = 1;   // A",
    "run_success": true,
    "run_stdout": "extracted_code/Complete_SystemVerilog_Guide_block_71.sv:32: $finish called at 285 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 72,
    "filename": "Complete_SystemVerilog_Guide_block_72",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_72.sv:25: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_72.sv:25: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_72.sv:31: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_72.sv:31: error: Malformed statement\n",
    "code_preview": "module tb_system_tasks;\n  initial begin\n    // Display messages\n    $display(\"Simple message\");\n    $display(\"Value = %d\", 42);           // Decimal\n    $display(\"Value = %h\", 8'hAB);        // Hexade"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 73,
    "filename": "Complete_SystemVerilog_Guide_block_73",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_73.sv:8: error: Unknown module type: adder_4bit\n2 error(s) during elaboration.\n*** These modules were missing:\n        adder_4bit referenced 1 times.\n***\n",
    "code_preview": "module tb_self_checking;\n  logic [3:0] a, b, sum;\n  logic cout;\n  int test_count = 0;\n  int pass_count = 0;\n\n  // DUT\n  adder_4bit dut (.a(a), .b(b), .cin(1'b0), .sum(sum), .cout(cout));\n\n  // Check t"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 74,
    "filename": "Complete_SystemVerilog_Guide_block_74",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module tb_with_tasks;\n  logic clk, rst_n;\n  logic [7:0] data_in, data_out;\n  logic wr_en, rd_en;\n\n  // Clock generation\n  initial begin\n    clk = 0;\n    forever #5 clk = ~clk;\n  end\n\n  // DUT instanti",
    "run_success": true,
    "run_stdout": "Writing test data...\nReading and checking...\n[FAIL] Expected aa, got xx\n[FAIL] Expected bb, got xx\n[FAIL] Expected cc, got xx\nextracted_code/Complete_SystemVerilog_Guide_block_74.sv:61: $finish called at 275 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 75,
    "filename": "Complete_SystemVerilog_Guide_block_75",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_75.sv:11: sorry: Overriding the default variable lifetime is not yet supported.\n",
    "code_preview": "module tb_random_testing;\n  logic [7:0] a, b, sum;\n  logic cout;\n  int num_tests = 1000;\n\n  // DUT\n  adder_8bit dut (.a(a), .b(b), .cin(1'b0), .sum(sum), .cout(cout));\n\n  // Random testing\n  initial b"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 76,
    "filename": "Complete_SystemVerilog_Guide_block_76",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module tb_with_waveforms;\n  logic clk, reset;\n  logic [7:0] data;\n\n  // DUT\n  // ... instantiation ...\n\n  initial begin\n    // Create VCD (Value Change Dump) file for waveform viewing\n    $dumpfile(\"w",
    "run_success": true,
    "run_stdout": "VCD info: dumpfile waveform.vcd opened for output.\nextracted_code/Complete_SystemVerilog_Guide_block_76.sv:21: $finish called at 1100 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 77,
    "filename": "Complete_SystemVerilog_Guide_block_77",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Design: 8-bit counter\nmodule counter_8bit (\n  input  logic       clk,\n  input  logic       rst_n,\n  input  logic       enable,\n  input  logic       load,\n  input  logic [7:0] load_value,\n  output l",
    "run_success": true,
    "run_stdout": "========================================\n  Counter 8-bit Testbench\n========================================\n\nVCD info: dumpfile counter.vcd opened for output.\nTest 1: Reset\n[0] count=0 enable=0 load=0\n[35] Reset complete\n[35] PASS: After reset - Count = 0\n\nTest 2: Count up\n[35] count=1 enable=1 load=0\n[45] count=2 enable=1 load=0\n[55] count=3 enable=1 load=0\n[65] count=4 enable=1 load=0\n[75] count=5 enable=1 load=0\n[85] count=6 enable=1 load=0\n[95] count=7 enable=1 load=0\n[105] count=8 enable=1 load=0\n[115] count=9 enable=1 load=0\n[125] count=10 enable=1 load=0\n[135] count=11 enable=1 load=0\n[136] FAIL: After 10 counts - Expected 10, got 11\n\nTest 3: Disable counting\n[136] count=11 enable=0 load=0\n[185] FAIL: Count should not change - Expected 10, got 11\n\nTest 4: Load value\n[185] count=240 enable=0 load=1\n[195] count=240 enable=0 load=0\n[206] PASS: After load - Count = 240\n\nTest 5: Overflow\n[206] count=240 enable=0 load=1\n[215] count=241 enable=1 load=0\n[225] count=242 enable=1 load=0\n[235] count=243 enable=1 load=0\n[245] count=244 enable=1 load=0\n[246] FAIL: After overflow - Expected 0, got 244\n\n========================================\n  All tests complete\n========================================\n[255] count=245 enable=1 load=0\n[265] count=246 enable=1 load=0\n[275] count=247 enable=1 load=0\n[285] count=248 enable=1 load=0\n[295] count=249 enable=1 load=0\nextracted_code/Complete_SystemVerilog_Guide_block_77.sv:114: $finish called at 296 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 78,
    "filename": "Complete_SystemVerilog_Guide_block_78",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module packed_arrays;\n  // Packed array: 8 bits as a single unit\n  logic [7:0] byte_data;   // 8-bit vector\n  logic [15:0] word_data;  // 16-bit vector\n\n  initial begin\n    // Initialize entire packed",
    "run_success": true,
    "run_stdout": "byte_data = 40\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 79,
    "filename": "Complete_SystemVerilog_Guide_block_79",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module unpacked_arrays;\n  // Unpacked array: 8 separate integers\n  int memory [8];          // 8 elements, indexed 0-7\n  logic [7:0] lookup [16]; // 16 bytes\n\n  initial begin\n    // Initialize element",
    "run_success": true,
    "run_stdout": "memory[3] = 30\nlookup[5] = 0a\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 80,
    "filename": "Complete_SystemVerilog_Guide_block_80",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module array_declarations;\n  // Packed arrays (bit vectors)\n  logic [7:0]  byte1;      // 8 bits\n  logic [15:0] word1;      // 16 bits\n  bit [31:0]   dword1;     // 32 bits (2-state)\n\n  // Unpacked ar"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 81,
    "filename": "Complete_SystemVerilog_Guide_block_81",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_81.sv:16: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_81.sv:16: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_81.sv:19: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_81.sv:19: error: Malformed statement\n",
    "code_preview": "module array_initialization;\n  int numbers [5];\n  logic [7:0] bytes [4];\n  int matrix [2][3];\n\n  initial begin\n    // Method 1: Element by element\n    numbers[0] = 10;\n    numbers[1] = 20;\n    numbers"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 82,
    "filename": "Complete_SystemVerilog_Guide_block_82",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_82.sv:35: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_82.sv:35: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_82.sv:41: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_82.sv:41: error: Malformed statement\n",
    "code_preview": "module array_operations;\n  int numbers [10];\n  int sum, max, min;\n\n  initial begin\n    // Initialize array\n    for (int i = 0; i < 10; i++) begin\n      numbers[i] = $urandom_range(1, 100);\n    end\n\n  "
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 83,
    "filename": "Complete_SystemVerilog_Guide_block_83",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/Complete_SystemVerilog_Guide_block_83.sv:23: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_83.sv:23: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_83.sv:31: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_83.sv:31: error: Malformed statement\nextracted_code/Complete_SystemVerilog_Guide_block_83.sv:32: syntax error\nextracted_code/Complete_SystemVerilog_Guide_block_83.sv:32: error: Malformed statement\n",
    "code_preview": "module multidimensional_arrays;\n  int matrix [4][4];  // 4x4 matrix\n\n  initial begin\n    // Initialize 2D array\n    for (int row = 0; row < 4; row++) begin\n      for (int col = 0; col < 4; col++) begi"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 84,
    "filename": "Complete_SystemVerilog_Guide_block_84",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module array_size;\n  int numbers [10];\n  logic [7:0] data [0:15];\n\n  initial begin\n    // $size returns number of elements\n    $display(\"numbers has %0d elements\", $size(numbers));  // 10\n    $display",
    "run_success": true,
    "run_stdout": "numbers has 10 elements\ndata has 16 elements\ndata left bound: 0\ndata right bound: 15\ndata low: 0\ndata high: 15\n",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 85,
    "filename": "Complete_SystemVerilog_Guide_block_85",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module simple_memory #(\n  parameter ADDR_WIDTH = 8,\n  parameter DATA_WIDTH = 8,\n  parameter DEPTH = 256\n)(\n  input  logic                    clk,\n  input  logic                    wr_en,\n  input  logi"
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 86,
    "filename": "Complete_SystemVerilog_Guide_block_86",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module sine_lut (\n  input  logic [7:0]  angle,     // 0-255 represents 0-360 degrees\n  output logic [15:0] sine_value\n);\n  // Lookup table with 256 sine values\n  logic [15:0] sine_table [256];\n\n  init",
    "run_success": true,
    "run_stdout": "",
    "run_stderr": ""
  },
  {
    "source_file": "Complete_SystemVerilog_Guide.tex",
    "block_index": 87,
    "filename": "Complete_SystemVerilog_Guide_block_87",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module fifo_buffer #(\n  parameter DATA_WIDTH = 8,\n  parameter DEPTH = 16\n)(\n  input  logic                   clk,\n  input  logic                   rst_n,\n  input  logic                   wr_en,\n  inpu"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 0,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_0",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:9: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:8: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:13: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:12: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:17: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:16: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:20: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:21: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:22: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:23: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:26: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:27: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:29: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:29: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:31: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:31: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:32: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:33: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:34: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:34: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_0.sv:35: syntax error\nI give up.\n",
    "code_preview": "class Transaction;\n    rand bit [31:0] address;\n    rand bit [31:0] data;\n    rand bit [2:0]  burst_size;\n    rand bit        write;\n\n    // Constraints\n    constraint address_range {\n        address "
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 2,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_2",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:22: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:22: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:23: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:24: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:25: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:28: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:31: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:36: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:36: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:39: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_2.sv:39: error: Error in property_spec of concurrent assertion item.\n",
    "code_preview": "module assertion_basics(\n    input logic clk,\n    input logic rst_n,\n    input logic req,\n    input logic ack,\n    input logic [7:0] data\n);\n\n    // Immediate assertion (procedural, executes like regu"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 3,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_3",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:15: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:15: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:16: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:17: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:18: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:21: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:22: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:23: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:24: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:27: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:28: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:29: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:30: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:35: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:36: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:37: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:38: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:41: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:42: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:43: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:44: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:47: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:48: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:49: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:50: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:53: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:54: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:55: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:57: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:60: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:61: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:62: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:64: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:69: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:70: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:71: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:73: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:76: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:77: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:78: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:80: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:83: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:84: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:84: error: Syntax error in parameter value assignment list.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:84: error: Invalid module instantiation\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:87: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:88: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:88: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:89: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:91: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:92: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:93: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:95: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:98: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:99: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:100: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:101: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:104: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:105: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:106: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:107: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:110: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:111: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:112: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:113: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:116: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:117: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:118: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_3.sv:119: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\n",
    "code_preview": "module sva_sequences(\n    input logic clk,\n    input logic rst_n,\n    input logic start,\n    input logic busy,\n    input logic done,\n    input logic valid,\n    input logic ready,\n    input logic [3:0]"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 4,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_4",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:33: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:33: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:34: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:35: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:36: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:38: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:41: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:41: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:42: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:43: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:44: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:46: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:49: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:49: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:50: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:51: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:52: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:53: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:55: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:55: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:56: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:57: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:58: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:59: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:62: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:62: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:63: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:64: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:65: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:66: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:68: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:68: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:69: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:70: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:71: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:72: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:77: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:77: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:78: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:79: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:80: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:82: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:85: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:85: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:86: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:86: error: Invalid module instantiation\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:89: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:90: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:90: error: Invalid module instantiation\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:93: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:94: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:96: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:97: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:99: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:104: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:104: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:105: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:106: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:107: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:109: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:111: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:111: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:112: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:113: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:114: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:115: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:120: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:127: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:128: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:125: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:132: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:133: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:130: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:137: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:137: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:138: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:139: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:140: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:141: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:143: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:143: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:144: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:145: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:146: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:147: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:150: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:150: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:151: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:152: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:153: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_4.sv:155: error: Invalid module item.\n",
    "code_preview": "module axi4_lite_assertions(\n    input logic aclk,\n    input logic aresetn,\n    // Write address channel\n    input logic [31:0] awaddr,\n    input logic [2:0]  awprot,\n    input logic        awvalid,\n "
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 5,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_5",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:30: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:30: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:31: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:32: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:33: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:35: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:38: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:38: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:39: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:40: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:41: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:42: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:45: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:45: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:46: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:47: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:48: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:49: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:52: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:52: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:53: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:54: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:55: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:56: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:59: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:59: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:60: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:61: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:62: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:63: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:66: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:66: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:67: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:68: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:69: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:70: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:73: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:73: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:74: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:75: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:76: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:77: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:80: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:80: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:81: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:82: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:83: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:84: error: Invalid module item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:87: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:88: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:89: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:93: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:94: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:92: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:106: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_5.sv:107: error: Invalid module item.\n",
    "code_preview": "// Design module\nmodule fifo #(parameter DEPTH = 16, WIDTH = 8)(\n    input  logic             clk,\n    input  logic             rst_n,\n    input  logic             wr_en,\n    input  logic             "
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 6,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_6",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:20: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:19: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:28: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:29: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:30: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:26: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:36: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:37: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:37: error: address doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:38: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:38: error: is_write doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:39: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:49: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:50: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:50: error: burst_len doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:51: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:56: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:57: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:57: error: burst_len doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:58: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:61: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:62: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:62: error: current_mode doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:63: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:63: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:64: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:66: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:67: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:70: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:71: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:74: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:75: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:76: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:78: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:78: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:79: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:79: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:80: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:81: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:82: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:82: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:83: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:85: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:86: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:86: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:87: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:88: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:89: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:89: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:90: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:92: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:93: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:93: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:94: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:95: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:96: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:96: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_6.sv:97: syntax error\nI give up.\n",
    "code_preview": "class ConfigurableTransaction;\n    rand bit [31:0] address;\n    rand bit [31:0] data;\n    rand bit [7:0]  burst_len;\n    rand bit        is_write;\n    rand bit [3:0]  id;\n\n    // Test modes\n    typede"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 7,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_7",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:4: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:4: error: Errors in variable names after data type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:8: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:7: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:12: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:17: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:16: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:25: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:26: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:29: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:30: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:31: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:34: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:35: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:36: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:38: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:38: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:39: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:40: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:41: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:41: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:42: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:44: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:46: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:47: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:48: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:48: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:49: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:49: error: error_inject doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:50: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:50: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:51: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:51: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:53: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:53: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:54: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:55: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:56: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:58: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:59: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:60: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:61: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:62: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:63: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:63: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:65: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:65: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:66: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:66: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:67: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:68: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:69: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:69: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:70: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:70: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:71: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:71: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:73: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:73: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:74: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:74: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:75: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:75: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:77: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:77: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:78: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:78: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_7.sv:79: syntax error\nI give up.\n",
    "code_preview": "class FlexiblePacket;\n    rand bit [15:0] length;\n    rand bit [7:0]  data[];\n    rand bit [3:0]  priority;\n    rand bit        error_inject;\n\n    constraint length_c {\n        length inside {[64:512]"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 8,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_8",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:11: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:10: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:16: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:15: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:19: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:28: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:26: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:42: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:50: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:49: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:57: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:66: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_8.sv:66: error: Malformed statement\n",
    "code_preview": "class ConstraintOrderPacket;\n    rand bit [7:0] packet_type;\n    rand bit [15:0] length;\n    rand bit [7:0] header_len;\n    rand bit [7:0] payload_len;\n\n    // Ensure packet_type is solved first\n    /"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 9,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_9",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_9.sv:8: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_9.sv:7: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_9.sv:19: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "class SelectiveRandom;\n    rand bit [31:0] address;\n    rand bit [31:0] data;\n    rand bit [7:0]  burst_len;\n    rand bit        is_write;\n\n    constraint addr_c {\n        address inside {[32'h1000:32"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 10,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_10",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_10.sv:42: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_10.sv:42: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_10.sv:43: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_10.sv:43: error: Malformed statement\n",
    "code_preview": "class Config;\n    static local Config m_instance = null;\n\n    // Configuration parameters\n    int num_transactions = 100;\n    bit enable_coverage = 1;\n    string test_name = \"default_test\";\n\n    // Pr"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 11,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_11",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:8: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:8: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:9: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:9: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:16: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:34: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:57: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:55: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:83: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:83: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:84: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:84: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:85: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:85: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:106: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:106: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:110: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:110: error: Malformed statement\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:116: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_11.sv:116: error: Malformed statement\n",
    "code_preview": "// Base transaction class\nvirtual class BaseTransaction;\n    rand bit [31:0] addr;\n    rand bit [31:0] data;\n    typedef enum {READ, WRITE, BURST} trans_type_t;\n    rand trans_type_t trans_type;\n\n    "
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 12,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_12",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_12.sv:3: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_12.sv:3: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_12.sv:19: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_12.sv:19: error: Malformed statement\n",
    "code_preview": "// Observer interface\nvirtual class Observer;\n    pure virtual task update(string event_name, int event_data);\nendclass\n\n// Subject (Observable)\nclass EventBroadcaster;\n    local Observer observers[$]"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 13,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_13",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_13.sv:3: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_13.sv:3: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_13.sv:4: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_13.sv:4: error: Invalid class item.\n",
    "code_preview": "// Strategy interface\nvirtual class TransferStrategy;\n    pure virtual task execute(bit [31:0] addr, bit [31:0] data);\n    pure virtual function string get_name();\nendclass\n\n// Concrete Strategy: AXI "
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 14,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_14",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:28: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:29: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:29: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:30: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:30: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:31: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:31: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:32: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_14.sv:32: error: Invalid class item.\n",
    "code_preview": "// Complex product: Verification Environment\nclass VerificationEnvironment;\n    string name;\n    int num_agents;\n    bit has_scoreboard;\n    bit has_coverage;\n    bit has_monitor;\n    string protocol_"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 16,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_16",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:10: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:10: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:12: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:12: error: cp_type doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:14: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:14: error: cp_resp doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:16: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:16: error: cp_burst_len doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:18: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:18: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:19: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:19: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:20: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:23: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:24: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:24: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:25: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:25: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:26: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:26: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:27: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:34: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:35: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:41: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:44: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:46: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:47: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:52: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:53: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:54: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:55: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:55: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:58: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:59: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:60: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:63: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:64: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:64: error: cg_transaction doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:65: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:69: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:70: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:71: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:72: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:72: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:75: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:75: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:76: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:76: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:77: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:77: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:78: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:78: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:79: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:79: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:81: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:81: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:82: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:82: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:83: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:83: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:84: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:84: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:85: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:85: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:88: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:88: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_16.sv:89: syntax error\nI give up.\n",
    "code_preview": "class TransactionCoverage;\n    typedef enum {READ, WRITE, BURST} trans_type_t;\n    typedef enum {OKAY, EXOKAY, SLVERR, DECERR} resp_type_t;\n\n    trans_type_t trans_type;\n    resp_type_t  response;\n   "
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 17,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_17",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:14: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:14: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:15: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:15: error: cp_addr doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:17: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:17: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:18: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:18: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:19: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:21: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:23: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:23: error: cp_burst doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:25: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:25: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:26: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:29: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:34: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:35: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:37: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:38: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:40: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:41: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:44: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:45: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:45: error: cg_stimulus doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:46: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:48: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:51: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:51: error: cov doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:54: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:54: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:55: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:55: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:56: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:58: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:59: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:59: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:59: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:59: error: i doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:59: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:59: error: i doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:64: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:65: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:68: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:68: error: cg_stimulus doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:71: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:72: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:74: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:74: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:77: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:78: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:79: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:80: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:81: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:85: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:86: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:86: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:87: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:87: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:88: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:88: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:89: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:89: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:90: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:93: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:94: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:95: error: Invalid class item.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:96: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:96: error: gen doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:97: syntax error\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:97: error: gen doesn't name a type.\nextracted_code/SystemVerilog_Advanced_Sections_21_30_block_17.sv:98: syntax error\nI give up.\n",
    "code_preview": "class CoverageDrivenGenerator;\n    rand bit [7:0] address;\n    rand bit [1:0] mode;\n    rand bit [3:0] burst;\n\n    // Coverage-driven constraints\n    bit enable_address_focus = 0;\n    bit enable_mode_"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 18,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_18",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_18.sv:2: syntax error\nI give up.\n",
    "code_preview": "// Generic coverage for parameterized designs\nclass GenericCoverage #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n    bit [ADDR_WIDTH-1:0] addr;\n    bit [DATA_WIDTH-1:0] data;\n\n    covergroup cg_gene"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 19,
    "filename": "SystemVerilog_Advanced_Sections_21_30_block_19",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Advanced_Sections_21_30_block_19.sv:3: Include file uvm_macros.svh not found\nNo top level modules, and no -s option.\n",
    "code_preview": "// Basic UVM includes - required for all UVM testbenches\n`include \"uvm_macros.svh\"\nimport uvm_pkg::*;\n\n// Simple UVM component example\nclass my_component extends uvm_component;\n    // Register with fa"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 22,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "// Interface for the DUT\ninterface simple_if(input logic clk, input logic rst_n);\n    logic [31:0] a"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 23,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "class simple_monitor extends uvm_monitor;\n    `uvm_component_utils(simple_monitor)\n\n    virtual simp"
  },
  {
    "source_file": "SystemVerilog_Advanced_Sections_21_30.tex",
    "block_index": 28,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "// Parameterized interface for flexible protocol implementation\ninterface generic_bus_if #(\n    para"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 0,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_0",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_0.sv:12: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_0.sv:12: Syntax in assignment statement l-value.\n",
    "code_preview": "// Simple module demonstrating basic SystemVerilog\nmodule hello_world;\n    // Initial block - executes once at time 0\n    initial begin\n        $display(\"Hello, SystemVerilog!\");\n        $display(\"Sim"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 1,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_1",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_1.sv:6: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_1.sv:6: Syntax in assignment statement l-value.\n",
    "code_preview": "module introduction;\n    initial begin\n        $display(\"My name is: Student\");\n        $display(\"Simulation time: %0t ns\", $time);\n\n        int my_value = 100;\n        $display(\"Decimal: %0d\", my_val"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 2,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_2",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module data_types_comprehensive;\n    // Two-state types (faster simulation)\n    bit        flag;                // Single bit: 0 or 1\n    bit [7:0]  unsigned_byte;       // 8-bit unsigned vector\n    b",
    "run_success": true,
    "run_stdout": "=== Two-State Types ===\nflag = 0\nsigned_byte = -5\nsmall_int = -1000\nstandard_int = -42\nbig_int = 0x123456789abcdef\n\n=== Four-State Types ===\nsignal = x (X state)\nsignal = z (Z state)\ndata_bus = 0xxxxxxxxx\n\n=== String and Real ===\nMessage: Hello, SystemVerilog!\nVoltage: 3.30 V\nTemperature: 25.5 C\n\n=== Signed vs Unsigned ===\nUnsigned (8'd200) = 200\nSigned (-100) = -100\n255 + 1 (unsigned 8-bit) = 0\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 3,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_3",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module type_casting;\n    int       int_val = 100;\n    real      real_val = 3.14159;\n    bit [7:0] vector;\n    logic [15:0] wide_bus;\n\n    initial begin\n        // Implicit casting\n        real_val = i",
    "run_success": true,
    "run_stdout": "Int 100 -> Real 100.00\nReal 100.00 -> Int 100\nVector 0xab -> Int 171\nTruncate 0x1234 -> 0x34\nExtend 0x42 -> 0x0042\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 4,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_4",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module arithmetic_examples;\n    int a = 10, b = 3, result;\n\n    initial begin\n        result = a + b;    // Addition: 13\n        result = a - b;    // Subtraction: 7\n        result = a * b;    // Mult",
    "run_success": true,
    "run_stdout": "10 / 3 = 3\n10 % 3 = 1\n10 ** 3 = 1000\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 5,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_5",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module bitwise_examples;\n    bit [7:0] a = 8'b10110010;\n    bit [7:0] b = 8'b11001100;\n    bit [7:0] result;\n    bit parity;\n\n    initial begin\n        // Bitwise operators\n        result = a & b;    ",
    "run_success": true,
    "run_stdout": "a & b = 10000000\na | b = 11111110\na ^ b = 01111110\nParity of a = 0\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 6,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_6",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module comparison_operators;\n    int a = 10, b = 20;\n    logic result;\n\n    initial begin\n        // Comparison operators\n        result = (a == b);  // Equality: 0\n        result = (a != b);  // Ineq",
    "run_success": true,
    "run_stdout": "a=10, b=20\na == b: 0\na < b: 1\n(a < b) ? 1 : 0 = 1\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 7,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_7",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module always_block_types(\n    input  logic clk,\n    input  logic rst_n,\n    input  logic [7:0] data_in,\n    output logic [7:0] data_out,\n    output logic [7:0] combo_out\n);\n    // Sequential logic - "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 8,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_8",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_8.sv:6: sorry: constant selects in always_* processes are not currently supported (all bits will be included).\n",
    "code_preview": "module priority_encoder(\n    input  logic [7:0] data,\n    output logic [2:0] encoded,\n    output logic       valid\n);\n    always_comb begin\n        if (data[7]) begin\n            encoded = 3'd7;\n     "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 9,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_9",
    "has_testbench": false,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module alu(\n    input  logic [3:0] opcode,\n    input  logic [7:0] a, b,\n    output logic [7:0] result\n);\n    always_comb begin\n        case (opcode)\n            4'h0: result = a + b;      // ADD\n     "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 10,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_10",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_10.sv:9: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_10.sv:9: error: Malformed statement\n",
    "code_preview": "module loop_examples;\n    initial begin\n        // Simple counting\n        for (int i = 0; i < 10; i++) begin\n            $display(\"Count: %0d\", i);\n        end\n\n        // Array initialization\n      "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 11,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_11",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_11.sv:3: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "module while_examples;\n    initial begin\n        int count = 0;\n\n        // While loop\n        while (count < 5) begin\n            $display(\"While: %0d\", count);\n            count++;\n        end\n\n    ",
    "run_success": true,
    "run_stdout": "While: 0\nWhile: 1\nWhile: 2\nWhile: 3\nWhile: 4\nDo-While: 0\nDo-While: 1\nDo-While: 2\nDo-While: 3\nDo-While: 4\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 12,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_12",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function int add(int a, int b);\n    return a + b;\nendfunction\n\nmodule function_example;\n    int result;\n\n    initial begin\n        result = add(5, 3);\n        $display(\"5 + 3 = %0d\", result);\n    end\n",
    "run_success": true,
    "run_stdout": "5 + 3 = 8\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 13,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_13",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task display_value(input int value);\n    $display(\"[%0t] Value: %0d\", $time, value);\nendtask\n\nmodule task_example;\n    initial begin\n        display_value(42);\n        #10;\n        display_value(100);",
    "run_success": true,
    "run_stdout": "[0] Value: 42\n[10] Value: 100\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 14,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_14",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_14.sv:3: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_14.sv:25: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_14.sv:25: error: Malformed statement\n",
    "code_preview": "module structure_examples;\n    // Unpacked structure (individual fields)\n    typedef struct {\n        int         id;\n        string      name;\n        real        salary;\n    } employee_t;\n\n    // Pa"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 15,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_15",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:3: error: Member as_short of packed struct/union must be packed.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:3: error: Member as_short of packed union is 1 bits, expecting 32 bits.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:3: error: Member as_bytes of packed struct/union must be packed.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:3: error: Member as_bytes of packed union is 1 bits, expecting 32 bits.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:15: internal error: Unexpected member type? 11netuarray_t\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:15: internal error: Unexpected member type? 11netuarray_t\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:17: internal error: Unexpected member type? 11netuarray_t\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:17: internal error: Unexpected member type? 11netuarray_t\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:18: internal error: Unexpected member type? 11netuarray_t\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_15.sv:18: internal error: Unexpected member type? 11netuarray_t\n10 error(s) during elaboration.\n",
    "code_preview": "module union_examples;\n    // Tagged union for variant types\n    typedef union packed {\n        logic [31:0] as_int;\n        logic [15:0] as_short[2];\n        logic [7:0]  as_bytes[4];\n    } data_view"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 16,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_16",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module axi_lite_transaction;\n    // AXI-Lite write transaction structure\n    typedef struct packed {\n        logic        valid;      // 1 bit\n        logic [3:0]  wstrb;      // 4 bits - byte enables",
    "run_success": true,
    "run_stdout": "AXI Write Transaction:\n  Address: 0x10000004\n  Data:    0xdeadbeef\n  Strobe:  0b1111\n  Valid:   1\n  As packed value: 0x1fdeadbeef10000004\n\nPartial Write (lower 2 bytes only):\n  Address: 0x20000008\n  Data:    0x0000cafe (strobe: 0b0011)\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 17,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_17",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:18: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:18: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:25: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:25: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:26: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:26: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:27: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:27: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:28: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:28: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:29: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:29: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:30: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_17.sv:30: error: Malformed statement\n",
    "code_preview": "module rgb_pixel;\n    typedef struct packed {\n        logic [7:0] red;\n        logic [7:0] green;\n        logic [7:0] blue;\n    } pixel_t;  // 24 bits total\n\n    // Function to convert RGB to grayscal"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 18,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_18",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module enum_examples;\n    // Basic enumeration\n    typedef enum {\n        IDLE, ACTIVE, WAITING, DONE\n    } state_t;\n\n    // Enumeration with explicit values\n    typedef enum logic [2:0] {\n        RED",
    "run_success": true,
    "run_stdout": "State: IDLE\nLight: GREEN\nResult: SUCCESS (0)\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 19,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_19",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_19.sv:16: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_19.sv:16: Syntax in assignment statement l-value.\n",
    "code_preview": "module enum_methods;\n    typedef enum {MON, TUE, WED, THU, FRI, SAT, SUN} day_t;\n\n    initial begin\n        day_t today, tomorrow, yesterday;\n\n        today = WED;\n        tomorrow = today.next();\n   "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 20,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_20",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module vending_machine;\n    typedef enum logic [2:0] {\n        IDLE      = 3'b000,\n        COIN_25   = 3'b001,\n        COIN_50   = 3'b010,\n        COIN_75   = 3'b011,\n        DISPENSE  = 3'b100\n    } ",
    "run_success": true,
    "run_stdout": "Vending Machine Simulation\n---------------------------\nTime 30: State = COIN_25, Dispense = 0\nTime 50: State = COIN_50, Dispense = 0\nTime 70: State = COIN_75, Dispense = 0\nTime 90: State = IDLE, Dispense = 0\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_20.sv:83: $finish called at 100 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 21,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_21",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_21.sv:61: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_21.sv:61: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_21.sv:66: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_21.sv:66: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_21.sv:67: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_21.sv:67: error: Malformed statement\n",
    "code_preview": "module command_decoder;\n    typedef enum logic [7:0] {\n        ADD   = 8'h00,\n        SUB   = 8'h01,\n        MUL   = 8'h02,\n        DIV   = 8'h03,\n        LOAD  = 8'h10,\n        STORE = 8'h11,\n       "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 22,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_22",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_22.sv:26: error: Array matrix['sd0] needs 2 indices, but got only 1.\n1 error(s) during elaboration.\n",
    "code_preview": "module fixed_array_examples;\n    // 1D array\n    int numbers[10];          // Array of 10 integers\n\n    // 2D array\n    bit [7:0] matrix[4][8];   // 4x8 matrix of bytes\n\n    // Multidimensional array\n"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 23,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_23",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:6: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:1: error: Syntax error in variable list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:9: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:1: error: Syntax error in variable list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:12: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:1: error: Syntax error in variable list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:21: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_23.sv:21: error: Malformed statement\n",
    "code_preview": "module array_initialization;\n    // Pattern initialization\n    int values[5] = '{10, 20, 30, 40, 50};\n\n    // Replicated initialization\n    bit flags[8] = '{8{1'b1}};  // All ones\n\n    // Default init"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 24,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_24",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_24.sv:28: warning: System task ($display) cannot be synthesized in an always_ff process.\n",
    "code_preview": "module memory_block (\n    input  logic        clk,\n    input  logic        we,           // Write enable\n    input  logic [7:0]  addr,         // Address\n    input  logic [31:0] wdata,        // Write",
    "run_success": true,
    "run_stdout": "Memory Block Test\n=================\n\nReading initialized values:\n  mem[0x00] = 0xdeadbeef\n  mem[0x01] = 0xcafebabe\n  mem[0x02] = 0x12345678\n  mem[0x03] = 0xabcdef00\n\nWriting new values:\nWrite: mem[0x10] = 0x5555aaaa\nWrite: mem[0x20] = 0xffff0000\n\nReading back written values:\n  mem[0x10] = 0x5555aaaa\n  mem[0x20] = 0xffff0000\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_24.sv:80: $finish called at 46 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 25,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_25",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_25.sv:64: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_25.sv:64: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_25.sv:75: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "module image_convolution;\n    // Input image (5x5)\n    logic [7:0] image[5][5];\n\n    // 3x3 Edge detection kernel\n    int kernel[3][3] = '{\n        '{-1, -1, -1},\n        '{-1,  8, -1},\n        '{-1, "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 26,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_26",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module typedef_examples;\n    // Basic typedef for primitive types\n    typedef bit [31:0] word_t;\n    typedef bit [15:0] halfword_t;\n    typedef bit [7:0]  byte_t;\n\n    // Typedef for arrays\n    typede",
    "run_success": true,
    "run_stdout": "PC: 0x00001000\nInstruction: 0xa5f0\nMemory[0]: 0xff\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 27,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_27",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_27.sv:3: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_27.sv:3: error: Syntax error in typedef clause.\n",
    "code_preview": "module complex_typedef;\n    // Typedef for function signature\n    typedef function int math_func_t(int a, int b);\n\n    // Typedef for structure\n    typedef struct packed {\n        logic        valid;\n"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 28,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_28",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_28.sv:3: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_28.sv:12: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_28.sv:12: error: Syntax error in typedef clause.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_28.sv:16: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_28.sv:16: error: Invalid module item.\n",
    "code_preview": "module struct_with_defaults;\n    // Structure with default values\n    typedef struct {\n        int         size;\n        string      name;\n        logic [7:0] data[];\n\n        // You cannot define met"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 29,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_29",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module dynamic_array_intro;\n    int dynamic_arr[];  // Declaration (size unknown)\n\n    initial begin\n        // Allocate memory for 10 elements\n        dynamic_arr = new[10];\n\n        // Initialize ar",
    "run_success": true,
    "run_stdout": "ERROR: extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_29.sv:15: $display does not support argument type (116).\nERROR: extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_29.sv:26: $display does not support argument type (116).\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 30,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_30",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_30.sv:14: error: Method sum is not a dynamic array method.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_30.sv:14: error: Object dynamic_array_methods.numbers has no method \"sum(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_30.sv:18: error: Method product is not a dynamic array method.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_30.sv:18: error: Object dynamic_array_methods.numbers has no method \"product(...)\".\n2 error(s) during elaboration.\n",
    "code_preview": "module dynamic_array_methods;\n    int numbers[];\n    int sum, product;\n\n    initial begin\n        // Create and initialize\n        numbers = new[5];\n        numbers = '{10, 20, 30, 40, 50};\n\n        /"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 31,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_31",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:6: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:19: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:19: error: Errors in foreach loop variables list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:31: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:31: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:32: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:32: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:33: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:33: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:42: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_31.sv:42: Syntax in assignment statement l-value.\n",
    "code_preview": "module dynamic_array_advanced;\n    // Multidimensional dynamic arrays\n    int matrix[][];\n\n    // Array of structures\n    typedef struct {\n        int id;\n        string name;\n        int score;\n    }"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 32,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_32",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_32.sv:2: sorry: Unpacked structs not supported.\n",
    "code_preview": "module memory_manager;\n    typedef struct {\n        int     address;\n        byte    data[];\n        int     size;\n        realtime timestamp;\n    } memory_block_t;\n\n    memory_block_t memory_blocks[]"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 33,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_33",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_33.sv:16: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_33.sv:16: Syntax in assignment statement l-value.\n",
    "code_preview": "module queue_intro;\n    int queue[$];  // Queue declaration ($ means queue)\n\n    initial begin\n        // Push elements to back\n        queue.push_back(10);\n        queue.push_back(20);\n        queue."
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 34,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_34",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:19: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:19: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:25: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:25: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:29: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:29: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:30: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:30: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:31: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_34.sv:31: Syntax in assignment statement l-value.\n",
    "code_preview": "module queue_methods;\n    int q[$];\n    int value;\n\n    initial begin\n        // Insert operations\n        q = {1, 2, 3, 4, 5};\n        $display(\"Initial: %p\", q);\n\n        // insert(index, value) - i"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 35,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_35",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_35.sv:17: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_35.sv:17: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_35.sv:45: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_35.sv:45: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_35.sv:57: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_35.sv:58: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "module fifo_lifo_example;\n\n    // FIFO (First In, First Out) - Queue behavior\n    class FIFO;\n        int data[$];\n\n        function void push(int value);\n            data.push_back(value);\n          "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 36,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_36",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:3: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:13: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:13: error: Errors in variable names after data type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:42: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:42: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:43: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:43: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:46: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:46: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:58: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:58: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:71: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:75: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:75: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:78: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:78: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:81: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:81: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:87: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:87: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:91: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:91: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:95: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_36.sv:95: error: Malformed statement\n",
    "code_preview": "module scoreboard_example;\n\n    typedef struct {\n        int         id;\n        bit [31:0]  address;\n        bit [31:0]  data;\n        realtime    timestamp;\n    } transaction_t;\n\n    class Scoreboar"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 37,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_37",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_37.sv:36: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_37.sv:36: Syntax in assignment statement l-value.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_37.sv:37: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_37.sv:37: Syntax in assignment statement l-value.\n",
    "code_preview": "module associative_array_intro;\n    // Associative array with int index\n    int aa_int[int];\n\n    // Associative array with string index\n    int aa_string[string];\n\n    // Associative array with custo"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 38,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_38",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:2: error: Type names are not valid expressions here.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:2: internal error: I do not know how to elaborate this expression. \nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:2:               : Expression is: <type>\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:2:               : Expression type: 10PETypename\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:2: error: Dimensions must be constant.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:2       : This size expression violates the rule: <type>\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:8: warning: ignoring out of bounds l-value array access scores[280991720293].\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:9: warning: ignoring out of bounds l-value array access scores[4353890].\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:10: warning: ignoring out of bounds l-value array access scores[289397698412].\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:11: warning: ignoring out of bounds l-value array access scores[1147237989].\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:14: error: Object associative_array_methods.scores has no method \"num(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:17: error: Object associative_array_methods.scores has no method \"exists(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:17: error: Unable to elaborate condition expression.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:21: error: Object associative_array_methods.scores has no method \"exists(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:21: error: Unable to elaborate condition expression.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:26: error: Object associative_array_methods.scores has no method \"first(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:26: error: Unable to elaborate condition expression.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:31: error: Object associative_array_methods.scores has no method \"last(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:31: error: Unable to elaborate condition expression.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:37: error: Object associative_array_methods.scores has no method \"first(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:37: error: Unable to elaborate condition expression.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:45: error: Object associative_array_methods.scores has no method \"last(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:45: error: Unable to elaborate condition expression.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:52: error: Enable of unknown task ``scores.delete''.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:53: error: Object associative_array_methods.scores has no method \"num(...)\".\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:56: error: Enable of unknown task ``scores.delete''.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_38.sv:57: error: Object associative_array_methods.scores has no method \"num(...)\".\n20 error(s) during elaboration.\n",
    "code_preview": "module associative_array_methods;\n    int scores[string];\n    string key;\n    int value;\n\n    initial begin\n        // Populate associative array\n        scores[\"Alice\"] = 95;\n        scores[\"Bob\"] = "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 39,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_39",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:85: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:8: error: Type names are not valid expressions here.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:8: internal error: I do not know how to elaborate this expression. \nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:8:               : Expression is: <type>\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:8:               : Expression type: 10PETypename\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:8: error: Dimensions must be constant.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:8       : This size expression violates the rule: <type>\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:24: error: Function cache_model.CacheMemory.read port hit is not an input port.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:24:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_39.sv:71: assert: elab_expr.cc:3091: failed assertion sub_expr\nAborted\n",
    "code_preview": "module cache_model;\n\n    class CacheMemory;\n        typedef bit [31:0] addr_t;\n        typedef bit [31:0] data_t;\n\n        // Associative array for cache storage\n        data_t cache[addr_t];\n\n       "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 40,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_40",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_40.sv:9: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_40.sv:9: Errors in port declarations.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_40.sv:16: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_40.sv:16: Errors in port declarations.\n",
    "code_preview": "// Simple interface definition\ninterface simple_bus;\n    logic [7:0] data;\n    logic       valid;\n    logic       ready;\nendinterface\n\n// Module using interface\nmodule producer(simple_bus bus, input l"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 41,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "interface apb_if(input logic pclk);\n    logic [31:0] paddr;\n    logic        psel;\n    logic        "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 42,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_42",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_42.sv:44: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_42.sv:44: Errors in port declarations.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_42.sv:67: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_42.sv:67: Errors in port declarations.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_42.sv:83: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_42.sv:83: Errors in port declarations.\n",
    "code_preview": "interface axi_stream_if(input logic clk, input logic rst_n);\n    logic [31:0] tdata;\n    logic [3:0]  tkeep;\n    logic        tvalid;\n    logic        tready;\n    logic        tlast;\n\n    // Master mo"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 43,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_43",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_43.sv:14: sorry: modport task/function ports are not yet supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_43.sv:62: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_43.sv:62: Errors in port declarations.\n",
    "code_preview": "interface wishbone_if(input logic clk, input logic rst);\n    logic [31:0] adr;\n    logic [31:0] dat_o;  // Data output (master to slave)\n    logic [31:0] dat_i;  // Data input (slave to master)\n    lo"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 44,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_44",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:7: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:7: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:9: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:16: error: Syntax error in task/function port declaration.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:17: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:20: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:21: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:21: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:23: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:24: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_44.sv:30: syntax error\nI give up.\n",
    "code_preview": "interface simple_if;\n    logic [7:0] data;\n    logic       valid;\nendinterface\n\nclass Driver;\n    virtual simple_if vif;  // Virtual interface handle\n\n    function new(virtual simple_if vif);\n        "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 45,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "// Interface definition\ninterface axi_lite_if(input logic clk);\n    logic [31:0] awaddr;\n    logic  "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 46,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_46",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_46.sv:20: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_46.sv:32: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "package math_pkg;\n    // Constants\n    parameter real PI = 3.14159265359;\n    parameter real E = 2.71828182846;\n\n    // Typedef\n    typedef real radians_t;\n    typedef real degrees_t;\n\n    // Function",
    "run_success": true,
    "run_stdout": "90 degrees = 1.5708 radians\nPI = 3.1415926536\n2^10 = 1024\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 47,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_47",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_47.sv:57: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_47.sv:56: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_47.sv:60: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_47.sv:82: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_47.sv:83: Syntax in assignment statement l-value.\n",
    "code_preview": "package axi_pkg;\n    // Constants\n    parameter int ADDR_WIDTH = 32;\n    parameter int DATA_WIDTH = 32;\n    parameter int ID_WIDTH = 4;\n\n    // Enumerations\n    typedef enum logic [1:0] {\n        RESP"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 48,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_48",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "package utilities_pkg;\n    // Many definitions...\n    function int add(int a, int b);\n        return a + b;\n    endfunction\n\n    function int multiply(int a, int b);\n        return a * b;\n    endfunct",
    "run_success": true,
    "run_stdout": "Sum: 8\nMax size: 1024\nSum: 8\nProduct: 15\nMax: 1024, Min: 1\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 49,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_49",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "class Counter;\n    // Properties (member variables)\n    int count;\n    string name;\n\n    // Constructor\n    function new(string n = \"Counter\", int initial_value = 0);\n        name = n;\n        count =",
    "run_success": true,
    "run_stdout": "Created Counter1 with initial value 10\nCreated Counter2 with initial value 0\nCounter1: incremented to 1\nCounter1: incremented to 1\nCounter 'Counter1' = 1\nCounter2: incremented to 1\nCounter2: incremented to 1\nCounter2: incremented to 1\nCounter 'Counter2' = 1\nCounter1: reset to 0\nCounter 'Counter1' = 0\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 50,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_50",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "class BankAccount;\n    local real balance;        // Private to this class\n    protected string owner;    // Accessible in derived classes\n    int account_number;        // Public\n\n    function new(st",
    "run_success": true,
    "run_stdout": "Account: 12345, Owner: John Doe, Balance: $1000.00\nDeposited $500.00. New balance: $500.00\nWithdrew $200.00. New balance: $200.00\nERROR: extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_50.sv:29: Insufficient funds\n       Time: 0  Scope: $unit.BankAccount.withdraw\nFinal balance: $200.00\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 51,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_51",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_51.sv:47: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_51.sv:47: error: Malformed statement\n",
    "code_preview": "class Employee;\n    static int employee_count = 0;  // Shared across all instances\n    static real total_salary = 0.0;\n\n    int id;\n    string name;\n    real salary;\n\n    function new(string emp_name,"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 52,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_52",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_52.sv:17: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_52.sv:18: Syntax in assignment statement l-value.\n",
    "code_preview": "class Data;\n    int value;\n    int array[];\n\n    function new(int v = 0, int size = 5);\n        value = v;\n        array = new[size];\n        foreach(array[i]) array[i] = i;\n    endfunction\n\n    // Sh"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 53,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_53",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Base class\nclass Vehicle;\n    string brand;\n    int year;\n    real price;\n\n    function new(string b, int y, real p);\n        brand = b;\n        year = y;\n        price = p;\n    endfunction\n\n    vi",
    "run_success": true,
    "run_stdout": "Car: Toyota (2023) - $25000.00, 4 doors, Sunroof: Yes\n  Tax: $1750.00\nTruck: Ford (2022) - $45000.00, Capacity: 5.0 tons\n  Tax: $2750.00\nVehicle: Toyota (2023) - $25000.00\nVehicle: Ford (2022) - $45000.00\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 54,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_54",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_54.sv:11: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_54.sv:11: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_54.sv:12: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_54.sv:12: error: Invalid class item.\n",
    "code_preview": "// Abstract base transaction\nvirtual class BaseTransaction;\n    int id;\n    realtime timestamp;\n\n    function new(int trans_id);\n        id = trans_id;\n        timestamp = $realtime;\n    endfunction\n\n"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 55,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_55",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:9: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:8: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:13: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:12: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:17: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:16: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:20: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:21: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:22: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:23: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:26: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:27: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:29: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:29: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:31: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:31: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:32: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:33: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:34: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:34: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_55.sv:35: syntax error\nI give up.\n",
    "code_preview": "class Transaction;\n    rand bit [31:0] address;\n    rand bit [31:0] data;\n    rand bit [2:0]  burst_size;\n    rand bit        write;\n\n    // Constraints\n    constraint address_range {\n        address "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 57,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_57",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:22: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:22: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:23: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:24: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:25: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:28: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:31: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:36: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:36: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:39: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_57.sv:39: error: Error in property_spec of concurrent assertion item.\n",
    "code_preview": "module assertion_basics(\n    input logic clk,\n    input logic rst_n,\n    input logic req,\n    input logic ack,\n    input logic [7:0] data\n);\n\n    // Immediate assertion (procedural, executes like regu"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 58,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_58",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:15: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:15: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:16: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:17: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:18: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:21: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:22: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:23: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:24: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:27: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:28: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:29: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:30: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:35: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:36: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:37: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:38: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:41: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:42: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:43: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:44: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:47: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:48: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:49: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:50: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:53: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:54: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:55: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:57: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:60: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:61: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:62: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:64: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:69: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:70: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:71: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:73: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:76: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:77: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:78: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:80: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:83: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:84: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:84: error: Syntax error in parameter value assignment list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:84: error: Invalid module instantiation\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:87: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:88: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:88: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:89: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:91: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:92: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:93: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:95: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:98: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:99: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:100: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:101: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:104: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:105: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:106: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:107: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:110: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:111: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:112: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:113: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:116: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:117: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:118: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_58.sv:119: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\n",
    "code_preview": "module sva_sequences(\n    input logic clk,\n    input logic rst_n,\n    input logic start,\n    input logic busy,\n    input logic done,\n    input logic valid,\n    input logic ready,\n    input logic [3:0]"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 59,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_59",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:33: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:33: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:34: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:35: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:36: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:38: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:41: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:41: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:42: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:43: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:44: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:46: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:49: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:49: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:50: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:51: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:52: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:53: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:55: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:55: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:56: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:57: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:58: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:59: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:62: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:62: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:63: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:64: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:65: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:66: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:68: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:68: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:69: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:70: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:71: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:72: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:77: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:77: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:78: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:79: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:80: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:82: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:85: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:85: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:86: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:86: error: Invalid module instantiation\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:89: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:90: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:90: error: Invalid module instantiation\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:93: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:94: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:96: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:97: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:99: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:104: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:104: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:105: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:106: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:107: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:109: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:111: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:111: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:112: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:113: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:114: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:115: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:120: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:127: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:128: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:125: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:132: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:133: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:130: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:137: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:137: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:138: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:139: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:140: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:141: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:143: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:143: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:144: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:145: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:146: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:147: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:150: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:150: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:151: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:152: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:153: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_59.sv:155: error: Invalid module item.\n",
    "code_preview": "module axi4_lite_assertions(\n    input logic aclk,\n    input logic aresetn,\n    // Write address channel\n    input logic [31:0] awaddr,\n    input logic [2:0]  awprot,\n    input logic        awvalid,\n "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 60,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_60",
    "has_testbench": false,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:30: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:30: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:31: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:32: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:33: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:35: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:38: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:38: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:39: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:40: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:41: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:42: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:45: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:45: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:46: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:47: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:48: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:49: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:52: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:52: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:53: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:54: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:55: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:56: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:59: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:59: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:60: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:61: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:62: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:63: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:66: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:66: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:67: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:68: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:69: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:70: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:73: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:73: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:74: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:75: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:76: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:77: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:80: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:80: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:81: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:82: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:83: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:84: error: Invalid module item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:87: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:88: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:89: sorry: concurrent_assertion_item not supported. Try -gno-assertions or -gsupported-assertions to turn this message off.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:93: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:94: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:92: error: Error in property_spec of concurrent assertion item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:106: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_60.sv:107: error: Invalid module item.\n",
    "code_preview": "// Design module\nmodule fifo #(parameter DEPTH = 16, WIDTH = 8)(\n    input  logic             clk,\n    input  logic             rst_n,\n    input  logic             wr_en,\n    input  logic             "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 61,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_61",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:20: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:19: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:28: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:29: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:30: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:26: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:36: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:37: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:37: error: address doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:38: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:38: error: is_write doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:39: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:49: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:50: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:50: error: burst_len doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:51: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:56: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:57: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:57: error: burst_len doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:58: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:61: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:62: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:62: error: current_mode doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:63: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:63: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:64: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:66: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:67: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:70: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:71: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:74: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:75: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:76: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:78: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:78: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:79: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:79: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:80: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:81: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:82: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:82: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:83: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:85: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:86: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:86: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:87: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:88: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:89: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:89: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:90: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:92: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:93: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:93: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:94: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:95: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:96: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:96: error: trans doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_61.sv:97: syntax error\nI give up.\n",
    "code_preview": "class ConfigurableTransaction;\n    rand bit [31:0] address;\n    rand bit [31:0] data;\n    rand bit [7:0]  burst_len;\n    rand bit        is_write;\n    rand bit [3:0]  id;\n\n    // Test modes\n    typede"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 62,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_62",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:4: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:4: error: Errors in variable names after data type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:8: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:7: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:12: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:17: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:16: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:25: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:26: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:29: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:30: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:31: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:34: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:35: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:36: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:38: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:38: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:39: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:40: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:41: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:41: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:42: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:44: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:46: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:47: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:48: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:48: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:49: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:49: error: error_inject doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:50: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:50: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:51: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:51: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:53: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:53: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:54: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:55: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:56: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:58: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:59: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:60: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:61: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:62: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:63: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:63: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:65: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:65: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:66: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:66: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:67: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:68: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:69: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:69: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:70: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:70: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:71: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:71: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:73: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:73: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:74: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:74: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:75: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:75: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:77: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:77: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:78: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:78: error: pkt doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_62.sv:79: syntax error\nI give up.\n",
    "code_preview": "class FlexiblePacket;\n    rand bit [15:0] length;\n    rand bit [7:0]  data[];\n    rand bit [3:0]  priority;\n    rand bit        error_inject;\n\n    constraint length_c {\n        length inside {[64:512]"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 63,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_63",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:11: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:10: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:16: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:15: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:19: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:28: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:26: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:42: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:50: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:49: error: Errors in the constraint block item list.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:57: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:66: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_63.sv:66: error: Malformed statement\n",
    "code_preview": "class ConstraintOrderPacket;\n    rand bit [7:0] packet_type;\n    rand bit [15:0] length;\n    rand bit [7:0] header_len;\n    rand bit [7:0] payload_len;\n\n    // Ensure packet_type is solved first\n    /"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 64,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_64",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_64.sv:8: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_64.sv:7: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_64.sv:19: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "class SelectiveRandom;\n    rand bit [31:0] address;\n    rand bit [31:0] data;\n    rand bit [7:0]  burst_len;\n    rand bit        is_write;\n\n    constraint addr_c {\n        address inside {[32'h1000:32"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 65,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_65",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_65.sv:42: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_65.sv:42: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_65.sv:43: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_65.sv:43: error: Malformed statement\n",
    "code_preview": "class Config;\n    static local Config m_instance = null;\n\n    // Configuration parameters\n    int num_transactions = 100;\n    bit enable_coverage = 1;\n    string test_name = \"default_test\";\n\n    // Pr"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 66,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_66",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:8: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:8: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:9: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:9: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:16: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:34: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:57: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:55: sorry: Constraint declarations not supported.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:83: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:83: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:84: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:84: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:85: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:85: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:106: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:106: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:110: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:110: error: Malformed statement\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:116: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_66.sv:116: error: Malformed statement\n",
    "code_preview": "// Base transaction class\nvirtual class BaseTransaction;\n    rand bit [31:0] addr;\n    rand bit [31:0] data;\n    typedef enum {READ, WRITE, BURST} trans_type_t;\n    rand trans_type_t trans_type;\n\n    "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 67,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_67",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_67.sv:3: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_67.sv:3: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_67.sv:19: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_67.sv:19: error: Malformed statement\n",
    "code_preview": "// Observer interface\nvirtual class Observer;\n    pure virtual task update(string event_name, int event_data);\nendclass\n\n// Subject (Observable)\nclass EventBroadcaster;\n    local Observer observers[$]"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 68,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_68",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_68.sv:3: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_68.sv:3: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_68.sv:4: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_68.sv:4: error: Invalid class item.\n",
    "code_preview": "// Strategy interface\nvirtual class TransferStrategy;\n    pure virtual task execute(bit [31:0] addr, bit [31:0] data);\n    pure virtual function string get_name();\nendclass\n\n// Concrete Strategy: AXI "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 69,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_69",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:28: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:29: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:29: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:30: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:30: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:31: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:31: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:32: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_69.sv:32: error: Invalid class item.\n",
    "code_preview": "// Complex product: Verification Environment\nclass VerificationEnvironment;\n    string name;\n    int num_agents;\n    bit has_scoreboard;\n    bit has_coverage;\n    bit has_monitor;\n    string protocol_"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 71,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_71",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:10: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:10: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:12: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:12: error: cp_type doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:14: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:14: error: cp_resp doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:16: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:16: error: cp_burst_len doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:18: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:18: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:19: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:19: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:20: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:23: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:24: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:24: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:25: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:25: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:26: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:26: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:27: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:34: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:35: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:41: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:44: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:46: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:47: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:52: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:53: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:54: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:55: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:55: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:58: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:59: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:60: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:63: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:64: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:64: error: cg_transaction doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:65: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:69: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:70: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:71: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:72: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:72: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:75: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:75: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:76: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:76: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:77: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:77: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:78: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:78: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:79: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:79: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:81: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:81: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:82: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:82: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:83: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:83: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:84: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:84: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:85: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:85: error: tc doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:88: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:88: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_71.sv:89: syntax error\nI give up.\n",
    "code_preview": "class TransactionCoverage;\n    typedef enum {READ, WRITE, BURST} trans_type_t;\n    typedef enum {OKAY, EXOKAY, SLVERR, DECERR} resp_type_t;\n\n    trans_type_t trans_type;\n    resp_type_t  response;\n   "
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 72,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_72",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:14: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:14: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:15: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:15: error: cp_addr doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:17: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:17: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:18: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:18: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:19: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:21: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:23: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:23: error: cp_burst doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:25: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:25: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:26: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:28: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:29: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:34: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:35: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:37: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:38: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:40: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:41: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:44: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:45: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:45: error: cg_stimulus doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:46: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:48: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:51: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:51: error: cov doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:54: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:54: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:55: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:55: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:56: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:58: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:59: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:59: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:59: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:59: error: i doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:59: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:59: error: i doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:64: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:65: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:68: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:68: error: cg_stimulus doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:71: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:72: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:74: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:74: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:77: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:78: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:79: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:80: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:81: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:85: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:86: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:86: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:87: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:87: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:88: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:88: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:89: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:89: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:90: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:93: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:94: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:95: error: Invalid class item.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:96: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:96: error: gen doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:97: syntax error\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:97: error: gen doesn't name a type.\nextracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_72.sv:98: syntax error\nI give up.\n",
    "code_preview": "class CoverageDrivenGenerator;\n    rand bit [7:0] address;\n    rand bit [1:0] mode;\n    rand bit [3:0] burst;\n\n    // Coverage-driven constraints\n    bit enable_address_focus = 0;\n    bit enable_mode_"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 73,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_73",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_73.sv:2: syntax error\nI give up.\n",
    "code_preview": "// Generic coverage for parameterized designs\nclass GenericCoverage #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n    bit [ADDR_WIDTH-1:0] addr;\n    bit [DATA_WIDTH-1:0] data;\n\n    covergroup cg_gene"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 74,
    "filename": "SystemVerilog_Complete_Comprehensive_Guide_block_74",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Complete_Comprehensive_Guide_block_74.sv:3: Include file uvm_macros.svh not found\nNo top level modules, and no -s option.\n",
    "code_preview": "// Basic UVM includes - required for all UVM testbenches\n`include \"uvm_macros.svh\"\nimport uvm_pkg::*;\n\n// Simple UVM component example\nclass my_component extends uvm_component;\n    // Register with fa"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 77,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "// Interface for the DUT\ninterface simple_if(input logic clk, input logic rst_n);\n    logic [31:0] a"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 78,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "class simple_monitor extends uvm_monitor;\n    `uvm_component_utils(simple_monitor)\n\n    virtual simp"
  },
  {
    "source_file": "SystemVerilog_Complete_Comprehensive_Guide.tex",
    "block_index": 83,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "// Parameterized interface for flexible protocol implementation\ninterface generic_bus_if #(\n    para"
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 1,
    "filename": "SystemVerilog_Full_Content_Fixed_block_1",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_1.sv:5: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Full_Content_Fixed_block_1.sv:9: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Full_Content_Fixed_block_1.sv:12: error: No function named `add' found in this context (test_add).\n3 error(s) during elaboration.\n",
    "code_preview": "module test_add;\n    int result;\n\n    initial begin\n        result = add(5, 3);\n        $display(\"5 + 3 = %0d\", result);  // Output: 5 + 3 = 8\n\n        // Functions can be used directly in expressions"
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 2,
    "filename": "SystemVerilog_Full_Content_Fixed_block_2",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Bit function - returns single bit\nfunction bit is_even(int n);\n    return (n % 2 == 0);\nendfunction\n\n// Logic function - returns 4-state logic\nfunction logic [7:0] get_lower_byte(logic [15:0] data)",
    "run_success": true,
    "run_stdout": "Is 4 even? 1\nIs 7 even? 0\nLower byte of 16'hABCD: cd\n100C = 212.000000 F\nScore 85 = B\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 3,
    "filename": "SystemVerilog_Full_Content_Fixed_block_3",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function void print_banner(string msg);\n    $display(\"==================================\");\n    $display(\"  %s\", msg);\n    $display(\"==================================\");\nendfunction\n\nfunction void pr",
    "run_success": true,
    "run_stdout": "==================================\n  SIMULATION START\n==================================\n10110010\n==================================\n  SIMULATION END\n==================================\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 4,
    "filename": "SystemVerilog_Full_Content_Fixed_block_4",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function automatic int factorial(int n);\n    if (n <= 1)\n        return 1;\n    else\n        return n * factorial(n - 1);\nendfunction\n\nmodule test_factorial;\n    initial begin\n        for (int i = 0; i",
    "run_success": true,
    "run_stdout": "0! = 1\n1! = 1\n2! = 2\n3! = 6\n4! = 24\n5! = 120\n6! = 720\n7! = 5040\n8! = 40320\n9! = 362880\n10! = 3628800\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 5,
    "filename": "SystemVerilog_Full_Content_Fixed_block_5",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task display_message(input string msg);\n    $display(\"[%0t] %s\", $time, msg);\nendtask\n\nmodule test_task;\n    initial begin\n        display_message(\"Simulation started\");\n        #10;\n        display_m",
    "run_success": true,
    "run_stdout": "[0] Simulation started\n[10] After 10 time units\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 6,
    "filename": "SystemVerilog_Full_Content_Fixed_block_6",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task add_and_multiply(\n    input int a,\n    input int b,\n    output int sum,\n    output int product\n);\n    sum = a + b;\n    product = a * b;\nendtask\n\nmodule test_outputs;\n    int s, p;\n\n    initial be",
    "run_success": true,
    "run_stdout": "5 + 3 = 8, 5 * 3 = 15\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 7,
    "filename": "SystemVerilog_Full_Content_Fixed_block_7",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task wait_and_print(input int delay_time, input string msg);\n    $display(\"[%0t] Waiting %0d time units...\", $time, delay_time);\n    #delay_time;\n    $display(\"[%0t] %s\", $time, msg);\nendtask\n\nmodule ",
    "run_success": true,
    "run_stdout": "[0] Start\n[0] Waiting 10 time units...\n[10] First message\n[10] Waiting 20 time units...\n[30] Second message\n[30] Done\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 8,
    "filename": "SystemVerilog_Full_Content_Fixed_block_8",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task automatic delayed_print(input int id, input int delay);\n    #delay;\n    $display(\"[%0t] Task %0d completed\", $time, id);\nendtask\n\nmodule test_parallel;\n    initial begin\n        fork\n            ",
    "run_success": true,
    "run_stdout": "[5] Task 2 completed\n[10] Task 1 completed\n[15] Task 3 completed\n[15] All tasks done\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 9,
    "filename": "SystemVerilog_Full_Content_Fixed_block_9",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_9.sv:2: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "function int power(int base, int exp = 2);\n    int result = 1;\n    for (int i = 0; i < exp; i++)\n        result *= base;\n    return result;\nendfunction\n\nmodule test_defaults;\n    initial begin\n       ",
    "run_success": true,
    "run_stdout": "3^2 = 9\n2^8 = 2304\n5^3 = 288000\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 10,
    "filename": "SystemVerilog_Full_Content_Fixed_block_10",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_10.sv:4: error: Function $unit.divide_with_remainder port remainder is not an input port.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_10.sv:4:      : Function arguments must be input ports.\n1 error(s) during elaboration.\n",
    "code_preview": "function int divide_with_remainder(\n    int dividend,\n    int divisor,\n    output int remainder\n);\n    if (divisor == 0) begin\n        remainder = 0;\n        return 0;\n    end\n    remainder = dividend"
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 11,
    "filename": "SystemVerilog_Full_Content_Fixed_block_11",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:2: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:7: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:7: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:7: error: Function $unit.sort_two port a is not an input port.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:7:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:7: error: Function $unit.sort_two port b is not an input port.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:7:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:1: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:1: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:1: error: Function $unit.swap port a is not an input port.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:1:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:1: error: Function $unit.swap port b is not an input port.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_11.sv:1:      : Function arguments must be input ports.\n8 error(s) during elaboration.\n",
    "code_preview": "function void swap(ref int a, ref int b);\n    int temp = a;\n    a = b;\n    b = temp;\nendfunction\n\nfunction void sort_two(ref int a, ref int b);\n    if (a > b)\n        swap(a, b);\nendfunction\n\nmodule t"
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 12,
    "filename": "SystemVerilog_Full_Content_Fixed_block_12",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module storage_comparison;\n\n    // Static function (default) - variables persist\n    function int counter_static();\n        static int count = 0;  // Initialized once\n        count++;\n        return c",
    "run_success": true,
    "run_stdout": "=== Static Function ===\nCount: 1\nCount: 2\nCount: 3\nCount: 4\nCount: 5\n\n=== Automatic Function ===\nCount: 1\nCount: 1\nCount: 1\nCount: 1\nCount: 1\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 13,
    "filename": "SystemVerilog_Full_Content_Fixed_block_13",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_13.sv:42: warning: User function 'withdraw' is being called as a task.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_13.sv:43: warning: User function 'withdraw' is being called as a task.\n",
    "code_preview": "class BankAccount;\n    local real balance;  // Private member\n\n    function new(real initial_balance = 0);\n        balance = initial_balance;\n    endfunction\n\n    function void deposit(real amount);\n ",
    "run_success": true,
    "run_stdout": "Deposited $500.00, Balance: $500.00\nWithdrew $200.00, Balance: $200.00\nError: Insufficient funds\nFinal balance: $200.00\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 14,
    "filename": "SystemVerilog_Full_Content_Fixed_block_14",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_14.sv:2: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_14.sv:7: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_14.sv:21: syntax error\nI give up.\n",
    "code_preview": "// Define structures\ntypedef struct {\n    int x;\n    int y;\n} point_t;\n\ntypedef struct {\n    point_t top_left;\n    point_t bottom_right;\n} rectangle_t;\n\n// Function returning structure\nfunction point_"
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 16,
    "filename": "SystemVerilog_Full_Content_Fixed_block_16",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module uart_transmitter #(\n    parameter CLK_FREQ = 50_000_000,  // 50 MHz\n    parameter BAUD_RATE = 115200\n)(\n    input  logic clk,\n    input  logic rst_n,\n    output logic tx\n);\n    localparam int C",
    "run_success": true,
    "run_stdout": "[65] Start bit detected\n[5265] Start bit detected\n[8385] Start bit detected\n[11515] Start bit detected\n[13595] Start bit detected\n[15675] Start bit detected\n[19835] Start bit detected\n[22965] Start bit detected\n[28165] Start bit detected\n[31285] Start bit detected\n[34415] Start bit detected\n[39615] Start bit detected\n[42735] Start bit detected\n[45865] Start bit detected\n[51065] Start bit detected\n[54185] Start bit detected\nextracted_code/SystemVerilog_Full_Content_Fixed_block_16.sv:144: $finish called at 145855 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 17,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "class AXI4Lite_Master;\n    virtual axi4lite_if vif;\n\n    function new(virtual axi4lite_if vif);\n    "
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 18,
    "filename": "SystemVerilog_Full_Content_Fixed_block_18",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:23: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:23: error: Function $unit.EthernetPacket.pack port stream is not an input port.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:23:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:5: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:5: error: Function $unit.Packet.pack port stream is not an input port.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:5:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:55: Sorry: Dynamic array of type `class Packet{dynamic array of netvector_t:bool unsigned[7:0] payload}` is not yet supported.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_18.sv:25: assert: elab_expr.cc:3091: failed assertion sub_expr\nAborted\n",
    "code_preview": "// Base class\nclass Packet;\n    rand bit [7:0] payload[];\n\n    virtual function void pack(ref bit stream[]);\n        // Default implementation\n        stream = new[payload.size()];\n        foreach(pay"
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 19,
    "filename": "SystemVerilog_Full_Content_Fixed_block_19",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_19.sv:4: syntax error\nextracted_code/SystemVerilog_Full_Content_Fixed_block_19.sv:4: error: Invalid class item.\n",
    "code_preview": "// Abstract base class\nvirtual class AbstractProcessor;\n    // Pure virtual function (must be overridden)\n    pure virtual function void process(int data);\n\n    // Concrete function\n    function void "
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 20,
    "filename": "SystemVerilog_Full_Content_Fixed_block_20",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_20.sv:34: syntax error\nextracted_code/SystemVerilog_Full_Content_Fixed_block_20.sv:35: error: Malformed statement\n",
    "code_preview": "class FluentBuilder;\n    int value;\n    string name;\n\n    function new();\n        value = 0;\n        name = \"\";\n    endfunction\n\n    // Functions return 'this' for chaining\n    function FluentBuilder "
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 21,
    "filename": "SystemVerilog_Full_Content_Fixed_block_21",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_21.sv:12: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "module parameterized_example #(parameter WIDTH = 8);\n\n    // Function using module parameter\n    function bit [WIDTH-1:0] reverse_bits(bit [WIDTH-1:0] data);\n        bit [WIDTH-1:0] result;\n        fo",
    "run_success": true,
    "run_stdout": "Original:  10110010\nReversed:  01001101\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 24,
    "filename": "SystemVerilog_Full_Content_Fixed_block_24",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_24.sv:21: syntax error\nextracted_code/SystemVerilog_Full_Content_Fixed_block_24.sv:21: error: Malformed statement\n",
    "code_preview": "class Fibonacci;\n    static int cache[int];  // Associative array for memoization\n\n    static function int calculate(int n);\n        if (cache.exists(n))\n            return cache[n];\n\n        if (n <="
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 25,
    "filename": "SystemVerilog_Full_Content_Fixed_block_25",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_25.sv:2: syntax error\nI give up.\n",
    "code_preview": "// Import C function\nimport \"DPI-C\" function int c_add(input int a, input int b);\nimport \"DPI-C\" function void c_print_message(input string msg);\n\n// Export SystemVerilog function to C\nexport \"DPI-C\" "
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 26,
    "filename": "SystemVerilog_Full_Content_Fixed_block_26",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_26.sv:8: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_26.sv:6: sorry: Constraint declarations not supported.\n",
    "code_preview": "class ConstrainedData;\n    rand bit [7:0] data;\n    rand bit [3:0] nibble;\n\n    // Constraint using function\n    constraint valid_data {\n        is_even(data);\n        nibble inside {[0:10]};\n    }\n\n "
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 36,
    "filename": "SystemVerilog_Full_Content_Fixed_block_36",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function int subtract(int a, int b);\n    return a - b;\nendfunction\n\nmodule test_subtract;\n    initial begin\n        $display(\"10 - 3 = %0d\", subtract(10, 3));    // 7\n        $display(\"100 - 50 = %0d\"",
    "run_success": true,
    "run_stdout": "10 - 3 = 7\n100 - 50 = 50\n7 - 12 = -5\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 37,
    "filename": "SystemVerilog_Full_Content_Fixed_block_37",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function int multiply(int a, int b);\n    return a * b;\nendfunction\n\nmodule test_multiply;\n    initial begin\n        $display(\"6 * 7 = %0d\", multiply(6, 7));      // 42\n        $display(\"12 * 12 = %0d\"",
    "run_success": true,
    "run_stdout": "6 * 7 = 42\n12 * 12 = 144\n-5 * 3 = -15\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 38,
    "filename": "SystemVerilog_Full_Content_Fixed_block_38",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function real fahrenheit_to_celsius(real f);\n    return (f - 32.0) * 5.0/9.0;\nendfunction\n\nfunction real celsius_to_kelvin(real c);\n    return c + 273.15;\nendfunction\n\nmodule test_temperature;\n    rea",
    "run_success": true,
    "run_stdout": "32.0 F = 0.0 C = 273.15 K\n98.6 F = 37.0 C = 310.15 K\n212.0 F = 100.0 C = 373.15 K\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 39,
    "filename": "SystemVerilog_Full_Content_Fixed_block_39",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function automatic int fibonacci(int n);\n    if (n <= 0) return 0;\n    if (n == 1) return 1;\n    return fibonacci(n-1) + fibonacci(n-2);\nendfunction\n\nmodule test_fibonacci;\n    initial begin\n        $",
    "run_success": true,
    "run_stdout": "Fibonacci Sequence:\nfib( 0) =     0\nfib( 1) =     1\nfib( 2) =     1\nfib( 3) =     2\nfib( 4) =     3\nfib( 5) =     5\nfib( 6) =     8\nfib( 7) =    13\nfib( 8) =    21\nfib( 9) =    34\nfib(10) =    55\nfib(11) =    89\nfib(12) =   144\nfib(13) =   233\nfib(14) =   377\nfib(15) =   610\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 40,
    "filename": "SystemVerilog_Full_Content_Fixed_block_40",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function automatic int power(int base, int exp);\n    if (exp == 0) return 1;\n    if (exp == 1) return base;\n    return base * power(base, exp - 1);\nendfunction\n\nmodule test_power;\n    initial begin\n  ",
    "run_success": true,
    "run_stdout": "2^10 = 1024\n3^5 = 243\n5^3 = 125\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Full_Content_Fixed.tex",
    "block_index": 41,
    "filename": "SystemVerilog_Full_Content_Fixed_block_41",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Full_Content_Fixed_block_41.sv:35: error: The expression 'data[top_idx]' cannot be implicitly cast to the target type.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_41.sv:23: error: The expression 'data[d(top_idx)]' cannot be implicitly cast to the target type.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_41.sv:15: error: Index expressions don't apply to this type of property.\nextracted_code/SystemVerilog_Full_Content_Fixed_block_41.sv:15: assert: elab_expr.cc:4407: failed assertion ntype->type_compatible(net->net_type())\nAborted\n",
    "code_preview": "class Stack;\n    local int data[];\n    local int top_idx;\n\n    function new();\n        data = new[100];  // Max 100 elements\n        top_idx = -1;\n    endfunction\n\n    function void push(int value);\n "
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete.tex",
    "block_index": 1,
    "filename": "SystemVerilog_Functions_Tasks_Complete_block_1",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_block_1.sv:5: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Functions_Tasks_Complete_block_1.sv:9: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Functions_Tasks_Complete_block_1.sv:12: error: No function named `add' found in this context (test_add).\n3 error(s) during elaboration.\n",
    "code_preview": "module test_add;\n    int result;\n\n    initial begin\n        result = add(5, 3);\n        $display(\"5 + 3 = %0d\", result);  // Output: 5 + 3 = 8\n\n        // Functions can be used directly in expressions"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete.tex",
    "block_index": 2,
    "filename": "SystemVerilog_Functions_Tasks_Complete_block_2",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Bit function - returns single bit\nfunction bit is_even(int n);\n    return (n % 2 == 0);\nendfunction\n\n// Logic function - returns 4-state logic\nfunction logic [7:0] get_lower_byte(logic [15:0] data)",
    "run_success": true,
    "run_stdout": "Is 4 even? 1\nIs 7 even? 0\nLower byte of 16'hABCD: cd\n100C = 212.000000 F\nScore 85 = B\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 1,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_1",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_1.sv:5: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_1.sv:9: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_1.sv:12: error: No function named `add' found in this context (test_add).\n3 error(s) during elaboration.\n",
    "code_preview": "module test_add;\n    int result;\n\n    initial begin\n        result = add(5, 3);\n        $display(\"5 + 3 = %0d\", result);  // Output: 5 + 3 = 8\n\n        // Functions can be used directly in expressions"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 2,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_2",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Bit function - returns single bit\nfunction bit is_even(int n);\n    return (n % 2 == 0);\nendfunction\n\n// Logic function - returns 4-state logic\nfunction logic [7:0] get_lower_byte(logic [15:0] data)",
    "run_success": true,
    "run_stdout": "Is 4 even? 1\nIs 7 even? 0\nLower byte of 16'hABCD: cd\n100\u00b0C = 212.000000\u00b0F\nScore 85 = B\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 3,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_3",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function void print_banner(string msg);\n    $display(\"==================================\");\n    $display(\"  %s\", msg);\n    $display(\"==================================\");\nendfunction\n\nfunction void pr",
    "run_success": true,
    "run_stdout": "==================================\n  SIMULATION START\n==================================\n10110010\n==================================\n  SIMULATION END\n==================================\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 4,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_4",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function automatic int factorial(int n);\n    if (n <= 1)\n        return 1;\n    else\n        return n * factorial(n - 1);\nendfunction\n\nmodule test_factorial;\n    initial begin\n        for (int i = 0; i",
    "run_success": true,
    "run_stdout": "0! = 1\n1! = 1\n2! = 2\n3! = 6\n4! = 24\n5! = 120\n6! = 720\n7! = 5040\n8! = 40320\n9! = 362880\n10! = 3628800\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 5,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_5",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task display_message(input string msg);\n    $display(\"[%0t] %s\", $time, msg);\nendtask\n\nmodule test_task;\n    initial begin\n        display_message(\"Simulation started\");\n        #10;\n        display_m",
    "run_success": true,
    "run_stdout": "[0] Simulation started\n[10] After 10 time units\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 6,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_6",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task add_and_multiply(\n    input int a,\n    input int b,\n    output int sum,\n    output int product\n);\n    sum = a + b;\n    product = a * b;\nendtask\n\nmodule test_outputs;\n    int s, p;\n\n    initial be",
    "run_success": true,
    "run_stdout": "5 + 3 = 8, 5 * 3 = 15\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 7,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_7",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task wait_and_print(input int delay_time, input string msg);\n    $display(\"[%0t] Waiting %0d time units...\", $time, delay_time);\n    #delay_time;\n    $display(\"[%0t] %s\", $time, msg);\nendtask\n\nmodule ",
    "run_success": true,
    "run_stdout": "[0] Start\n[0] Waiting 10 time units...\n[10] First message\n[10] Waiting 20 time units...\n[30] Second message\n[30] Done\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 8,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_8",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task automatic delayed_print(input int id, input int delay);\n    #delay;\n    $display(\"[%0t] Task %0d completed\", $time, id);\nendtask\n\nmodule test_parallel;\n    initial begin\n        fork\n            ",
    "run_success": true,
    "run_stdout": "[5] Task 2 completed\n[10] Task 1 completed\n[15] Task 3 completed\n[15] All tasks done\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 9,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_9",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_9.sv:2: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "function int power(int base, int exp = 2);\n    int result = 1;\n    for (int i = 0; i < exp; i++)\n        result *= base;\n    return result;\nendfunction\n\nmodule test_defaults;\n    initial begin\n       ",
    "run_success": true,
    "run_stdout": "3^2 = 9\n2^8 = 2304\n5^3 = 288000\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 10,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_10",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_10.sv:4: error: Function $unit.divide_with_remainder port remainder is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_10.sv:4:      : Function arguments must be input ports.\n1 error(s) during elaboration.\n",
    "code_preview": "function int divide_with_remainder(\n    int dividend,\n    int divisor,\n    output int remainder\n);\n    if (divisor == 0) begin\n        remainder = 0;\n        return 0;\n    end\n    remainder = dividend"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 11,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_11",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:2: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:7: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:7: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:7: error: Function $unit.sort_two port a is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:7:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:7: error: Function $unit.sort_two port b is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:7:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:1: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:1: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:1: error: Function $unit.swap port a is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:1:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:1: error: Function $unit.swap port b is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_11.sv:1:      : Function arguments must be input ports.\n8 error(s) during elaboration.\n",
    "code_preview": "function void swap(ref int a, ref int b);\n    int temp = a;\n    a = b;\n    b = temp;\nendfunction\n\nfunction void sort_two(ref int a, ref int b);\n    if (a > b)\n        swap(a, b);\nendfunction\n\nmodule t"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 12,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_12",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module storage_comparison;\n\n    // Static function (default) - variables persist\n    function int counter_static();\n        static int count = 0;  // Initialized once\n        count++;\n        return c",
    "run_success": true,
    "run_stdout": "=== Static Function ===\nCount: 1\nCount: 2\nCount: 3\nCount: 4\nCount: 5\n\n=== Automatic Function ===\nCount: 1\nCount: 1\nCount: 1\nCount: 1\nCount: 1\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 13,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_13",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_13.sv:42: warning: User function 'withdraw' is being called as a task.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_13.sv:43: warning: User function 'withdraw' is being called as a task.\n",
    "code_preview": "class BankAccount;\n    local real balance;  // Private member\n\n    function new(real initial_balance = 0);\n        balance = initial_balance;\n    endfunction\n\n    function void deposit(real amount);\n ",
    "run_success": true,
    "run_stdout": "Deposited $500.00, Balance: $500.00\nWithdrew $200.00, Balance: $200.00\nError: Insufficient funds\nFinal balance: $200.00\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 14,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_14",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_14.sv:2: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_14.sv:7: sorry: Unpacked structs not supported.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_14.sv:21: syntax error\nI give up.\n",
    "code_preview": "// Define structures\ntypedef struct {\n    int x;\n    int y;\n} point_t;\n\ntypedef struct {\n    point_t top_left;\n    point_t bottom_right;\n} rectangle_t;\n\n// Function returning structure\nfunction point_"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 16,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_16",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module uart_transmitter #(\n    parameter CLK_FREQ = 50_000_000,  // 50 MHz\n    parameter BAUD_RATE = 115200\n)(\n    input  logic clk,\n    input  logic rst_n,\n    output logic tx\n);\n    localparam int C",
    "run_success": true,
    "run_stdout": "[65] Start bit detected\n[5265] Start bit detected\n[8385] Start bit detected\n[11515] Start bit detected\n[13595] Start bit detected\n[15675] Start bit detected\n[19835] Start bit detected\n[22965] Start bit detected\n[28165] Start bit detected\n[31285] Start bit detected\n[34415] Start bit detected\n[39615] Start bit detected\n[42735] Start bit detected\n[45865] Start bit detected\n[51065] Start bit detected\n[54185] Start bit detected\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_16.sv:144: $finish called at 145855 (1s)\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 17,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_17",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_17.sv:2: syntax error\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_17.sv:2: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_17.sv:4: syntax error\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_17.sv:10: error: Syntax error in task/function port declaration.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_17.sv:45: syntax error\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_17.sv:1: error: I give up on this class constructor declaration.\nivl: parse.y:1481: int VLparse(): Assertion `current_function == 0' failed.\nAborted\n",
    "code_preview": "class AXI4Lite_Master;\n    virtual axi4lite_if vif;\n\n    function new(virtual axi4lite_if vif);\n        this.vif = vif;\n    endfunction\n\n    // Task: Write to AXI4-Lite bus\n    task automatic write(\n "
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 18,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_18",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:23: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:23: error: Function $unit.EthernetPacket.pack port stream is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:23:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:5: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:5: error: Function $unit.Packet.pack port stream is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:5:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:55: Sorry: Dynamic array of type `class Packet{dynamic array of netvector_t:bool unsigned[7:0] payload}` is not yet supported.\nextracted_code/SystemVerilog_Functions_Tasks_Complete_Guide_block_18.sv:25: assert: elab_expr.cc:3091: failed assertion sub_expr\nAborted\n",
    "code_preview": "// Base class\nclass Packet;\n    rand bit [7:0] payload[];\n\n    virtual function void pack(ref bit stream[]);\n        // Default implementation\n        stream = new[payload.size()];\n        foreach(pay"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 27,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_27",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function int subtract(int a, int b);\n    return a - b;\nendfunction\n\nmodule test_subtract;\n    initial begin\n        $display(\"10 - 3 = %0d\", subtract(10, 3));    // 7\n        $display(\"100 - 50 = %0d\"",
    "run_success": true,
    "run_stdout": "10 - 3 = 7\n100 - 50 = 50\n7 - 12 = -5\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 28,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_28",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function int multiply(int a, int b);\n    return a * b;\nendfunction\n\nmodule test_multiply;\n    initial begin\n        $display(\"6 * 7 = %0d\", multiply(6, 7));      // 42\n        $display(\"12 * 12 = %0d\"",
    "run_success": true,
    "run_stdout": "6 * 7 = 42\n12 * 12 = 144\n-5 * 3 = -15\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 29,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_29",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function real fahrenheit_to_celsius(real f);\n    return (f - 32.0) * 5.0/9.0;\nendfunction\n\nfunction real celsius_to_kelvin(real c);\n    return c + 273.15;\nendfunction\n\nmodule test_temperature;\n    rea",
    "run_success": true,
    "run_stdout": "32.0 F = 0.0 C = 273.15 K\n98.6 F = 37.0 C = 310.15 K\n212.0 F = 100.0 C = 373.15 K\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Complete_Guide.tex",
    "block_index": 30,
    "filename": "SystemVerilog_Functions_Tasks_Complete_Guide_block_30",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function automatic int fibonacci(int n);\n    if (n <= 0) return 0;\n    if (n == 1) return 1;\n    return fibonacci(n-1) + fibonacci(n-2);\nendfunction\n\nmodule test_fibonacci;\n    initial begin\n        $",
    "run_success": true,
    "run_stdout": "Fibonacci Sequence:\nfib( 0) =     0\nfib( 1) =     1\nfib( 2) =     1\nfib( 3) =     2\nfib( 4) =     3\nfib( 5) =     5\nfib( 6) =     8\nfib( 7) =    13\nfib( 8) =    21\nfib( 9) =    34\nfib(10) =    55\nfib(11) =    89\nfib(12) =   144\nfib(13) =   233\nfib(14) =   377\nfib(15) =   610\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 1,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_1",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Simple_block_1.sv:5: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_1.sv:9: error: No function named `add' found in this context (test_add).\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_1.sv:12: error: No function named `add' found in this context (test_add).\n3 error(s) during elaboration.\n",
    "code_preview": "module test_add;\n    int result;\n\n    initial begin\n        result = add(5, 3);\n        $display(\"5 + 3 = %0d\", result);\n\n        // Functions can be used directly in expressions\n        $display(\"10 "
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 3,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_3",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function automatic int factorial(int n);\n    if (n <= 1)\n        return 1;\n    else\n        return n * factorial(n - 1);\nendfunction\n\nmodule test_factorial;\n    initial begin\n        for (int i = 0; i",
    "run_success": true,
    "run_stdout": "0! = 1\n1! = 1\n2! = 2\n3! = 6\n4! = 24\n5! = 120\n6! = 720\n7! = 5040\n8! = 40320\n9! = 362880\n10! = 3628800\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 4,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_4",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task display_message(input string msg);\n    $display(\"[%0t] %s\", $time, msg);\nendtask\n\nmodule test_task;\n    initial begin\n        display_message(\"Simulation started\");\n        #10;\n        display_m",
    "run_success": true,
    "run_stdout": "[0] Simulation started\n[10] After 10 time units\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 5,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_5",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task add_and_multiply(\n    input int a,\n    input int b,\n    output int sum,\n    output int product\n);\n    sum = a + b;\n    product = a * b;\nendtask\n\nmodule test_outputs;\n    int s, p;\n\n    initial be",
    "run_success": true,
    "run_stdout": "5 + 3 = 8, 5 * 3 = 15\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 6,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_6",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task wait_and_print(input int delay_time, input string msg);\n    $display(\"[%0t] Waiting %0d time units...\", $time, delay_time);\n    #delay_time;\n    $display(\"[%0t] %s\", $time, msg);\nendtask\n\nmodule ",
    "run_success": true,
    "run_stdout": "[0] Start\n[0] Waiting 10 time units...\n[10] First message\n[10] Waiting 20 time units...\n[30] Second message\n[30] Done\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 7,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_7",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task automatic delayed_print(input int id, input int delay);\n    #delay;\n    $display(\"[%0t] Task %0d completed\", $time, id);\nendtask\n\nmodule test_parallel;\n    initial begin\n        fork\n            ",
    "run_success": true,
    "run_stdout": "[5] Task 2 completed\n[10] Task 1 completed\n[15] Task 3 completed\n[15] All tasks done\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 8,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_8",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Simple_block_8.sv:2: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "function int power(int base, int exp = 2);\n    int result = 1;\n    for (int i = 0; i < exp; i++)\n        result *= base;\n    return result;\nendfunction\n\nmodule test_defaults;\n    initial begin\n       ",
    "run_success": true,
    "run_stdout": "3^2 = 9\n2^8 = 2304\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 10,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_10",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Simple_block_10.sv:2: warning: Static variable initialization requires explicit lifetime in this context.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_10.sv:1: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_10.sv:1: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_10.sv:1: error: Function $unit.swap port a is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_10.sv:1:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_10.sv:1: error: Function $unit.swap port b is not an input port.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_10.sv:1:      : Function arguments must be input ports.\n4 error(s) during elaboration.\n",
    "code_preview": "function void swap(ref int a, ref int b);\n    int temp = a;\n    a = b;\n    b = temp;\nendfunction\n\nmodule test_ref;\n    int x = 10, y = 20;\n\n    initial begin\n        $display(\"Before swap: x=%0d, y=%0"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 12,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_12",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_Tasks_Simple_block_12.sv:24: Sorry: Dynamic array of type `class Packet{dynamic array of netvector_t:bool unsigned[7:0] payload}` is not yet supported.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_12.sv:32: Error: Class/null r-value not allowed in this context.\nextracted_code/SystemVerilog_Functions_Tasks_Simple_block_12.sv:34: error: Enable of unknown task ``packets['sd0].display''.\n3 error(s) during elaboration.\n",
    "code_preview": "// Base class\nclass Packet;\n    rand bit [7:0] payload[];\n\n    virtual function void display();\n        $display(\"Generic Packet: %p\", payload);\n    endfunction\nendclass\n\n// Derived class\nclass Ethern"
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 18,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_18",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function int subtract(int a, int b);\n    return a - b;\nendfunction\n\nmodule test_subtract;\n    initial begin\n        $display(\"10 - 3 = %0d\", subtract(10, 3));\n        $display(\"100 - 50 = %0d\", subtra",
    "run_success": true,
    "run_stdout": "10 - 3 = 7\n100 - 50 = 50\n7 - 12 = -5\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_Tasks_Simple.tex",
    "block_index": 19,
    "filename": "SystemVerilog_Functions_Tasks_Simple_block_19",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "function automatic int fibonacci(int n);\n    if (n <= 0) return 0;\n    if (n == 1) return 1;\n    return fibonacci(n-1) + fibonacci(n-2);\nendfunction\n\nmodule test_fibonacci;\n    initial begin\n        f",
    "run_success": true,
    "run_stdout": "fib( 0) =     0\nfib( 1) =     1\nfib( 2) =     1\nfib( 3) =     2\nfib( 4) =     3\nfib( 5) =     5\nfib( 6) =     8\nfib( 7) =    13\nfib( 8) =    21\nfib( 9) =    34\nfib(10) =    55\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 0,
    "filename": "SystemVerilog_Functions_and_Tasks_block_0",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Basic function declaration\nfunction int add(int a, int b);\n    return a + b;\nendfunction\n\n// Usage\nmodule basic_function_example;\n    int result;\n\n    initial begin\n        result = add(5, 3);\n    ",
    "run_success": true,
    "run_stdout": "Result: 8\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 1,
    "filename": "SystemVerilog_Functions_and_Tasks_block_1",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Automatic function (recommended for recursive calls)\nfunction automatic int factorial(int n);\n    if (n <= 1)\n        return 1;\n    else\n        return n * factorial(n - 1);\nendfunction\n\nmodule fac",
    "run_success": true,
    "run_stdout": "5! = 120\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 2,
    "filename": "SystemVerilog_Functions_and_Tasks_block_2",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Void function - doesn't return a value\nfunction void print_message(string msg);\n    $display(\"Message: %s\", msg);\nendfunction\n\nmodule void_function_example;\n    initial begin\n        print_message(",
    "run_success": true,
    "run_stdout": "Message: Hello, SystemVerilog!\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 3,
    "filename": "SystemVerilog_Functions_and_Tasks_block_3",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Basic task declaration\ntask display_values(input int a, input int b);\n    $display(\"a = %0d, b = %0d\", a, b);\nendtask\n\nmodule basic_task_example;\n    initial begin\n        display_values(10, 20);\n ",
    "run_success": true,
    "run_stdout": "a = 10, b = 20\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 4,
    "filename": "SystemVerilog_Functions_and_Tasks_block_4",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Task with output parameter\ntask multiply(input int a, input int b, output int result);\n    result = a * b;\nendtask\n\nmodule task_output_example;\n    int product;\n\n    initial begin\n        multiply(",
    "run_success": true,
    "run_stdout": "Product: 42\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 5,
    "filename": "SystemVerilog_Functions_and_Tasks_block_5",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Task with delay\ntask wait_and_display(input int value, input int delay_ns);\n    #delay_ns;  // Wait for specified time\n    $display(\"Value after %0d ns: %0d\", delay_ns, value);\nendtask\n\nmodule timi",
    "run_success": true,
    "run_stdout": "Time: 0\nValue after 10 ns: 100\nTime: 10\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 6,
    "filename": "SystemVerilog_Functions_and_Tasks_block_6",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module parameter_modes;\n    int a, b, sum, diff;\n\n    // Task with different parameter modes\n    task calculate(\n        input int x,      // Input only\n        input int y,      // Input only\n       ",
    "run_success": true,
    "run_stdout": "Sum: 20, Difference: 10\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 7,
    "filename": "SystemVerilog_Functions_and_Tasks_block_7",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_7.sv:3: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "// Function with default arguments\nfunction int power(int base, int exp = 2);\n    int result = 1;\n    for (int i = 0; i < exp; i++)\n        result *= base;\n    return result;\nendfunction\n\nmodule defau",
    "run_success": true,
    "run_stdout": "3^2 = 9\n2^5 = 288\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 8,
    "filename": "SystemVerilog_Functions_and_Tasks_block_8",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_8.sv:2: error: Function $unit.divide port remainder is not an input port.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_8.sv:2:      : Function arguments must be input ports.\n1 error(s) during elaboration.\n",
    "code_preview": "// Function with output argument\nfunction int divide(int dividend, int divisor, output int remainder);\n    remainder = dividend % divisor;\n    return dividend / divisor;\nendfunction\n\nmodule function_o"
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 9,
    "filename": "SystemVerilog_Functions_and_Tasks_block_9",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_9.sv:2: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_9.sv:2: sorry: Reference ports not supported yet.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_9.sv:2: error: Function $unit.swap port a is not an input port.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_9.sv:2:      : Function arguments must be input ports.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_9.sv:2: error: Function $unit.swap port b is not an input port.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_9.sv:2:      : Function arguments must be input ports.\n4 error(s) during elaboration.\n",
    "code_preview": "// Using ref for pass-by-reference\nfunction void swap(ref int a, ref int b);\n    int temp;\n    temp = a;\n    a = b;\n    b = temp;\nendfunction\n\nmodule ref_argument_example;\n    int x = 10, y = 20;\n\n   "
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 10,
    "filename": "SystemVerilog_Functions_and_Tasks_block_10",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "module automatic_vs_static;\n\n    // Static function (default) - single shared storage\n    function int static_counter();\n        static int count = 0;  // Retains value between calls\n        count++;\n",
    "run_success": true,
    "run_stdout": "Static: 1\nStatic: 2\nStatic: 3\nAuto: 1\nAuto: 1\nAuto: 1\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 11,
    "filename": "SystemVerilog_Functions_and_Tasks_block_11",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Automatic task - allows concurrent calls\ntask automatic delay_display(input int id, input int delay_time);\n    #delay_time;\n    $display(\"Task %0d completed at time %0t\", id, $time);\nendtask\n\nmodul",
    "run_success": true,
    "run_stdout": "Task 2 completed at time 5\nTask 1 completed at time 10\nTask 3 completed at time 15\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 12,
    "filename": "SystemVerilog_Functions_and_Tasks_block_12",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_12.sv:4: error: Cannot \"return\" from tasks.\n1 error(s) during elaboration.\n",
    "code_preview": "task process_data(input int data);\n    if (data < 0) begin\n        $display(\"Error: Negative data\");\n        return;  // Early exit\n    end\n\n    // Process positive data\n    $display(\"Processing data:"
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 13,
    "filename": "SystemVerilog_Functions_and_Tasks_block_13",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "class Calculator;\n    int accumulator;\n\n    // Constructor\n    function new();\n        accumulator = 0;\n    endfunction\n\n    // Member function\n    function void add(int value);\n        accumulator +=",
    "run_success": true,
    "run_stdout": "After additions: 5\nAfter multiply: 2\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 14,
    "filename": "SystemVerilog_Functions_and_Tasks_block_14",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_14.sv:2: syntax error\nI give up.\n",
    "code_preview": "// Function returning an array\nfunction int[3:0] get_nibbles(bit [15:0] data);\n    int result[3:0];\n    for (int i = 0; i < 4; i++)\n        result[i] = data[i*4 +: 4];\n    return result;\nendfunction\n\n"
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 15,
    "filename": "SystemVerilog_Functions_and_Tasks_block_15",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_15.sv:49: Sorry: Dynamic array of type `class Shape{}` is not yet supported.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_15.sv:58: Error: Class/null r-value not allowed in this context.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_15.sv:59: Error: Class/null r-value not allowed in this context.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_15.sv:62: error: Scope index expression is not constant: i\nextracted_code/SystemVerilog_Functions_and_Tasks_block_15.sv:62: error: Scope index expression is not constant: i\nextracted_code/SystemVerilog_Functions_and_Tasks_block_15.sv:62: error: Enable of unknown task ``shapes[i].display''.\n6 error(s) during elaboration.\n",
    "code_preview": "// Base class with virtual function\nclass Shape;\n    virtual function real area();\n        return 0.0;\n    endfunction\n\n    virtual function void display();\n        $display(\"Generic Shape, Area: %0f\""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 16,
    "filename": "SystemVerilog_Functions_and_Tasks_block_16",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_16.sv:4: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_16.sv:4: error: Invalid class item.\n",
    "code_preview": "// Abstract base class\nvirtual class AbstractProcessor;\n    // Pure virtual function (must be overridden)\n    pure virtual function void process(int data);\n\n    // Concrete function\n    function void "
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 17,
    "filename": "SystemVerilog_Functions_and_Tasks_block_17",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_17.sv:34: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_17.sv:35: error: Malformed statement\n",
    "code_preview": "class FluentBuilder;\n    int value;\n    string name;\n\n    function new();\n        value = 0;\n        name = \"\";\n    endfunction\n\n    // Functions return 'this' for chaining\n    function FluentBuilder "
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 18,
    "filename": "SystemVerilog_Functions_and_Tasks_block_18",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_18.sv:12: warning: Static variable initialization requires explicit lifetime in this context.\n",
    "code_preview": "module parameterized_example #(parameter WIDTH = 8);\n\n    // Function using module parameter\n    function bit [WIDTH-1:0] reverse_bits(bit [WIDTH-1:0] data);\n        bit [WIDTH-1:0] result;\n        fo",
    "run_success": true,
    "run_stdout": "Original:  10110010\nReversed:  01001101\nOriginal:  0000000010110010\nReversed:  0100110100000000\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 19,
    "filename": "SystemVerilog_Functions_and_Tasks_block_19",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "task automatic parallel_operations();\n    fork\n        begin\n            #10 $display(\"[%0t] Operation 1 complete\", $time);\n        end\n        begin\n            #5 $display(\"[%0t] Operation 2 complet",
    "run_success": true,
    "run_stdout": "",
    "run_stderr": "vvp: vthread.cc:3779: bool of_JOIN_DETACH(vthread_t, vvp_code_t): Assertion `child->wt_context==0 || thr->wt_context!=child->wt_context' failed.\n"
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 20,
    "filename": "SystemVerilog_Functions_and_Tasks_block_20",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_20.sv:3: sorry: External methods are not yet supported.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_20.sv:4: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_20.sv:4: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_20.sv:8: syntax error\nI give up.\n",
    "code_preview": "class DataProcessor;\n    // Declaration only (extern)\n    extern function void process(int data);\n    extern task automatic delayed_process(int data, int delay);\nendclass\n\n// Definition outside class\n"
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 21,
    "filename": "SystemVerilog_Functions_and_Tasks_block_21",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_21.sv:21: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_21.sv:21: error: Malformed statement\n",
    "code_preview": "class Fibonacci;\n    static int cache[int];  // Associative array for memoization\n\n    static function int calculate(int n);\n        if (cache.exists(n))\n            return cache[n];\n\n        if (n <="
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 22,
    "filename": "SystemVerilog_Functions_and_Tasks_block_22",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_22.sv:2: syntax error\nI give up.\n",
    "code_preview": "// Import C function\nimport \"DPI-C\" function int c_add(input int a, input int b);\nimport \"DPI-C\" function void c_print_message(input string msg);\n\n// Export SystemVerilog function to C\nexport \"DPI-C\" "
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 23,
    "filename": "SystemVerilog_Functions_and_Tasks_block_23",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_23.sv:8: sorry: \"inside\" expressions not supported yet.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_23.sv:6: sorry: Constraint declarations not supported.\n",
    "code_preview": "class ConstrainedData;\n    rand bit [7:0] data;\n    rand bit [3:0] nibble;\n\n    // Constraint using function\n    constraint valid_data {\n        is_even(data);\n        nibble inside {[0:10]};\n    }\n\n "
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 24,
    "filename": "SystemVerilog_Functions_and_Tasks_block_24",
    "has_testbench": true,
    "compile_success": false,
    "compile_stdout": "",
    "compile_stderr": "extracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:4: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:4: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:5: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:5: error: data_cp doesn't name a type.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:7: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:7: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:8: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:8: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:9: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:12: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:13: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:13: error: cg doesn't name a type.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:14: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:16: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:17: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:17: error: data doesn't name a type.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:18: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:18: error: cg doesn't name a type.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:19: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:21: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:22: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:22: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:23: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:26: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:29: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:30: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:33: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:33: error: collector doesn't name a type.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:34: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:34: error: collector doesn't name a type.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:35: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:35: error: collector doesn't name a type.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:37: syntax error\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:37: error: Invalid class item.\nextracted_code/SystemVerilog_Functions_and_Tasks_block_24.sv:38: syntax error\nI give up.\n",
    "code_preview": "class CoverageCollector;\n    bit [7:0] data;\n\n    covergroup cg;\n        data_cp: coverpoint data {\n            bins low    = {[0:63]};\n            bins medium = {[64:127]};\n            bins high   = "
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 25,
    "filename": "SystemVerilog_Functions_and_Tasks_block_25",
    "has_testbench": true,
    "compile_success": true,
    "compile_stdout": "",
    "compile_stderr": "",
    "code_preview": "// Macro to generate getter/setter functions\n`define PROPERTY(type, name) \\\n    local type m_``name; \\\n    function void set_``name(type value); \\\n        m_``name = value; \\\n    endfunction \\\n    fun",
    "run_success": true,
    "run_stdout": "Timeout: 1000\nMode: fast\nEnable: 1\n",
    "run_stderr": ""
  },
  {
    "source_file": "SystemVerilog_Functions_and_Tasks.tex",
    "block_index": 26,
    "status": "skipped",
    "reason": "incomplete_module",
    "code_preview": "interface apb_if(input bit clk);\n    logic [31:0] paddr;\n    logic        psel;\n    logic        pen"
  }
]