<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-xilinx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-xilinx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Xilinx SPI controller driver (master mode only)</span>
<span class="cm"> *</span>
<span class="cm"> * Author: MontaVista Software, Inc.</span>
<span class="cm"> *	source@mvista.com</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010 Secret Lab Technologies, Ltd.</span>
<span class="cm"> * Copyright (c) 2009 Intel Corporation</span>
<span class="cm"> * 2002-2007 (c) MontaVista Software, Inc.</span>

<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi_bitbang.h&gt;</span>
<span class="cp">#include &lt;linux/spi/xilinx_spi.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#define XILINX_SPI_NAME &quot;xilinx_spi&quot;</span>

<span class="cm">/* Register definitions as per &quot;OPB Serial Peripheral Interface (SPI) (v1.00e)</span>
<span class="cm"> * Product Specification&quot;, DS464</span>
<span class="cm"> */</span>
<span class="cp">#define XSPI_CR_OFFSET		0x60	</span><span class="cm">/* Control Register */</span><span class="cp"></span>

<span class="cp">#define XSPI_CR_ENABLE		0x02</span>
<span class="cp">#define XSPI_CR_MASTER_MODE	0x04</span>
<span class="cp">#define XSPI_CR_CPOL		0x08</span>
<span class="cp">#define XSPI_CR_CPHA		0x10</span>
<span class="cp">#define XSPI_CR_MODE_MASK	(XSPI_CR_CPHA | XSPI_CR_CPOL)</span>
<span class="cp">#define XSPI_CR_TXFIFO_RESET	0x20</span>
<span class="cp">#define XSPI_CR_RXFIFO_RESET	0x40</span>
<span class="cp">#define XSPI_CR_MANUAL_SSELECT	0x80</span>
<span class="cp">#define XSPI_CR_TRANS_INHIBIT	0x100</span>
<span class="cp">#define XSPI_CR_LSB_FIRST	0x200</span>

<span class="cp">#define XSPI_SR_OFFSET		0x64	</span><span class="cm">/* Status Register */</span><span class="cp"></span>

<span class="cp">#define XSPI_SR_RX_EMPTY_MASK	0x01	</span><span class="cm">/* Receive FIFO is empty */</span><span class="cp"></span>
<span class="cp">#define XSPI_SR_RX_FULL_MASK	0x02	</span><span class="cm">/* Receive FIFO is full */</span><span class="cp"></span>
<span class="cp">#define XSPI_SR_TX_EMPTY_MASK	0x04	</span><span class="cm">/* Transmit FIFO is empty */</span><span class="cp"></span>
<span class="cp">#define XSPI_SR_TX_FULL_MASK	0x08	</span><span class="cm">/* Transmit FIFO is full */</span><span class="cp"></span>
<span class="cp">#define XSPI_SR_MODE_FAULT_MASK	0x10	</span><span class="cm">/* Mode fault error */</span><span class="cp"></span>

<span class="cp">#define XSPI_TXD_OFFSET		0x68	</span><span class="cm">/* Data Transmit Register */</span><span class="cp"></span>
<span class="cp">#define XSPI_RXD_OFFSET		0x6c	</span><span class="cm">/* Data Receive Register */</span><span class="cp"></span>

<span class="cp">#define XSPI_SSR_OFFSET		0x70	</span><span class="cm">/* 32-bit Slave Select Register */</span><span class="cp"></span>

<span class="cm">/* Register definitions as per &quot;OPB IPIF (v3.01c) Product Specification&quot;, DS414</span>
<span class="cm"> * IPIF registers are 32 bit</span>
<span class="cm"> */</span>
<span class="cp">#define XIPIF_V123B_DGIER_OFFSET	0x1c	</span><span class="cm">/* IPIF global int enable reg */</span><span class="cp"></span>
<span class="cp">#define XIPIF_V123B_GINTR_ENABLE	0x80000000</span>

<span class="cp">#define XIPIF_V123B_IISR_OFFSET		0x20	</span><span class="cm">/* IPIF interrupt status reg */</span><span class="cp"></span>
<span class="cp">#define XIPIF_V123B_IIER_OFFSET		0x28	</span><span class="cm">/* IPIF interrupt enable reg */</span><span class="cp"></span>

<span class="cp">#define XSPI_INTR_MODE_FAULT		0x01	</span><span class="cm">/* Mode fault error */</span><span class="cp"></span>
<span class="cp">#define XSPI_INTR_SLAVE_MODE_FAULT	0x02	</span><span class="cm">/* Selected as slave while</span>
<span class="cm">						 * disabled */</span><span class="cp"></span>
<span class="cp">#define XSPI_INTR_TX_EMPTY		0x04	</span><span class="cm">/* TxFIFO is empty */</span><span class="cp"></span>
<span class="cp">#define XSPI_INTR_TX_UNDERRUN		0x08	</span><span class="cm">/* TxFIFO was underrun */</span><span class="cp"></span>
<span class="cp">#define XSPI_INTR_RX_FULL		0x10	</span><span class="cm">/* RxFIFO is full */</span><span class="cp"></span>
<span class="cp">#define XSPI_INTR_RX_OVERRUN		0x20	</span><span class="cm">/* RxFIFO was overrun */</span><span class="cp"></span>
<span class="cp">#define XSPI_INTR_TX_HALF_EMPTY		0x40	</span><span class="cm">/* TxFIFO is half empty */</span><span class="cp"></span>

<span class="cp">#define XIPIF_V123B_RESETR_OFFSET	0x40	</span><span class="cm">/* IPIF reset register */</span><span class="cp"></span>
<span class="cp">#define XIPIF_V123B_RESET_MASK		0x0a	</span><span class="cm">/* the value to write */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="p">{</span>
	<span class="cm">/* bitbang has to be first */</span>
	<span class="k">struct</span> <span class="n">spi_bitbang</span> <span class="n">bitbang</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">done</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">mem</span><span class="p">;</span> <span class="cm">/* phys mem */</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">regs</span><span class="p">;</span>	<span class="cm">/* virt. address of the control registers */</span>

	<span class="n">u32</span>		<span class="n">irq</span><span class="p">;</span>

	<span class="n">u8</span> <span class="o">*</span><span class="n">rx_ptr</span><span class="p">;</span>		<span class="cm">/* pointer in the Tx buffer */</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tx_ptr</span><span class="p">;</span>	<span class="cm">/* pointer in the Rx buffer */</span>
	<span class="kt">int</span> <span class="n">remaining_bytes</span><span class="p">;</span>	<span class="cm">/* the number of bytes left to transfer */</span>
	<span class="n">u8</span> <span class="n">bits_per_word</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">read_fn</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_fn</span><span class="p">)</span> <span class="p">(</span><span class="n">u32</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">tx_fn</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">rx_fn</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_write32</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">xspi_read32</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_write32_be</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32be</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">xspi_read32_be</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_tx8</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="o">*</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_TXD_OFFSET</span><span class="p">);</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_tx16</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span><span class="p">),</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_TXD_OFFSET</span><span class="p">);</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_tx32</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span><span class="p">),</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_TXD_OFFSET</span><span class="p">);</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_rx8</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_RXD_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_rx16</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_RXD_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span><span class="p">)</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_rx32</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_RXD_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span><span class="p">)</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xspi_init_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs_base</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="cm">/* Reset the SPI device */</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">XIPIF_V123B_RESET_MASK</span><span class="p">,</span>
		<span class="n">regs_base</span> <span class="o">+</span> <span class="n">XIPIF_V123B_RESETR_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Disable all the interrupts just in case */</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">regs_base</span> <span class="o">+</span> <span class="n">XIPIF_V123B_IIER_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Enable the global IPIF interrupt */</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">XIPIF_V123B_GINTR_ENABLE</span><span class="p">,</span>
		<span class="n">regs_base</span> <span class="o">+</span> <span class="n">XIPIF_V123B_DGIER_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Deselect the slave on the SPI bus */</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">regs_base</span> <span class="o">+</span> <span class="n">XSPI_SSR_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Disable the transmitter, enable Manual Slave Select Assertion,</span>
<span class="cm">	 * put SPI controller into master mode, and enable it */</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">XSPI_CR_TRANS_INHIBIT</span> <span class="o">|</span> <span class="n">XSPI_CR_MANUAL_SSELECT</span> <span class="o">|</span>
		<span class="n">XSPI_CR_MASTER_MODE</span> <span class="o">|</span> <span class="n">XSPI_CR_ENABLE</span> <span class="o">|</span> <span class="n">XSPI_CR_TXFIFO_RESET</span> <span class="o">|</span>
		<span class="n">XSPI_CR_RXFIFO_RESET</span><span class="p">,</span> <span class="n">regs_base</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_spi_chipselect</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_on</span> <span class="o">==</span> <span class="n">BITBANG_CS_INACTIVE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Deselect the slave on the SPI bus */</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_SSR_OFFSET</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">is_on</span> <span class="o">==</span> <span class="n">BITBANG_CS_ACTIVE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Set the SPI clock phase and polarity */</span>
		<span class="n">u16</span> <span class="n">cr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">)</span>
			 <span class="o">&amp;</span> <span class="o">~</span><span class="n">XSPI_CR_MODE_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">)</span>
			<span class="n">cr</span> <span class="o">|=</span> <span class="n">XSPI_CR_CPHA</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span>
			<span class="n">cr</span> <span class="o">|=</span> <span class="n">XSPI_CR_CPOL</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">);</span>

		<span class="cm">/* We do not check spi-&gt;max_speed_hz here as the SPI clock</span>
<span class="cm">		 * frequency is not software programmable (the IP block design</span>
<span class="cm">		 * parameter)</span>
<span class="cm">		 */</span>

		<span class="cm">/* Activate the chip select */</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mh">0x0001</span> <span class="o">&lt;&lt;</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">),</span>
			<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_SSR_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* spi_bitbang requires custom setup_transfer() to be defined if there is a</span>
<span class="cm"> * custom txrx_bufs(). We have nothing to setup here as the SPI IP block</span>
<span class="cm"> * supports 8 or 16 bits per word which cannot be changed in software.</span>
<span class="cm"> * SPI clock can&#39;t be changed in software either.</span>
<span class="cm"> * Check for correct bits per word. Chip select delay calculations could be</span>
<span class="cm"> * added here as soon as bitbang_work() can be made aware of the delay value.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xilinx_spi_setup_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">bits_per_word</span><span class="p">;</span>

	<span class="n">bits_per_word</span> <span class="o">=</span> <span class="p">(</span><span class="n">t</span> <span class="o">&amp;&amp;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">)</span>
			 <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">:</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">!=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s, unsupported bits_per_word=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">,</span> <span class="n">bits_per_word</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xilinx_spi_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* always return 0, we can not check the number of bits.</span>
<span class="cm">	 * There are cases when SPI setup is called before any driver is</span>
<span class="cm">	 * there, in that case the SPI core defaults to 8 bits, which we</span>
<span class="cm">	 * do not support in some cases. But if we return an error, the</span>
<span class="cm">	 * SPI device would not be registered and no driver can get hold of it</span>
<span class="cm">	 * When the driver is there, it will call SPI setup again with the</span>
<span class="cm">	 * correct number of bits per transfer.</span>
<span class="cm">	 * If a driver setups with the wrong bit number, it will fail when</span>
<span class="cm">	 * it tries to do a transfer</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_spi_fill_tx_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">sr</span><span class="p">;</span>

	<span class="cm">/* Fill the Tx FIFO with as many bytes as possible */</span>
	<span class="n">sr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_SR_OFFSET</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">XSPI_SR_TX_FULL_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">remaining_bytes</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span><span class="p">)</span>
			<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_fn</span><span class="p">(</span><span class="n">xspi</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_TXD_OFFSET</span><span class="p">);</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">remaining_bytes</span> <span class="o">-=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">sr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_SR_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xilinx_spi_txrx_bufs</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ipif_ier</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cr</span><span class="p">;</span>

	<span class="cm">/* We get here with transmitter inhibited */</span>

	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_ptr</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">;</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_ptr</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">remaining_bytes</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="n">INIT_COMPLETION</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="n">xilinx_spi_fill_tx_fifo</span><span class="p">(</span><span class="n">xspi</span><span class="p">);</span>

	<span class="cm">/* Enable the transmit empty interrupt, which we use to determine</span>
<span class="cm">	 * progress on the transmission.</span>
<span class="cm">	 */</span>
	<span class="n">ipif_ier</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XIPIF_V123B_IIER_OFFSET</span><span class="p">);</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">ipif_ier</span> <span class="o">|</span> <span class="n">XSPI_INTR_TX_EMPTY</span><span class="p">,</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XIPIF_V123B_IIER_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Start the transfer by not inhibiting the transmitter any longer */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="n">XSPI_CR_TRANS_INHIBIT</span><span class="p">;</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">);</span>

	<span class="n">wait_for_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="cm">/* Disable the transmit empty interrupt */</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">ipif_ier</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XIPIF_V123B_IIER_OFFSET</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">remaining_bytes</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* This driver supports single master mode only. Hence Tx FIFO Empty</span>
<span class="cm"> * is the only interrupt we care about.</span>
<span class="cm"> * Receive FIFO Overrun, Transmit FIFO Underrun, Mode Fault, and Slave Mode</span>
<span class="cm"> * Fault are not to happen.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">xilinx_spi_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ipif_isr</span><span class="p">;</span>

	<span class="cm">/* Get the IPIF interrupts, and clear them immediately */</span>
	<span class="n">ipif_isr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XIPIF_V123B_IISR_OFFSET</span><span class="p">);</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">ipif_isr</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XIPIF_V123B_IISR_OFFSET</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ipif_isr</span> <span class="o">&amp;</span> <span class="n">XSPI_INTR_TX_EMPTY</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* Transmission completed */</span>
		<span class="n">u16</span> <span class="n">cr</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">sr</span><span class="p">;</span>

		<span class="cm">/* A transmit has just completed. Process received data and</span>
<span class="cm">		 * check for more data to transmit. Always inhibit the</span>
<span class="cm">		 * transmitter while the Isr refills the transmit register/FIFO,</span>
<span class="cm">		 * or make sure it is stopped if we&#39;re done.</span>
<span class="cm">		 */</span>
		<span class="n">cr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">);</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">cr</span> <span class="o">|</span> <span class="n">XSPI_CR_TRANS_INHIBIT</span><span class="p">,</span>
			<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">);</span>

		<span class="cm">/* Read out all the data from the Rx FIFO */</span>
		<span class="n">sr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_SR_OFFSET</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">XSPI_SR_RX_EMPTY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_fn</span><span class="p">(</span><span class="n">xspi</span><span class="p">);</span>
			<span class="n">sr</span> <span class="o">=</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_SR_OFFSET</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* See if there is more data to send */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">remaining_bytes</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">xilinx_spi_fill_tx_fifo</span><span class="p">(</span><span class="n">xspi</span><span class="p">);</span>
			<span class="cm">/* Start the transfer by not inhibiting the</span>
<span class="cm">			 * transmitter any longer</span>
<span class="cm">			 */</span>
			<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XSPI_CR_OFFSET</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* No more data to send.</span>
<span class="cm">			 * Indicate the transfer is completed.</span>
<span class="cm">			 */</span>
			<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">xilinx_spi_of_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,xps-spi-2.00.a&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,xps-spi-2.00.b&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">xilinx_spi_of_match</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="nf">xilinx_spi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">irq</span><span class="p">,</span> <span class="n">s16</span> <span class="n">bus_num</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num_cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">little_endian</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bits_per_word</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xilinx_spi</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">master</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* the spi-&gt;mode bits understood by this driver: */</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">mode_bits</span> <span class="o">=</span> <span class="n">SPI_CPOL</span> <span class="o">|</span> <span class="n">SPI_CPHA</span><span class="p">;</span>

	<span class="n">xspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">chipselect</span> <span class="o">=</span> <span class="n">xilinx_spi_chipselect</span><span class="p">;</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">setup_transfer</span> <span class="o">=</span> <span class="n">xilinx_spi_setup_transfer</span><span class="p">;</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">txrx_bufs</span> <span class="o">=</span> <span class="n">xilinx_spi_txrx_bufs</span><span class="p">;</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">xilinx_spi_setup</span><span class="p">;</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">),</span>
		<span class="n">XILINX_SPI_NAME</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">put_master</span><span class="p">;</span>

	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap failure</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">map_failed</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">bus_num</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="n">num_cs</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">of_node</span><span class="p">;</span>

	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">mem</span> <span class="o">=</span> <span class="o">*</span><span class="n">mem</span><span class="p">;</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">little_endian</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span> <span class="o">=</span> <span class="n">xspi_read32</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span> <span class="o">=</span> <span class="n">xspi_write32</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">read_fn</span> <span class="o">=</span> <span class="n">xspi_read32_be</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">write_fn</span> <span class="o">=</span> <span class="n">xspi_write32_be</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">bits_per_word</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_fn</span> <span class="o">=</span> <span class="n">xspi_tx8</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_fn</span> <span class="o">=</span> <span class="n">xspi_rx8</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_fn</span> <span class="o">=</span> <span class="n">xspi_tx16</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_fn</span> <span class="o">=</span> <span class="n">xspi_rx16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">tx_fn</span> <span class="o">=</span> <span class="n">xspi_tx32</span><span class="p">;</span>
		<span class="n">xspi</span><span class="o">-&gt;</span><span class="n">rx_fn</span> <span class="o">=</span> <span class="n">xspi_rx32</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">goto</span> <span class="n">unmap_io</span><span class="p">;</span>


	<span class="cm">/* SPI controller initializations */</span>
	<span class="n">xspi_init_hw</span><span class="p">(</span><span class="n">xspi</span><span class="p">);</span>

	<span class="cm">/* Register for SPI Interrupt */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">xilinx_spi_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">XILINX_SPI_NAME</span><span class="p">,</span> <span class="n">xspi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">unmap_io</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_bitbang_start</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;spi_bitbang_start FAILED</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">free_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;at 0x%08llX mapped to 0x%p, irq=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">xspi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">master</span><span class="p">;</span>

<span class="nl">free_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">xspi</span><span class="p">);</span>
<span class="nl">unmap_io:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">map_failed:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">));</span>
<span class="nl">put_master:</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">xilinx_spi_init</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">xilinx_spi_deinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xilinx_spi</span> <span class="o">*</span><span class="n">xspi</span><span class="p">;</span>

	<span class="n">xspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">spi_bitbang_stop</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">xspi</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>

	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">));</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">xspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">xilinx_spi_deinit</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">xilinx_spi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xspi_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">num_cs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">little_endian</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bits_per_word</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">num_cs</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">;</span>
		<span class="n">little_endian</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">little_endian</span><span class="p">;</span>
		<span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">prop</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>

		<span class="cm">/* number of slave select bits is required */</span>
		<span class="n">prop</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;xlnx,num-ss-bits&quot;</span><span class="p">,</span>
				       <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prop</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">&gt;=</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">prop</span><span class="p">))</span>
			<span class="n">num_cs</span> <span class="o">=</span> <span class="n">__be32_to_cpup</span><span class="p">(</span><span class="n">prop</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">num_cs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Missing slave select configuration data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">xilinx_spi_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">num_cs</span><span class="p">,</span>
				 <span class="n">little_endian</span><span class="p">,</span> <span class="n">bits_per_word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">master</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_devices</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">spi_new_device</span><span class="p">(</span><span class="n">master</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">devices</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">master</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">xilinx_spi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xilinx_spi_deinit</span><span class="p">(</span><span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* work with hotplug and coldplug */</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:&quot;</span> <span class="n">XILINX_SPI_NAME</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">xilinx_spi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">xilinx_spi_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">xilinx_spi_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">XILINX_SPI_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">xilinx_spi_of_match</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">xilinx_spi_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;MontaVista Software, Inc. &lt;source@mvista.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Xilinx SPI driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
