git clone --depth 1 --no-tags https://github.com/PiRho60/ece241.git f:/verilog_sva_gh_scraper/data/full_repos/559055390
git clone --depth 1 --no-tags https://github.com/lucamabate/test.git f:/verilog_sva_gh_scraper/data/full_repos/560860759
git clone --depth 1 --no-tags https://github.com/itmr1/Mars_Rover_Group23.git f:/verilog_sva_gh_scraper/data/full_repos/561925828
git clone --depth 1 --no-tags https://github.com/Ivan-Osadchy/adc_diag.git f:/verilog_sva_gh_scraper/data/full_repos/561877860
git clone --depth 1 --no-tags https://github.com/JiDuQiu/one_of_two_selector.git f:/verilog_sva_gh_scraper/data/full_repos/562068160
git clone --depth 1 --no-tags https://github.com/JiDuQiu/decoder_7.git f:/verilog_sva_gh_scraper/data/full_repos/562077854
git clone --depth 1 --no-tags https://github.com/saadbutt27/COAL-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/563060007
git clone --depth 1 --no-tags https://github.com/xadaemon/verilog-collection.git f:/verilog_sva_gh_scraper/data/full_repos/556111673
git clone --depth 1 --no-tags https://github.com/kingyeonsu/SoC_Step-Motor-Clock-System.git f:/verilog_sva_gh_scraper/data/full_repos/562677364
git clone --depth 1 --no-tags https://github.com/RabbitCabbage/RISCV-CPU-2022.git f:/verilog_sva_gh_scraper/data/full_repos/556155296
git clone --depth 1 --no-tags https://github.com/D4ni1a/FPGA-piano.git f:/verilog_sva_gh_scraper/data/full_repos/561974043
git clone --depth 1 --no-tags https://github.com/JiDuQiu/nand_gate.git f:/verilog_sva_gh_scraper/data/full_repos/562018712
git clone --depth 1 --no-tags https://github.com/mkrxp123/DSD_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/562968017
git clone --depth 1 --no-tags https://github.com/josh-merwin/hvcc_Project1.git f:/verilog_sva_gh_scraper/data/full_repos/560861704
git clone --depth 1 --no-tags https://github.com/AshokSingla/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/560891450
git clone --depth 1 --no-tags https://github.com/Aliiiw/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/561665455
git clone --depth 1 --no-tags https://github.com/jithin4474/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/562367501
git clone --depth 1 --no-tags https://github.com/omerfarukcelik/EECS2021-verilog-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/561088339
git clone --depth 1 --no-tags https://github.com/tomsunhc/EC-311-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/561541831
git clone --depth 1 --no-tags https://github.com/rad68/uart.git f:/verilog_sva_gh_scraper/data/full_repos/556480876
git clone --depth 1 --no-tags https://github.com/InstallB/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/556291189
git clone --depth 1 --no-tags https://github.com/serferre2004/FROGGER_GRUPO1.git f:/verilog_sva_gh_scraper/data/full_repos/558963394
git clone --depth 1 --no-tags https://github.com/XingBigSheng/computer-system.git f:/verilog_sva_gh_scraper/data/full_repos/559190421
git clone --depth 1 --no-tags https://github.com/tjmihevc/mvcc-demo.git f:/verilog_sva_gh_scraper/data/full_repos/558969778
git clone --depth 1 --no-tags https://github.com/satvikjain5/dsd.git f:/verilog_sva_gh_scraper/data/full_repos/557976236
git clone --depth 1 --no-tags https://github.com/zli87/openMPW_mytest.git f:/verilog_sva_gh_scraper/data/full_repos/558214706
git clone --depth 1 --no-tags https://github.com/DmytroMachkovskyi/AP_Labs_DK02.git f:/verilog_sva_gh_scraper/data/full_repos/557482137
git clone --depth 1 --no-tags https://github.com/fpfrimer/ula_vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/559320584
git clone --depth 1 --no-tags https://github.com/Celve/resin.git f:/verilog_sva_gh_scraper/data/full_repos/559566280
git clone --depth 1 --no-tags https://github.com/avamirm/Computer-Architecture-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/559583019
git clone --depth 1 --no-tags https://github.com/UnstoppableFish/rs232.git f:/verilog_sva_gh_scraper/data/full_repos/559745748
git clone --depth 1 --no-tags https://github.com/091402/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/559645140
git clone --depth 1 --no-tags https://github.com/Avinsal/dsdlab.git f:/verilog_sva_gh_scraper/data/full_repos/559784747
git clone --depth 1 --no-tags https://github.com/LeilaSuljevic/mvcc-demo.git f:/verilog_sva_gh_scraper/data/full_repos/558969706
git clone --depth 1 --no-tags https://github.com/yesyesyes2021/ComputerSystem_Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/558899810
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/Barrel-Shifter-8-bit.git f:/verilog_sva_gh_scraper/data/full_repos/558447969
git clone --depth 1 --no-tags https://github.com/GullinoAgus/Calculadora-FPGA-E3.git f:/verilog_sva_gh_scraper/data/full_repos/558589073
git clone --depth 1 --no-tags https://github.com/abhinav-trpth/TLC_at.git f:/verilog_sva_gh_scraper/data/full_repos/558203615
git clone --depth 1 --no-tags https://github.com/avamirm/Digital-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/559618925
git clone --depth 1 --no-tags https://github.com/juanma-gil/FPGA-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/562282029
git clone --depth 1 --no-tags https://github.com/craje92/chip_design.git f:/verilog_sva_gh_scraper/data/full_repos/559022144
git clone --depth 1 --no-tags https://github.com/John-Steve-C/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/559215099
git clone --depth 1 --no-tags https://github.com/xu842251462/EC551_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/561502945
git clone --depth 1 --no-tags https://github.com/aashish-tiwary/openFaSoC.git f:/verilog_sva_gh_scraper/data/full_repos/562045329
git clone --depth 1 --no-tags https://github.com/JiDuQiu/state_machine_tri.git f:/verilog_sva_gh_scraper/data/full_repos/562186091
git clone --depth 1 --no-tags https://github.com/bladerunner3201/logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/559854649
git clone --depth 1 --no-tags https://github.com/JustfortehLulz/LED-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/560685988
git clone --depth 1 --no-tags https://github.com/PranavaM1102/Systolic-array-Multilier-using_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/563264002
git clone --depth 1 --no-tags https://github.com/EropRHu4/UART.git f:/verilog_sva_gh_scraper/data/full_repos/560455724
git clone --depth 1 --no-tags https://github.com/jeffdi/new_project.git f:/verilog_sva_gh_scraper/data/full_repos/560863921
git clone --depth 1 --no-tags https://github.com/noemiabril/Genesis_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/559704414
git clone --depth 1 --no-tags https://github.com/dinuransika/CO503---Advanced-Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/558239874
git clone --depth 1 --no-tags https://github.com/peitsan/fpga2022.git f:/verilog_sva_gh_scraper/data/full_repos/563124890
git clone --depth 1 --no-tags https://github.com/ldu0893/FPGAAudio.git f:/verilog_sva_gh_scraper/data/full_repos/563161641
git clone --depth 1 --no-tags https://github.com/jotagenazar/Elevador-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/563514530
git clone --depth 1 --no-tags https://github.com/wiwinhartini/spwm_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/556074035
git clone --depth 1 --no-tags https://github.com/nobumacsuzuki/DE0CV_StateMachine.git f:/verilog_sva_gh_scraper/data/full_repos/559724558
git clone --depth 1 --no-tags https://github.com/jiaxinbingan/FPGA_frequ_meter.git f:/verilog_sva_gh_scraper/data/full_repos/559470506
git clone --depth 1 --no-tags https://github.com/patel-soham/pattern-detector-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/559652596
git clone --depth 1 --no-tags https://github.com/jshaker000/SAP2.git f:/verilog_sva_gh_scraper/data/full_repos/559444626
git clone --depth 1 --no-tags https://github.com/Jianglai-0023/CPU_Azure.git f:/verilog_sva_gh_scraper/data/full_repos/559749613
git clone --depth 1 --no-tags https://github.com/quswarabid/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/558295162
git clone --depth 1 --no-tags https://github.com/LKYcamel/FPGA_FM.git f:/verilog_sva_gh_scraper/data/full_repos/558355290
git clone --depth 1 --no-tags https://github.com/denisb01/8-Bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/557364219
git clone --depth 1 --no-tags https://github.com/MoazHassan2022/Adders-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/560150420
git clone --depth 1 --no-tags https://github.com/mguthaus/openram_testchip_gf.git f:/verilog_sva_gh_scraper/data/full_repos/561838189
git clone --depth 1 --no-tags https://github.com/AliBadry/FFT_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/561950322
git clone --depth 1 --no-tags https://github.com/shawndwilkinson/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/562582435
git clone --depth 1 --no-tags https://github.com/chain-smok/11.6-nor.git f:/verilog_sva_gh_scraper/data/full_repos/562402594
git clone --depth 1 --no-tags https://github.com/01fe20bec426/APB-TO-GPIO.git f:/verilog_sva_gh_scraper/data/full_repos/562458359
git clone --depth 1 --no-tags https://github.com/JiDuQiu/count-4bit.git f:/verilog_sva_gh_scraper/data/full_repos/562012046
git clone --depth 1 --no-tags https://github.com/LuisFern873/Lab06.git f:/verilog_sva_gh_scraper/data/full_repos/562019172
git clone --depth 1 --no-tags https://github.com/ericlewis/openFPGA-SPI_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/556263634
git clone --depth 1 --no-tags https://github.com/Kanchan555/HAproject.git f:/verilog_sva_gh_scraper/data/full_repos/559243311
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SLL_32.git f:/verilog_sva_gh_scraper/data/full_repos/559048920
git clone --depth 1 --no-tags https://github.com/q-datum/Single-Cycle-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/557989206
git clone --depth 1 --no-tags https://github.com/ayushavi1/8-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/558948297
git clone --depth 1 --no-tags https://github.com/zheqis12138/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/558247919
git clone --depth 1 --no-tags https://github.com/fshalha/8-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/558222669
git clone --depth 1 --no-tags https://github.com/Mikaburrie/Project287.git f:/verilog_sva_gh_scraper/data/full_repos/558049238
git clone --depth 1 --no-tags https://github.com/Suriya2882002/practice-programs.git f:/verilog_sva_gh_scraper/data/full_repos/558335429
git clone --depth 1 --no-tags https://github.com/monasaghafi/AdderSubtractorCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/559962692
git clone --depth 1 --no-tags https://github.com/edrichv/viper-project.git f:/verilog_sva_gh_scraper/data/full_repos/557523801
git clone --depth 1 --no-tags https://github.com/relyt871/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/556301016
git clone --depth 1 --no-tags https://github.com/HALxmont/MixPix_caravan.git f:/verilog_sva_gh_scraper/data/full_repos/557466782
git clone --depth 1 --no-tags https://github.com/zxc12523/computer-architecture-hw2.git f:/verilog_sva_gh_scraper/data/full_repos/557648038
git clone --depth 1 --no-tags https://github.com/usman479/COAL-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/560254219
git clone --depth 1 --no-tags https://github.com/TomZanna/ieee-fpm.git f:/verilog_sva_gh_scraper/data/full_repos/560480382
git clone --depth 1 --no-tags https://github.com/Prekaso/CECS-361.git f:/verilog_sva_gh_scraper/data/full_repos/561616588
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/digital_design_ip.git f:/verilog_sva_gh_scraper/data/full_repos/563138945
git clone --depth 1 --no-tags https://github.com/Suriya2882002/Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/563255750
git clone --depth 1 --no-tags https://github.com/mariamussama/Arch_Project1.git f:/verilog_sva_gh_scraper/data/full_repos/560650240
git clone --depth 1 --no-tags https://github.com/CurryTech12/Logic-Gates.git f:/verilog_sva_gh_scraper/data/full_repos/562243130
git clone --depth 1 --no-tags https://github.com/JiDuQiu/UART_RXer.git f:/verilog_sva_gh_scraper/data/full_repos/562386617
git clone --depth 1 --no-tags https://github.com/chain-smok/xortest.git f:/verilog_sva_gh_scraper/data/full_repos/561236560
git clone --depth 1 --no-tags https://github.com/muttasohith/AHBAPB.git f:/verilog_sva_gh_scraper/data/full_repos/562572787
git clone --depth 1 --no-tags https://github.com/arabusov/study-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/562630411
git clone --depth 1 --no-tags https://github.com/xc720/Synthesisable-MIPS-Compatible-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/563555557
git clone --depth 1 --no-tags https://github.com/hemakongi/IRPTeam-5.git f:/verilog_sva_gh_scraper/data/full_repos/562707691
git clone --depth 1 --no-tags https://github.com/rokadvednt03/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/562077815
