library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity freq_clk is
	port(clk: in std_logic;
			clk_out: out std_logic);
end;

architecture bhv of freq_clk is
constant multiple: integer:=50000;
begin
process(clk) is
	variable cunt: integer range 0 to multiple-1;
	begin
	if clk'event and clk='1' then
		if(cunt<multiple/2) then
			clk_out<='0';
			cunt:=cunt+1;
		elsif(cunt<multiple-1) then
			clk_out<='1';
			cunt:=cunt+1;
		else
			cunt:=0;
		end if;
	end if;
end process;
end;