	component nios2_p4 is
		port (
			clk_clk       : in  std_logic                    := 'X';             -- clk
			hex_0_export  : out std_logic_vector(6 downto 0);                    -- export
			hex_1_export  : out std_logic_vector(6 downto 0);                    -- export
			hex_2_export  : out std_logic_vector(6 downto 0);                    -- export
			hex_3_export  : out std_logic_vector(6 downto 0);                    -- export
			hex_4_export  : out std_logic_vector(6 downto 0);                    -- export
			hex_5_export  : out std_logic_vector(6 downto 0);                    -- export
			reset_reset_n : in  std_logic                    := 'X';             -- reset_n
			switch_export : in  std_logic_vector(1 downto 0) := (others => 'X')  -- export
		);
	end component nios2_p4;

