-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                lb3314@EEWS104A-019                                 
-- Generated date:              Tue Mar 24 18:46:55 +0000 2015                      

Solution Settings: edge.v9
  Current state: extract
  Project: edge_detect
  
  Design Input Files Specified
    $PROJECT_HOME/edge.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/edge.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/edge.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.cpp
      $PROJECT_HOME/bmp_io.h
    $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /edge/core                          9       1          1            0  1          
    Design Total:                       9       1          1            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,2,1,10)                        11.000     11.000 1.320          1           1 
    mgc_add(12,0,11,0,12)                       13.228     13.228 1.436          1           1 
    mgc_and(11,2)                                8.028      8.028 0.263          1           1 
    mgc_mux(11,1,2)                             10.114     10.114 0.369          1           0 
    mgc_not(1)                                   0.000      0.000 0.000          0           1 
    mgc_not(10)                                  0.000      0.000 0.000          0           1 
    mgc_not(3)                                   0.000      0.000 0.000          0           1 
    mgc_or(8,2)                                  5.839      5.839 0.268          0           1 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(10,1,0,0,0,1,1)                  0.000      0.000 0.000          0           2 
    mgc_reg_pos(8,1,0,0,0,1,1)                   0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,90)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              38.094     38.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     42.4          38.1            38.1        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             42.4 (100%)   38.1 (100%)     38.1 (100%) 
      MUX:                10.1  (24%)    0.0             0.0        
      FUNC:               24.2  (57%)   24.2  (64%)     24.2  (64%) 
      LOGIC:               8.0  (19%)   13.9  (36%)     13.9  (36%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                             Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    ACC2:asn.itm                                 10         Y                  ACC2:asn.itm                                          
    regs.regs(1).sg1.sva                         10         Y                  regs.regs(1).sg1.sva                                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp            8         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp                    
    reg(vout:rsc:mgc_out_stdreg.d)#3.cse          1         Y                  reg(vout:rsc:mgc_out_stdreg.d)#3.cse                  
                                                                                                                                     
    Total:                                       29             29           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  3.2863420000000003
      Slack:      33.750695
      
      Path                                         Startpoint                      Endpoint                                   Delay  Slack   
      -------------------------------------------- ------------------------------- ------------------------------------------ ------ -------
      1                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)   3.2863 33.7507 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1.itm                                                                             0.0000 0.0000  
        edge:core/ACC2:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC2:not.itm                                                                                                0.0000 0.0000  
        edge:core/conc#4                                                                                                      0.0000 0.0000  
        edge:core/conc#4.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1                                                                                  0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1.itm                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:not                   mgc_not_3                                                                  0.0000 1.6985  
        edge:core/FRAME:if#1:not.itm                                                                                          0.0000 1.6985  
        edge:core/FRAME:if#1:exs                                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:exs.itm                                                                                          0.0000 1.6985  
        edge:core/conc                                                                                                        0.0000 1.6985  
        edge:core/conc.itm                                                                                                    0.0000 1.6985  
        edge:core/FRAME:if#1:acc                   mgc_add_10_0_2_1_10                                                        1.3200 3.0185  
        edge:core/FRAME:if#1:acc.itm                                                                                          0.0000 3.0185  
        edge:core/FRAME:slc#2                                                                                                 0.0000 3.0185  
        edge:core/FRAME:slc#2.mdf.sva                                                                                         0.0000 3.0185  
        edge:core/FRAME:exs#5                                                                                                 0.0000 3.0185  
        edge:core/FRAME:exs#5.itm                                                                                             0.0000 3.0185  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 3.2863  
        edge:core/FRAME:or.itm                                                                                                0.0000 3.2863  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 3.2863  
                                                                                                                                             
      2                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)   3.2863 33.7507 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1.itm                                                                             0.0000 0.0000  
        edge:core/ACC2:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC2:not.itm                                                                                                0.0000 0.0000  
        edge:core/conc#4                                                                                                      0.0000 0.0000  
        edge:core/conc#4.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva)                                                                                       0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva).itm                                                                                   0.0000 1.4360  
        edge:core/not                              mgc_not_1                                                                  0.0000 1.4360  
        edge:core/not.itm                                                                                                     0.0000 1.4360  
        edge:core/FRAME:exs#4                                                                                                 0.0000 1.4360  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1                                                                                  0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1.itm                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:not                   mgc_not_3                                                                  0.0000 1.6985  
        edge:core/FRAME:if#1:not.itm                                                                                          0.0000 1.6985  
        edge:core/FRAME:if#1:exs                                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:exs.itm                                                                                          0.0000 1.6985  
        edge:core/conc                                                                                                        0.0000 1.6985  
        edge:core/conc.itm                                                                                                    0.0000 1.6985  
        edge:core/FRAME:if#1:acc                   mgc_add_10_0_2_1_10                                                        1.3200 3.0185  
        edge:core/FRAME:if#1:acc.itm                                                                                          0.0000 3.0185  
        edge:core/FRAME:slc#2                                                                                                 0.0000 3.0185  
        edge:core/FRAME:slc#2.mdf.sva                                                                                         0.0000 3.0185  
        edge:core/FRAME:exs#5                                                                                                 0.0000 3.0185  
        edge:core/FRAME:exs#5.itm                                                                                             0.0000 3.0185  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 3.2863  
        edge:core/FRAME:or.itm                                                                                                0.0000 3.2863  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 3.2863  
                                                                                                                                             
      3                                            edge:core/reg(ACC2:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d)   3.2863 33.7507 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/reg(ACC2:asn.itm)                mgc_reg_pos_10_1_0_0_0_1_1                                                 0.0000 0.0000  
        edge:core/ACC2:asn.itm                                                                                                0.0000 0.0000  
        edge:core/conc#5                                                                                                      0.0000 0.0000  
        edge:core/conc#5.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva)                                                                                       0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva).itm                                                                                   0.0000 1.4360  
        edge:core/not                              mgc_not_1                                                                  0.0000 1.4360  
        edge:core/not.itm                                                                                                     0.0000 1.4360  
        edge:core/FRAME:exs#4                                                                                                 0.0000 1.4360  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1                                                                                  0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1.itm                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:not                   mgc_not_3                                                                  0.0000 1.6985  
        edge:core/FRAME:if#1:not.itm                                                                                          0.0000 1.6985  
        edge:core/FRAME:if#1:exs                                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:exs.itm                                                                                          0.0000 1.6985  
        edge:core/conc                                                                                                        0.0000 1.6985  
        edge:core/conc.itm                                                                                                    0.0000 1.6985  
        edge:core/FRAME:if#1:acc                   mgc_add_10_0_2_1_10                                                        1.3200 3.0185  
        edge:core/FRAME:if#1:acc.itm                                                                                          0.0000 3.0185  
        edge:core/FRAME:slc#2                                                                                                 0.0000 3.0185  
        edge:core/FRAME:slc#2.mdf.sva                                                                                         0.0000 3.0185  
        edge:core/FRAME:exs#5                                                                                                 0.0000 3.0185  
        edge:core/FRAME:exs#5.itm                                                                                             0.0000 3.0185  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 3.2863  
        edge:core/FRAME:or.itm                                                                                                0.0000 3.2863  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 3.2863  
                                                                                                                                             
      4                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)#3 3.0185 34.0186 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1.itm                                                                             0.0000 0.0000  
        edge:core/ACC2:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC2:not.itm                                                                                                0.0000 0.0000  
        edge:core/conc#4                                                                                                      0.0000 0.0000  
        edge:core/conc#4.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1                                                                                  0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1.itm                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:not                   mgc_not_3                                                                  0.0000 1.6985  
        edge:core/FRAME:if#1:not.itm                                                                                          0.0000 1.6985  
        edge:core/FRAME:if#1:exs                                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:exs.itm                                                                                          0.0000 1.6985  
        edge:core/conc                                                                                                        0.0000 1.6985  
        edge:core/conc.itm                                                                                                    0.0000 1.6985  
        edge:core/FRAME:if#1:acc                   mgc_add_10_0_2_1_10                                                        1.3200 3.0185  
        edge:core/FRAME:if#1:acc.itm                                                                                          0.0000 3.0185  
        edge:core/FRAME:slc#2                                                                                                 0.0000 3.0185  
        edge:core/FRAME:slc#2.mdf.sva                                                                                         0.0000 3.0185  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#3 mgc_reg_pos_1_1_0_0_0_1_1                                                  0.0000 3.0185  
                                                                                                                                             
      5                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)#3 3.0185 34.0186 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1.itm                                                                             0.0000 0.0000  
        edge:core/ACC2:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC2:not.itm                                                                                                0.0000 0.0000  
        edge:core/conc#4                                                                                                      0.0000 0.0000  
        edge:core/conc#4.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva)                                                                                       0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva).itm                                                                                   0.0000 1.4360  
        edge:core/not                              mgc_not_1                                                                  0.0000 1.4360  
        edge:core/not.itm                                                                                                     0.0000 1.4360  
        edge:core/FRAME:exs#4                                                                                                 0.0000 1.4360  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1                                                                                  0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1.itm                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:not                   mgc_not_3                                                                  0.0000 1.6985  
        edge:core/FRAME:if#1:not.itm                                                                                          0.0000 1.6985  
        edge:core/FRAME:if#1:exs                                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:exs.itm                                                                                          0.0000 1.6985  
        edge:core/conc                                                                                                        0.0000 1.6985  
        edge:core/conc.itm                                                                                                    0.0000 1.6985  
        edge:core/FRAME:if#1:acc                   mgc_add_10_0_2_1_10                                                        1.3200 3.0185  
        edge:core/FRAME:if#1:acc.itm                                                                                          0.0000 3.0185  
        edge:core/FRAME:slc#2                                                                                                 0.0000 3.0185  
        edge:core/FRAME:slc#2.mdf.sva                                                                                         0.0000 3.0185  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#3 mgc_reg_pos_1_1_0_0_0_1_1                                                  0.0000 3.0185  
                                                                                                                                             
      6                                            edge:core/reg(ACC2:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d)#3 3.0185 34.0186 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/reg(ACC2:asn.itm)                mgc_reg_pos_10_1_0_0_0_1_1                                                 0.0000 0.0000  
        edge:core/ACC2:asn.itm                                                                                                0.0000 0.0000  
        edge:core/conc#5                                                                                                      0.0000 0.0000  
        edge:core/conc#5.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva)                                                                                       0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva).itm                                                                                   0.0000 1.4360  
        edge:core/not                              mgc_not_1                                                                  0.0000 1.4360  
        edge:core/not.itm                                                                                                     0.0000 1.4360  
        edge:core/FRAME:exs#4                                                                                                 0.0000 1.4360  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1                                                                                  0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)#1.itm                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:not                   mgc_not_3                                                                  0.0000 1.6985  
        edge:core/FRAME:if#1:not.itm                                                                                          0.0000 1.6985  
        edge:core/FRAME:if#1:exs                                                                                              0.0000 1.6985  
        edge:core/FRAME:if#1:exs.itm                                                                                          0.0000 1.6985  
        edge:core/conc                                                                                                        0.0000 1.6985  
        edge:core/conc.itm                                                                                                    0.0000 1.6985  
        edge:core/FRAME:if#1:acc                   mgc_add_10_0_2_1_10                                                        1.3200 3.0185  
        edge:core/FRAME:if#1:acc.itm                                                                                          0.0000 3.0185  
        edge:core/FRAME:slc#2                                                                                                 0.0000 3.0185  
        edge:core/FRAME:slc#2.mdf.sva                                                                                         0.0000 3.0185  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#3 mgc_reg_pos_1_1_0_0_0_1_1                                                  0.0000 3.0185  
                                                                                                                                             
      7                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)   1.9663 35.0707 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1.itm                                                                             0.0000 0.0000  
        edge:core/ACC2:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC2:not.itm                                                                                                0.0000 0.0000  
        edge:core/conc#4                                                                                                      0.0000 0.0000  
        edge:core/conc#4.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)                                                                                    0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm).itm                                                                                0.0000 1.6985  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 1.9663  
        edge:core/FRAME:or.itm                                                                                                0.0000 1.9663  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 1.9663  
                                                                                                                                             
      8                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)   1.9663 35.0707 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1.itm                                                                             0.0000 0.0000  
        edge:core/ACC2:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC2:not.itm                                                                                                0.0000 0.0000  
        edge:core/conc#4                                                                                                      0.0000 0.0000  
        edge:core/conc#4.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva)                                                                                       0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva).itm                                                                                   0.0000 1.4360  
        edge:core/not                              mgc_not_1                                                                  0.0000 1.4360  
        edge:core/not.itm                                                                                                     0.0000 1.4360  
        edge:core/FRAME:exs#4                                                                                                 0.0000 1.4360  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)                                                                                    0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm).itm                                                                                0.0000 1.6985  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 1.9663  
        edge:core/FRAME:or.itm                                                                                                0.0000 1.9663  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 1.9663  
                                                                                                                                             
      9                                            edge:core/reg(ACC2:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d)   1.9663 35.0707 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/reg(ACC2:asn.itm)                mgc_reg_pos_10_1_0_0_0_1_1                                                 0.0000 0.0000  
        edge:core/ACC2:asn.itm                                                                                                0.0000 0.0000  
        edge:core/conc#5                                                                                                      0.0000 0.0000  
        edge:core/conc#5.itm                                                                                                  0.0000 0.0000  
        edge:core/ACC2:acc#5                       mgc_add_12_0_11_0_12                                                       1.4360 1.4360  
        edge:core/ACC2:acc#5.itm                                                                                              0.0000 1.4360  
        edge:core/ACC2:slc                                                                                                    0.0000 1.4360  
        edge:core/ACC2:acc.psp.sva                                                                                            0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva)                                                                                       0.0000 1.4360  
        edge:core/slc(ACC2:acc.psp.sva).itm                                                                                   0.0000 1.4360  
        edge:core/not                              mgc_not_1                                                                  0.0000 1.4360  
        edge:core/not.itm                                                                                                     0.0000 1.4360  
        edge:core/FRAME:exs#4                                                                                                 0.0000 1.4360  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 1.4360  
        edge:core/FRAME:and                        mgc_and_11_2                                                               0.2625 1.6985  
        edge:core/red#4.sg1.lpi#1.dfm                                                                                         0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm)                                                                                    0.0000 1.6985  
        edge:core/slc(red#4.sg1.lpi#1.dfm).itm                                                                                0.0000 1.6985  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 1.9663  
        edge:core/FRAME:or.itm                                                                                                0.0000 1.9663  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 1.9663  
                                                                                                                                             
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 37.037037
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port                            Slack (Delay) Messages 
      ------------------------------------------ ----------------------------- ------- ------- --------
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)#3 FRAME:slc#2.mdf.sva           33.7507  3.2863          
      edge:core/reg(ACC2:asn.itm)                regs.regs(1).sg1.sva          37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg1.sva)        SHIFT:if:else:else:if:slc.itm 37.0370  0.0000          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)   FRAME:or.itm                  33.7507  3.2863          
      edge                                       vout:rsc.z                    37.0370  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   12     1 
    -                   10     1 
    and                          
    -                    2     1 
    not                          
    -                   10     1 
    -                    3     1 
    -                    1     1 
    or                           
    -                    2     1 
    read_port                    
    -                   90     1 
    reg                          
    -                   10     2 
    -                    8     1 
    -                    1     1 
    write_port                   
    -                   30     1 
    
  End of Report
