

================================================================
== Vitis HLS Report for 'batchnorm_1'
================================================================
* Date:           Thu Aug 29 18:13:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      137|      137|  1.370 us|  1.370 us|  137|  137|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |      135|      135|        32|          1|          1|   105|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:27]   --->   Operation 36 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body" [vitis_test/nnet/core.cpp:27]   --->   Operation 37 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [vitis_test/nnet/core.cpp:27]   --->   Operation 38 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.81ns)   --->   "%icmp_ln27 = icmp_eq  i7 %i_7, i7 105" [vitis_test/nnet/core.cpp:27]   --->   Operation 40 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 105, i64 105, i64 105"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %i_7, i7 1" [vitis_test/nnet/core.cpp:27]   --->   Operation 42 'add' 'add_ln27' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.body.split, void %for.end" [vitis_test/nnet/core.cpp:27]   --->   Operation 43 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_7" [vitis_test/nnet/core.cpp:27]   --->   Operation 44 'zext' 'i_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i15 %input_r, i64 0, i64 %i_cast"   --->   Operation 45 'getelementptr' 'input_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%lhs = load i7 %input_addr"   --->   Operation 46 'load' 'lhs' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 105> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bn_moving_mean_1_V_addr = getelementptr i4 %bn_moving_mean_1_V, i64 0, i64 %i_cast"   --->   Operation 47 'getelementptr' 'bn_moving_mean_1_V_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.67ns)   --->   "%rhs = load i4 %bn_moving_mean_1_V_addr"   --->   Operation 48 'load' 'rhs' <Predicate = (!icmp_ln27)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %i" [vitis_test/nnet/core.cpp:27]   --->   Operation 49 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%lhs = load i7 %input_addr"   --->   Operation 50 'load' 'lhs' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 105> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i15 %lhs"   --->   Operation 51 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.67ns)   --->   "%rhs = load i4 %bn_moving_mean_1_V_addr"   --->   Operation 52 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i4 %rhs"   --->   Operation 53 'zext' 'zext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.84ns)   --->   "%ret_V_5 = sub i16 %zext_ln1348, i16 %zext_ln1348_2"   --->   Operation 54 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ret_V_5, i8 0"   --->   Operation 55 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [28/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 56 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.49>
ST_3 : Operation 57 [27/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 57 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 58 [26/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 58 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 59 [25/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 59 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 60 [24/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 60 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 61 [23/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 61 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 62 [22/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 62 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 63 [21/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 63 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 64 [20/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 64 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 65 [19/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 65 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 66 [18/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 66 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 67 [17/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 67 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 68 [16/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 68 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 69 [15/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 69 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 70 [14/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 70 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 71 [13/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 71 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 72 [12/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 72 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 73 [11/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 73 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 74 [10/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 74 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 75 [9/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 75 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 76 [8/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 76 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 77 [7/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 77 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 78 [6/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 78 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.49>
ST_25 : Operation 79 [5/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 79 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.49>
ST_26 : Operation 80 [4/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 80 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.49>
ST_27 : Operation 81 [3/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 81 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.49>
ST_28 : Operation 82 [2/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 82 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 83 [1/1] (0.00ns)   --->   "%bn_gamma_1_V_addr = getelementptr i9 %bn_gamma_1_V, i64 0, i64 %i_cast"   --->   Operation 83 'getelementptr' 'bn_gamma_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 84 [2/2] (0.67ns)   --->   "%r_V_6 = load i4 %bn_gamma_1_V_addr"   --->   Operation 84 'load' 'r_V_6' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>

State 29 <SV = 28> <Delay = 2.49>
ST_29 : Operation 85 [1/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_3, i24 0"   --->   Operation 85 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 86 [1/2] (0.67ns)   --->   "%r_V_6 = load i4 %bn_gamma_1_V_addr"   --->   Operation 86 'load' 'r_V_6' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_29 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln837 = zext i9 %r_V_6"   --->   Operation 87 'zext' 'zext_ln837' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 88 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln837 = mul i24 %r_V, i24 %zext_ln837"   --->   Operation 88 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 0.99>
ST_30 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln837 = mul i24 %r_V, i24 %zext_ln837"   --->   Operation 89 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 90 [1/1] (0.00ns)   --->   "%bn_beta_1_V_addr = getelementptr i7 %bn_beta_1_V, i64 0, i64 %i_cast"   --->   Operation 90 'getelementptr' 'bn_beta_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 91 [2/2] (0.67ns)   --->   "%rhs_4 = load i4 %bn_beta_1_V_addr"   --->   Operation 91 'load' 'rhs_4' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>

State 31 <SV = 30> <Delay = 1.32>
ST_31 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln837 = mul i24 %r_V, i24 %zext_ln837"   --->   Operation 92 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 93 [1/2] (0.67ns)   --->   "%rhs_4 = load i4 %bn_beta_1_V_addr"   --->   Operation 93 'load' 'rhs_4' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_31 : Operation 94 [1/1] (0.00ns)   --->   "%rhs_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %rhs_4, i8 0"   --->   Operation 94 'bitconcatenate' 'rhs_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i15 %rhs_5"   --->   Operation 95 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 96 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %mul_ln837, i24 %sext_ln1347"   --->   Operation 96 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [vitis_test/nnet/core.cpp:30]   --->   Operation 103 'ret' 'ret_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.88>
ST_32 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [vitis_test/nnet/core.cpp:27]   --->   Operation 97 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 98 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %mul_ln837, i24 %sext_ln1347"   --->   Operation 98 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 100 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64 0, i64 %i_cast" [vitis_test/nnet/core.cpp:28]   --->   Operation 100 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln28 = store i16 %trunc_ln, i7 %output_addr" [vitis_test/nnet/core.cpp:28]   --->   Operation 101 'store' 'store_ln28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 105> <RAM>
ST_32 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body" [vitis_test/nnet/core.cpp:27]   --->   Operation 102 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', vitis_test/nnet/core.cpp:27) on local variable 'i' [10]  (0 ns)
	'getelementptr' operation ('input_addr') [19]  (0 ns)
	'load' operation ('lhs') on array 'input_r' [20]  (1.24 ns)
	blocking operation 0.007 ns on control path)

 <State 2>: 3.58ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'input_r' [20]  (1.24 ns)
	'sub' operation ('ret.V') [25]  (0.842 ns)
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 3>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 4>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 5>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 6>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 7>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 8>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 9>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 10>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 11>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 12>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 13>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 14>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 15>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 16>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 17>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 18>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 19>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 20>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 21>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 22>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 23>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 24>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 25>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 26>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 27>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 28>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)

 <State 29>: 2.49ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [27]  (1.5 ns)
	'mul' operation of DSP[36] ('mul_ln837') [31]  (0.996 ns)

 <State 30>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('mul_ln837') [31]  (0.996 ns)

 <State 31>: 1.32ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'bn_beta_1_V' [33]  (0.677 ns)
	'add' operation of DSP[36] ('ret.V') [36]  (0.645 ns)

 <State 32>: 1.88ns
The critical path consists of the following:
	'add' operation of DSP[36] ('ret.V') [36]  (0.645 ns)
	'store' operation ('store_ln28', vitis_test/nnet/core.cpp:28) of variable 'trunc_ln' on array 'output_r' [39]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
