#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_001cb9a8 .scope module, "PISO_testBench" "PISO_testBench" 2 3;
 .timescale 0 0;
v008d0e90_0 .net "clk", 0 0, v001cbc88_0;  1 drivers
v008d0c80_0 .net "data_in", 7 0, v001cbce0_0;  1 drivers
v008d0910_0 .net "data_out", 0 0, v001c3a08_0;  1 drivers
v008d0d30_0 .net "load", 0 0, v008d3960_0;  1 drivers
v008d09c0_0 .net "reset", 0 0, v008d39b8_0;  1 drivers
v008d0de0_0 .net "sr_clk", 0 0, v008d3a10_0;  1 drivers
S_001cbbb8 .scope module, "aTester" "PISO_Tester" 2 13, 2 25 0, S_001cb9a8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sr_clk"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 8 "data_in"
    .port_info 4 /INPUT 1 "data_out"
    .port_info 5 /OUTPUT 1 "load"
P_008d6c20 .param/l "stimDelay" 0 2 30, +C4<00000000000000000000000000001010>;
v001cbc88_0 .var "clk", 0 0;
v001cbce0_0 .var "data_in", 7 0;
v008d3908_0 .net "data_out", 0 0, v001c3a08_0;  alias, 1 drivers
v008d3960_0 .var "load", 0 0;
v008d39b8_0 .var "reset", 0 0;
v008d3a10_0 .var "sr_clk", 0 0;
E_008d6ba8 .event posedge, v001cbc88_0;
S_001cd970 .scope module, "tx" "PISO" 2 10, 3 1 0, S_001cb9a8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sr_clk"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 8 "data_in"
    .port_info 4 /OUTPUT 1 "data_out"
    .port_info 5 /INPUT 1 "load"
v001cda40_0 .var "Q_out", 9 0;
v001cda98_0 .net "clk", 0 0, v001cbc88_0;  alias, 1 drivers
v001cdaf0_0 .net "data_in", 7 0, v001cbce0_0;  alias, 1 drivers
v001c3a08_0 .var "data_out", 0 0;
v001c3a60_0 .net "load", 0 0, v008d3960_0;  alias, 1 drivers
v001c3ab8_0 .var "ns_load", 0 0;
v001c3b10_0 .var "ps_load", 0 0;
v001c3b68_0 .net "reset", 0 0, v008d39b8_0;  alias, 1 drivers
v00900c20_0 .net "sr_clk", 0 0, v008d3a10_0;  alias, 1 drivers
    .scope S_001cd970;
T_0 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v001cda40_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_001cd970;
T_1 ;
    %wait E_008d6ba8;
    %load/vec4 v001c3b68_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 512, 0, 10;
    %assign/vec4 v001cda40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v001c3a60_0;
    %load/vec4 v001c3b10_0;
    %load/vec4 v001c3a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v001cda40_0, 4, 1;
    %load/vec4 v001cdaf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v001cda40_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v001cda40_0, 4, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00900c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v001cda40_0;
    %parti/s 1, 9, 5;
    %store/vec4 v001c3a08_0, 0, 1;
    %load/vec4 v001cda40_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %load/vec4 v001cda40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v001cda40_0, 4, 5;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v001c3ab8_0;
    %assign/vec4 v001c3b10_0, 0;
    %load/vec4 v001c3a60_0;
    %assign/vec4 v001c3ab8_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_001cbbb8;
T_2 ;
    %delay 5, 0;
    %load/vec4 v001cbc88_0;
    %inv;
    %store/vec4 v001cbc88_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_001cbbb8;
T_3 ;
    %vpi_call 2 38 "$monitor", "\011 %b ", v008d3908_0, v008d3a10_0, $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v001cbc88_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_001cbbb8;
T_4 ;
    %wait E_008d6ba8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d39b8_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008d39b8_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d39b8_0, 0;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v001cbce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3960_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3960_0, 0, 1;
    %pushi/vec4 201, 0, 8;
    %assign/vec4 v001cbce0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d3960_0, 0, 1;
    %delay 320, 0;
    %vpi_call 2 87 "$stop" {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_001cb9a8;
T_5 ;
    %vpi_call 2 19 "$dumpfile", "piso.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000001, S_001cd970 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "piso_testBench.v";
    "./PISO.v";
