/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p765v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 58243.100000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007346;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007138;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001694;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.768256, 0.781528, 0.796653, 0.817999, 0.846560" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004066 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.146033, 0.160781, 0.177586, 0.201302, 0.233038" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.264373, 0.279120, 0.295926, 0.319642, 0.351377" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.853618, 0.868365, 0.885170, 0.908887, 0.940623" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.853618" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.161584") ;
            }
            fall_power("scalar") {
                values ("0.129065") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.093545") ;
            }
            fall_power("scalar") {
                values ("0.121505") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.127564") ;
            }
            fall_power("scalar") {
                values ("0.125285") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006608") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001848 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.226227, 0.240000, 0.256803, 0.285908, 0.333066",\
              "0.214796, 0.228570, 0.245372, 0.274477, 0.321635",\
              "0.202061, 0.215835, 0.232638, 0.261742, 0.308901",\
              "0.183535, 0.197309, 0.214112, 0.243216, 0.290375",\
              "0.165204, 0.178978, 0.195781, 0.224885, 0.272044"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.226227, 0.240000, 0.256803, 0.285908, 0.333066",\
              "0.214796, 0.228570, 0.245372, 0.274477, 0.321635",\
              "0.202061, 0.215835, 0.232638, 0.261742, 0.308901",\
              "0.183535, 0.197309, 0.214112, 0.243216, 0.290375",\
              "0.165204, 0.178978, 0.195781, 0.224885, 0.272044"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124355, 0.118408, 0.110531, 0.099506, 0.084288",\
              "0.144487, 0.138541, 0.130664, 0.119639, 0.104421",\
              "0.167014, 0.161068, 0.153191, 0.142166, 0.126947",\
              "0.198956, 0.193009, 0.185133, 0.174107, 0.158889",\
              "0.242061, 0.236115, 0.228238, 0.217213, 0.201994"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.124355, 0.118408, 0.110531, 0.099506, 0.084288",\
              "0.144487, 0.138541, 0.130664, 0.119639, 0.104421",\
              "0.167014, 0.161068, 0.153191, 0.142166, 0.126947",\
              "0.198956, 0.193009, 0.185133, 0.174107, 0.158889",\
              "0.242061, 0.236115, 0.228238, 0.217213, 0.201994"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001252 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169481, 0.182469, 0.199539, 0.226209, 0.267188",\
              "0.155011, 0.168000, 0.185069, 0.211739, 0.252718",\
              "0.139014, 0.152003, 0.169072, 0.195743, 0.236721",\
              "0.116223, 0.129211, 0.146281, 0.172951, 0.213930",\
              "0.085569, 0.098558, 0.115627, 0.142298, 0.183276"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169481, 0.182469, 0.199539, 0.226209, 0.267188",\
              "0.155011, 0.168000, 0.185069, 0.211739, 0.252718",\
              "0.139014, 0.152003, 0.169072, 0.195743, 0.236721",\
              "0.116223, 0.129211, 0.146281, 0.172951, 0.213930",\
              "0.085569, 0.098558, 0.115627, 0.142298, 0.183276"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223268, 0.217507, 0.209503, 0.197616, 0.179855",\
              "0.243400, 0.237639, 0.229636, 0.217749, 0.199988",\
              "0.265927, 0.260166, 0.252162, 0.240276, 0.222515",\
              "0.297869, 0.292108, 0.284104, 0.272218, 0.254457",\
              "0.340974, 0.335213, 0.327209, 0.315323, 0.297562"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223268, 0.217507, 0.209503, 0.197616, 0.179855",\
              "0.243400, 0.237639, 0.229636, 0.217749, 0.199988",\
              "0.265927, 0.260166, 0.252162, 0.240276, 0.222515",\
              "0.297869, 0.292108, 0.284104, 0.272218, 0.254457",\
              "0.340974, 0.335213, 0.327209, 0.315323, 0.297562"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031757") ;
            }
            fall_power("scalar") {
                values ("0.031757") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001616 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124096, 0.139005, 0.157906, 0.187978, 0.229763",\
              "0.109626, 0.124535, 0.143436, 0.173509, 0.215293",\
              "0.093629, 0.108539, 0.127440, 0.157512, 0.199297",\
              "0.070838, 0.085747, 0.104648, 0.134720, 0.176505",\
              "0.040184, 0.055093, 0.073994, 0.104067, 0.145852"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124096, 0.139005, 0.157906, 0.187978, 0.229763",\
              "0.109626, 0.124535, 0.143436, 0.173509, 0.215293",\
              "0.093629, 0.108539, 0.127440, 0.157512, 0.199297",\
              "0.070838, 0.085747, 0.104648, 0.134720, 0.176505",\
              "0.040184, 0.055093, 0.073994, 0.104067, 0.145852"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.302014, 0.286615, 0.268102, 0.238432, 0.204027",\
              "0.316395, 0.300996, 0.282483, 0.252813, 0.218407",\
              "0.332485, 0.317086, 0.298573, 0.268903, 0.234498",\
              "0.355301, 0.339902, 0.321389, 0.291719, 0.257313",\
              "0.386090, 0.370691, 0.352178, 0.322508, 0.288103"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.302014, 0.286615, 0.268102, 0.238432, 0.204027",\
              "0.316395, 0.300996, 0.282483, 0.252813, 0.218407",\
              "0.332485, 0.317086, 0.298573, 0.268903, 0.234498",\
              "0.355301, 0.339902, 0.321389, 0.291719, 0.257313",\
              "0.386090, 0.370691, 0.352178, 0.322508, 0.288103"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.011163") ;
            }
            fall_power("scalar") {
                values ("0.011163") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001702 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137037, 0.152945, 0.170847, 0.200955, 0.243757",\
              "0.125606, 0.141514, 0.159416, 0.189524, 0.232326",\
              "0.112871, 0.128779, 0.146681, 0.176790, 0.219591",\
              "0.094345, 0.110253, 0.128155, 0.158264, 0.201065",\
              "0.076014, 0.091922, 0.109824, 0.139932, 0.182734"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137037, 0.152945, 0.170847, 0.200955, 0.243757",\
              "0.125606, 0.141514, 0.159416, 0.189524, 0.232326",\
              "0.112871, 0.128779, 0.146681, 0.176790, 0.219591",\
              "0.094345, 0.110253, 0.128155, 0.158264, 0.201065",\
              "0.076014, 0.091922, 0.109824, 0.139932, 0.182734"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.245010, 0.230550, 0.214708, 0.190787, 0.156402",\
              "0.259390, 0.244930, 0.229088, 0.205168, 0.170783",\
              "0.275481, 0.261021, 0.245179, 0.221258, 0.186873",\
              "0.298297, 0.283836, 0.267995, 0.244074, 0.209689",\
              "0.329086, 0.314626, 0.298784, 0.274863, 0.240478"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.245010, 0.230550, 0.214708, 0.190787, 0.156402",\
              "0.259390, 0.244930, 0.229088, 0.205168, 0.170783",\
              "0.275481, 0.261021, 0.245179, 0.221258, 0.186873",\
              "0.298297, 0.283836, 0.267995, 0.244074, 0.209689",\
              "0.329086, 0.314626, 0.298784, 0.274863, 0.240478"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007683") ;
            }
            fall_power("scalar") {
                values ("0.007683") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004081 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.266512, 0.273711, 0.279446, 0.287433, 0.296172" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.617715, 0.624915, 0.630649, 0.638637, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.617715, 0.624915, 0.630649, 0.638637, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.617715" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.677135") ;
            }
            fall_power("scalar") {
                values ("1.015706") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007625") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001846 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248599, 0.261516, 0.279437, 0.308494, 0.356486",\
              "0.234693, 0.247610, 0.265531, 0.294589, 0.342581",\
              "0.219475, 0.232392, 0.250313, 0.279370, 0.327362",\
              "0.201268, 0.214184, 0.232106, 0.261163, 0.309155",\
              "0.179759, 0.192676, 0.210597, 0.239654, 0.287646"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248599, 0.261516, 0.279437, 0.308494, 0.356486",\
              "0.234693, 0.247610, 0.265531, 0.294589, 0.342581",\
              "0.219475, 0.232392, 0.250313, 0.279370, 0.327362",\
              "0.201268, 0.214184, 0.232106, 0.261163, 0.309155",\
              "0.179759, 0.192676, 0.210597, 0.239654, 0.287646"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123168, 0.117171, 0.109148, 0.097995, 0.082503",\
              "0.132875, 0.126878, 0.118856, 0.107703, 0.092210",\
              "0.141196, 0.135199, 0.127176, 0.116023, 0.100531",\
              "0.152594, 0.146596, 0.138574, 0.127421, 0.111929",\
              "0.165220, 0.159222, 0.151200, 0.140047, 0.124555"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.123168, 0.117171, 0.109148, 0.097995, 0.082503",\
              "0.132875, 0.126878, 0.118856, 0.107703, 0.092210",\
              "0.141196, 0.135199, 0.127176, 0.116023, 0.100531",\
              "0.152594, 0.146596, 0.138574, 0.127421, 0.111929",\
              "0.165220, 0.159222, 0.151200, 0.140047, 0.124555"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004861") ;
            }
            fall_power("scalar") {
                values ("0.004861") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001261 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170043, 0.180082, 0.190162, 0.205643, 0.225048",\
              "0.163056, 0.173095, 0.183175, 0.198656, 0.218060",\
              "0.157149, 0.167188, 0.177269, 0.192750, 0.212154",\
              "0.148992, 0.159031, 0.169112, 0.184593, 0.203997",\
              "0.139940, 0.149979, 0.160060, 0.175541, 0.194945"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170043, 0.180082, 0.190162, 0.205643, 0.225048",\
              "0.163056, 0.173095, 0.183175, 0.198656, 0.218060",\
              "0.157149, 0.167188, 0.177269, 0.192750, 0.212154",\
              "0.148992, 0.159031, 0.169112, 0.184593, 0.203997",\
              "0.139940, 0.149979, 0.160060, 0.175541, 0.194945"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163798, 0.158611, 0.153242, 0.145044, 0.133600",\
              "0.173506, 0.168318, 0.162949, 0.154752, 0.143308",\
              "0.181827, 0.176639, 0.171270, 0.163073, 0.151628",\
              "0.193224, 0.188037, 0.182668, 0.174470, 0.163026",\
              "0.205850, 0.200663, 0.195294, 0.187096, 0.175652"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163798, 0.158611, 0.153242, 0.145044, 0.133600",\
              "0.173506, 0.168318, 0.162949, 0.154752, 0.143308",\
              "0.181827, 0.176639, 0.171270, 0.163073, 0.151628",\
              "0.193224, 0.188037, 0.182668, 0.174470, 0.163026",\
              "0.205850, 0.200663, 0.195294, 0.187096, 0.175652"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031757") ;
            }
            fall_power("scalar") {
                values ("0.031757") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.302876, 0.340011, 0.372346, 0.433100, 0.551400",\
              "0.310076, 0.347211, 0.379545, 0.440300, 0.558599",\
              "0.315810, 0.352945, 0.385280, 0.446034, 0.564334",\
              "0.323796, 0.360932, 0.393266, 0.454021, 0.572321",\
              "0.332535, 0.369671, 0.402005, 0.462760, 0.581060"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.302876, 0.340011, 0.372346, 0.433100, 0.551400",\
              "0.310076, 0.347211, 0.379545, 0.440300, 0.558599",\
              "0.315810, 0.352945, 0.385280, 0.446034, 0.564334",\
              "0.323796, 0.360932, 0.393266, 0.454021, 0.572321",\
              "0.332535, 0.369671, 0.402005, 0.462760, 0.581060"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.170552, 0.193895, 0.218022, 0.263555, 0.353812",\
              "0.177409, 0.200752, 0.224878, 0.270412, 0.360669",\
              "0.182871, 0.206213, 0.230340, 0.275874, 0.366131",\
              "0.190477, 0.213820, 0.237946, 0.283480, 0.373737",\
              "0.198800, 0.222143, 0.246269, 0.291803, 0.382060"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.170552, 0.193895, 0.218022, 0.263555, 0.353812",\
              "0.177409, 0.200752, 0.224878, 0.270412, 0.360669",\
              "0.182871, 0.206213, 0.230340, 0.275874, 0.366131",\
              "0.190477, 0.213820, 0.237946, 0.283480, 0.373737",\
              "0.198800, 0.222143, 0.246269, 0.291803, 0.382060"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.025371, 0.074604, 0.133429, 0.253815, 0.507946" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.025371, 0.074604, 0.133429, 0.253815, 0.507946" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.017602, 0.057533, 0.102683, 0.196778, 0.386885" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.017602, 0.057533, 0.102683, 0.196778, 0.386885" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003561, 0.003561, 0.003561, 0.003561, 0.003561") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 23.765873;
  }
  


}   /* cell() */

}   /* library() */

