`include "defines.v"

module wb_ram (

    input wire[`RegBus]             pc_i,
    input wire[`RegAddrBus]         wd_i,
    input wire[`WriteBus]           wreg_i,
    input wire[`RegBus]             wdata_i,                //æ¥è‡ªæ‰§è¡Œç»“æœçš„æ•°ï¿??
    input wire[`RegBus]             wdata_from_ram_i,       //æ¥è‡ªæ•°æ®å­˜å‚¨å™¨çš„æ•°æ®

    output reg[`RegBus]             pc_o,
    output reg[`RegAddrBus]         wd_o,
    output reg[3:0]                 wreg_o,                 //ç»™cpuçš„æ¥å?
    output reg[`WriteBus]           we_o,                   //ç»™å¯„å­˜å™¨çš„æ¥å?
    output reg[`RegBus]             wdata_o


);
    
endmodule