###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/generic/speedster22i.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:: Applying property .distcompmodetop with value 1 on module fibonacci in library work
@N:: Applying property .distcompnoprune with value 1 on module fibonacci in library work
@N:: Applying property .noprune with value 1 on module fibonacci in library work
Selecting top level module fibonacci
@N: CG364 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":3:7:3:15|Synthesizing module fibonacci in library work.
Running optimization stage 1 on fibonacci .......
@W: CL118 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|Latch generated from always block for signal next_state[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|Latch generated from always block for signal dout_c[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|Latch generated from always block for signal minus_2_c[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|Latch generated from always block for signal minus_1_c[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|Latch generated from always block for signal count[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|Latch generated from always block for signal done_c; possible missing assignment in an if or case statement.
@A: CL282 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":18:2:18:10|Feedback mux created for signal start_clk. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/gfa2226/fpga/fibonacci/sv/fibonacci.sv":38:4:38:7|always_comb does not infer combinatorial logic
Running optimization stage 2 on fibonacci .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/gfa2226/fpga/fibonacci/rev_1/synwork//distcomp/distcomp0/distcomp0.rt.csv

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 10 18:42:17 2023

###########################################################]
