


<!DOCTYPE HTML>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
	<head>
		<meta charset="utf-8">
		
		<meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
		<link rel="stylesheet" href="https://static.cloud.coveo.com/searchui/v2.4382/css/CoveoFullSearch.css"/>
		<meta http-equiv="X-UA-Compatible" content="IE=edge"/>
		<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
		<meta name="description"/>
		<meta name="keywords"/>
		<meta property="og:title" content=""/>
		<meta property="og:description"/>
		<!-- favicon -->
		<link rel="icon" type="image/vnd.microsoft.icon" href="../_static/favicon.ico"/>
		<link rel="shortcut icon" type="image/vnd.microsoft.icon" href="../_static/favicon.ico"/>
		<!-- Fonts -->
		<link href="https://fonts.googleapis.com/css?family=Roboto:300,400,500" rel="stylesheet" type="text/css"/>

<!-- OneTrust Cookies Consent Notice start for xilinx.com -->
	<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="db4fe3da-ef3c-4524-b938-84c8062bf167"></script>
	<script type="text/javascript">
	function OptanonWrapper() { }
	</script>
	<!-- OneTrust Cookies Consent Notice end for xilinx.com -->
	
		<!-- Google Tag Manager -->
	<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
	new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
	j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
	'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
	})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
	<!-- End Google Tag Manager -->
	
        <!-- Google Tag Manager -->
        <noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
        <!-- End Google Tag Manager -->	

		
  
  
  
  

  
      <script type="text/javascript" src="../_static/js/jquery.min.js"></script>
	  <script type="text/javascript" src="../_static/js/gtm.js"></script>
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
    <script type="text/javascript" src="../_static/js/d3dd8c60ed.js"></script>
    <script type="text/javascript" src="../_static/js/common-ui-all.min.js"></script>
	<script type="text/javascript" src="../_static/js/header-footer.min.js"></script>
    <script type="text/javascript" src="../_static/js/jquery-ui.min.js"></script>
    <script type="text/javascript" src="../_static/js/CoveoJsSearch.Lazy.min.js"></script>
    <script type="text/javascript" src="../_static/js/linkid.js"></script>
    <script type="text/javascript" src="../_static/js/Searchbox.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/common-ui-all.min.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/header-footer.min.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/pro.min.css" media="all" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Platform definition JSON file" href="platform-definition-json-file.html" />
    <link rel="prev" title="Calibration - Memory CU power" href="calibration-memory-cu-power.html" /> 
	</head>
	<body>
		<div class="xilinx-bs3"/>
		<div class="root responsivegrid">
			<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 aem-Grid--large--16 aem-Grid--xlarge--16 aem-Grid--xxlarge--16 aem-Grid--xxxlarge--16 ">
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn aem-GridColumn--default--12">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="header parbase aem-GridColumn aem-GridColumn--default--12">
								<noindex>
									<header data-component="header">
										<nav class="navbar navbar-default aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid main-nav">
													<div class="row">
														<div class="col-xs-12">
															<div class="logo-column">
																<div class="logo">
																	<a href="https://www.xilinx.com/">
																	<img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-header-logo.svg?raw=true" title="Xilinx Inc"/>
																	</a>
																</div>
															</div>
															<div class="navbar-column">
																<div class="navbar navbar-collapse collapse" id="xilinx-main-menu">
																	<div class="mobile-search-container">
																		<div id="headerSearchBox" class="headerSearch"
																			data-component="header-search"
																			data-redirect-if-empty="false"
																			data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																			data-coveo-organization-id="xilinxcomprode2rjoqok">
																			<div class='coveo-search-section'>
																				<div class="CoveoAnalytics" data-search-hub="Site"></div>
																				<ul class="dropdown-menu options">
																					<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																						<a href="#">
																						All</a>
																					</li>
																					<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com//products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Silicon Devices</a>
																					</li>
																					<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com//products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Boards and Kits</a>
																					</li>
																					<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com//products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Intellectual Property</a>
																					</li>
																					<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																						<a href="#">
																						Support</a>
																						<ul>
																							<li data-label="Documentation" data-action-link="https://www.xilinx.com//support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																								<a href="#">
																								Documentation</a>
																							</li>
																							<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com//support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																								<a href="#">
																								Knowledge Base</a>
																							</li>
																							<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																								<a href="#">
																								Community Forums</a>
																							</li>
																						</ul>
																					</li>
																					<li data-label="Partners" data-action-link="https://www.xilinx.com//alliance/member-keyword-search.html" data-search-hub="Partner">
																						<a href="#">
																						Partners</a>
																					</li>
																					<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																						<a href="#">
																						Videos</a>
																					</li>
																					<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																						<a href="#">
																						Press</a>
																					</li>
																				</ul>
																				<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																				<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																			</div>
																		</div>
																	</div>
																	<ul class="nav navbar-nav nav-justified">
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/applications.html">
																			Applications</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/products/silicon-devices.html">
																			Products</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://developer.xilinx.com/">
																			Developers</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/support.html">
																			Support</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/about/company-overview.html">
																			About</a>
																		</li>
																	</ul>
																</div>
															</div>
															<script type="text/javascript" src="../_static/js/gtm.js"></script>
															<!--<div class="mini-nav">
																<button type="button" data-function="xilinx-mobile-menu" id="nav-toggle" class="navbar-toggle collapsed visible-xs-block" aria-expanded="false">
																<span></span>
																<span></span>
																<span></span>
																<span></span>
																</button>
																<ul class="list-inline">
																	<li class="dropdown user-menu">
																		<button data-toggle="dropdown">
																		<span class="sr-only">Account</span>
																		<span class="fas fa-user"></span>
																		</button>
																		<ul class="dropdown-menu">
																			<li>
																				<a href="https://www.xilinx.com/myprofile/subscriptions.html">
																				My Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/registration/create-account.html">
																				Create Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/bin/protected/en/signout">
																				Sign Out</a>
																			</li>
																		</ul>
																	</li>
																	<li class="hidden-xs">
																		<button data-function="search-toggle">
																		<span class="sr-only">Search</span>
																		<span class="far fa-search"></span>
																		</button>
																	</li>
																</ul>
															</div>
															-->
															<div class="search-container">
																<div id="headerSearchBox" class="headerSearch"
																	data-component="header-search"
																	data-redirect-if-empty="false"
																	data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																	data-coveo-organization-id="xilinxcomprode2rjoqok">
																	<div class='coveo-search-section'>
																		<div class="CoveoAnalytics" data-search-hub="Site"></div>
																		<ul class="dropdown-menu options">
																			<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																				<a href="#">
																				All</a>
																			</li>
																			<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com/products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Silicon Devices</a>
																			</li>
																			<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com/products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Boards and Kits</a>
																			</li>
																			<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com/products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Intellectual Property</a>
																			</li>
																			<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																				<a href="#">
																				Support</a>
																				<ul>
																					<li data-label="Documentation" data-action-link="https://www.xilinx.com/support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																						<a href="#">
																						Documentation</a>
																					</li>
																					<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com/support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																						<a href="#">
																						Knowledge Base</a>
																					</li>
																					<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																						<a href="#">
																						Community Forums</a>
																					</li>
																				</ul>
																			</li>
																			<li data-label="Partners" data-action-link="https://www.xilinx.com/alliance/member-keyword-search.html" data-search-hub="Partner">
																				<a href="#">
																				Partners</a>
																			</li>
																			<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																				<a href="#">
																				Videos</a>
																			</li>
																			<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																				<a href="#">
																				Press</a>
																			</li>
																		</ul>
																		<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																		<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																	</div>
																</div>
																<button data-function="search-toggle">
																<span class="sr-only">Search</span>
																<span class="far fa-times"></span>
																</button>
															</div>
														</div>
													</div>
												</div>
											</div>
										</nav>
									</header>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="parsys aem-GridColumn--xxxlarge--none aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
						<div class="container-fluid">
							<div class="row">
							<div class="col-xs-12">
   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home" alt="Documentation Home"> xbtest - Checklist
          

          
          </a>

          
            
            
              <div class="version">
                6.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

      
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
            
            
            
              
            
            
              <p class="caption"><span class="caption-text">Documentation hub</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://pages.gitenterprise.xilinx.com/techdocs/xbtest/doc/home/build/html/index.html">Home</a></li>
<li class="toctree-l1"><a class="reference external" href="https://pages.gitenterprise.xilinx.com/techdocs/xbtest/doc/main/user-guide/build/html/index.html">User guide</a></li>
<li class="toctree-l1"><a class="reference external" href="https://pages.gitenterprise.xilinx.com/techdocs/xbtest/doc/main/developer-guide/build/html/index.html">Developer guide</a></li>
<li class="toctree-l1"><a class="reference external" href="https://pages.gitenterprise.xilinx.com/techdocs/xbtest/doc/main/checklist/build/html/index.html">Checklist</a></li>
</ul>
<p class="caption"><span class="caption-text">Checklist instructions</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="requirement-platform-high-level-features.html">Requirement - Platform high level features</a><ul>
<li class="toctree-l2"><a class="reference internal" href="requirement-platform-high-level-features.html#platform-and-card-requirements">Platform and card requirements</a></li>
<li class="toctree-l2"><a class="reference internal" href="requirement-platform-high-level-features.html#power-rails-requirements">Power rails requirements</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="calibration-power-cu.html">Calibration - Power CU</a><ul>
<li class="toctree-l2"><a class="reference internal" href="calibration-power-cu.html#goal">Goal</a></li>
<li class="toctree-l2"><a class="reference internal" href="calibration-power-cu.html#procedure-and-test-environment">Procedure and test environment</a></li>
<li class="toctree-l2"><a class="reference internal" href="calibration-power-cu.html#results-and-analysis">Results and analysis</a><ul>
<li class="toctree-l3"><a class="reference internal" href="calibration-power-cu.html#graph">Graph</a></li>
<li class="toctree-l3"><a class="reference internal" href="calibration-power-cu.html#analysis">Analysis</a></li>
<li class="toctree-l3"><a class="reference internal" href="calibration-power-cu.html#results">Results</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="calibration-memory-cu-power.html">Calibration - Memory CU power</a><ul>
<li class="toctree-l2"><a class="reference internal" href="calibration-memory-cu-power.html#goal">Goal</a></li>
<li class="toctree-l2"><a class="reference internal" href="calibration-memory-cu-power.html#prerequisite">Prerequisite</a></li>
<li class="toctree-l2"><a class="reference internal" href="calibration-memory-cu-power.html#general-steps">General steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="calibration-memory-cu-power.html#to-do">TO-DO</a></li>
<li class="toctree-l2"><a class="reference internal" href="calibration-memory-cu-power.html#detailed-steps">Detailed steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="calibration-memory-cu-power.html#results-and-analysis">Results and analysis</a><ul>
<li class="toctree-l3"><a class="reference internal" href="calibration-memory-cu-power.html#graph">Graph</a></li>
<li class="toctree-l3"><a class="reference internal" href="calibration-memory-cu-power.html#results">Results</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Calibration - Memory bandwidth and latency</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#goal">Goal</a></li>
<li class="toctree-l2"><a class="reference internal" href="#general-steps">General steps</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#margin">Margin</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#configuration-corner-cases">Configuration corner cases</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#dma-thresholds-configuration">DMA thresholds configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#p2p-nvme-thresholds-configuration">P2P_NVME thresholds configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#p2p-card-thresholds-configuration">P2P_CARD thresholds configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#memory-cu-latency-thresholds-configuration">Memory CU latency thresholds configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#host-memory-configuration">Host memory configuration</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#memory-simultaneous-wr-rd-qos">Memory <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> QoS</a></li>
<li class="toctree-l2"><a class="reference internal" href="#to-do">TO-DO</a></li>
<li class="toctree-l2"><a class="reference internal" href="#detailed-steps">Detailed steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="#results-and-analysis">Results and analysis</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#graph">Graph</a></li>
<li class="toctree-l3"><a class="reference internal" href="#results">Results</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="platform-definition-json-file.html">Platform definition JSON file</a><ul>
<li class="toctree-l2"><a class="reference internal" href="platform-definition-json-file.html#goal">Goal</a></li>
<li class="toctree-l2"><a class="reference internal" href="platform-definition-json-file.html#prerequisite">Prerequisite</a></li>
<li class="toctree-l2"><a class="reference internal" href="platform-definition-json-file.html#to-do">TO-DO</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="pre-canned-tests.html">Pre-canned tests</a><ul>
<li class="toctree-l2"><a class="reference internal" href="pre-canned-tests.html#goal">Goal</a></li>
<li class="toctree-l2"><a class="reference internal" href="pre-canned-tests.html#to-do">TO-DO</a></li>
<li class="toctree-l2"><a class="reference internal" href="pre-canned-tests.html#detailed-steps">Detailed steps</a><ul>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#system-information">System information</a></li>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#pre-canned-test-modifications">Pre-canned test modifications</a></li>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#dma-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">dma</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#p2p-card-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_card</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#p2p-nvme-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_nvme</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#memory-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#memory-host-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory_host</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="pre-canned-tests.html#others-pre-canned-tests">Others pre-canned tests</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Checklist template</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="template/checklist.html">Checklist template</a><ul>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#package-information">Package information</a></li>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#system-information">System information</a></li>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#requirement-platform-high-level-features">Requirement - Platform high level features</a><ul>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#platform-and-card-requirements">Platform and card requirements</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#power-rails-requirements">Power rails requirements</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#calibration-power-cu-results">Calibration - Power CU - Results</a></li>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#calibration-memory-cu-power">Calibration - Memory CU power</a></li>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#calibration-memory-bandwidth-and-latency">Calibration - Memory bandwidth and latency</a></li>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#checklist-questionnaire">Checklist questionnaire</a><ul>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#runtime">Runtime</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#sensors">Sensors</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#gt">GT</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#memory">Memory</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#pre-canned-tests">Pre-canned tests</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#issues-tracking">Issues tracking</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="template/checklist.html#pre-canned-tests-results">Pre-canned tests results</a><ul>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#pre-canned-test-modifications">Pre-canned test modifications</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#dma-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">dma</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#p2p-card-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_card</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#p2p-nvme-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_nvme</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#memory-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="template/checklist.html#memory-host-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory_host</span></code> pre-canned test</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Checklist examples</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html">xilinx-u50lv-gen3x4-xdma-base-2</a><ul>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#package-information">Package information</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#system-information">System information</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#requirement-platform-high-level-features">Requirement - Platform high level features</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#platform-and-card-requirements">Platform and card requirements</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#power-rails-requirements">Power rails requirements</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#calibration-power-cu-results">Calibration - Power CU - Results</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#calibration-memory-cu-power">Calibration - Memory CU power</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#calibration-memory-bandwidth-and-latency">Calibration - Memory bandwidth and latency</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#checklist-questionnaire">Checklist questionnaire</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#runtime">Runtime</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#sensors">Sensors</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#gt">GT</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#memory">Memory</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#pre-canned-tests">Pre-canned tests</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#issues-tracking">Issues tracking</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#pre-canned-tests-results">Pre-canned tests results</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#pre-canned-test-modifications">Pre-canned test modifications</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#dma-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">dma</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#p2p-nvme-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_nvme</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#p2p-card-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_card</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#memory-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u50lv-gen3x4-xdma-base-2/checklist.html#memory-host-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory_host</span></code> pre-canned test</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html">xilinx-u55c-gen3x16-xdma-base-3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#package-information">Package information</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#system-information">System information</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#requirement-platform-high-level-features">Requirement - Platform high level features</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#platform-and-card-requirements">Platform and card requirements</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#power-rails-requirements">Power rails requirements</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#calibration-power-cu-results">Calibration - Power CU - Results</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#calibration-memory-cu-power">Calibration - Memory CU power</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#calibration-memory-bandwidth-and-latency">Calibration - Memory bandwidth and latency</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#checklist-questionnaire">Checklist questionnaire</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#runtime">Runtime</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#sensors">Sensors</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#gt">GT</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#memory">Memory</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#pre-canned-tests">Pre-canned tests</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#issues-tracking">Issues tracking</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#pre-canned-tests-results">Pre-canned tests results</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#pre-canned-test-modifications">Pre-canned test modifications</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#dma-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">dma</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#p2p-card-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_card</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#p2p-nvme-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_nvme</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#memory-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u55c-gen3x16-xdma-base-3/checklist.html#memory-host-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory_host</span></code> pre-canned test</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html">xilinx-u250-gen3x16-xdma-shell-4.1</a><ul>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#package-information">Package information</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#system-information">System information</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#requirement-platform-high-level-features">Requirement - Platform high level features</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#platform-and-card-requirements">Platform and card requirements</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#power-rails-requirements">Power rails requirements</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#calibration-power-cu-results">Calibration - Power CU - Results</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#calibration-memory-cu-power">Calibration - Memory CU power</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#calibration-memory-bandwidth-and-latency">Calibration - Memory bandwidth and latency</a></li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#checklist-questionnaire">Checklist questionnaire</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#runtime">Runtime</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#sensors">Sensors</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#gt">GT</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#memory">Memory</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#pre-canned-tests">Pre-canned tests</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#issues-tracking">Issues tracking</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#pre-canned-tests-results">Pre-canned tests results</a><ul>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#pre-canned-test-modifications">Pre-canned test modifications</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#dma-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">dma</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#p2p-card-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_card</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#p2p-nvme-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">p2p_nvme</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#memory-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory</span></code> pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="xilinx-u250-gen3x16-xdma-shell-4.1/checklist.html#memory-host-pre-canned-test"><code class="docutils literal notranslate"><span class="pre">memory_host</span></code> pre-canned test</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Other versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://docs.xilinx.com/v/u/en-US/ug1361-alveo-card-validation-test-solution">5.0</a></li>
<li class="toctree-l1"><a class="reference external" href="https://docs.xilinx.com/v/u/4.0-English/ug1361-alveo-card-validation-test-solution">4.0</a></li>
</ul>

            
			
			<p class="caption"><span class="caption-text">This Page</span></p>
				<ul class="current">
				  <li class="toctree-l1"><a href="../_sources/docs/calibration-memory-bandwidth-and-latency.rst.txt"
						rel="nofollow">Show Source</a></li>
				</ul>
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">xbtest - Checklist</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>Calibration - Memory bandwidth and latency</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/docs/calibration-memory-bandwidth-and-latency.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="calibration-memory-bandwidth-and-latency">
<span id="id1"></span><h1>Calibration - Memory bandwidth and latency<a class="headerlink" href="#calibration-memory-bandwidth-and-latency" title="Permalink to this headline">¶</a></h1>
<div class="section" id="goal">
<h2>Goal<a class="headerlink" href="#goal" title="Permalink to this headline">¶</a></h2>
<p>xbtest compares bandwidth and latency measurements against limits.
This section will help you to define these limits (<code class="docutils literal notranslate"><span class="pre">cu_bw</span></code> &amp; <code class="docutils literal notranslate"><span class="pre">cu_latency</span></code>) and find the optimal point which gives best results (maximum bandwidth with minimal latency).</p>
<p>The latency of the memory will depend on the request filling level of the AXI infrastructure (and memory controller).</p>
<p>There is a tipping point from which incrementing the quantity of write/read outstanding transactions doesn’t increase the bandwidth but does increase latency.
Above this point, the access requests are queued in the AXI infrastructure (&amp; memory controller), simply waiting to be served by the memory (as the memory operates at maximum capacity/bandwidth).</p>
<blockquote>
<div><ul class="simple">
<li><p>Few requests results in low latency but in lower bandwidth.</p></li>
<li><p>Too many requests mean highest bandwidth but high latency too.</p></li>
</ul>
</div></blockquote>
<p>The quantity of write/read outstanding transactions of the memory CU can be controlled by xbtest SW.
Best settings will be incorporated in the platform definition JSON file (<code class="docutils literal notranslate"><span class="pre">cu_outstanding</span></code>) and used as default settings during test.</p>
<p>In this example, you can see that:</p>
<blockquote>
<div><ul>
<li><p><strong>x = 1, 2</strong>: when the outstanding transaction is low, read latency is low.</p>
<blockquote>
<div><ul class="simple">
<li><p>Outstanding transaction has a limited effect on the bandwidth.
It only reduces the BW if there are big gaps in-between requests (longer than the actual data burst duration).</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>x = 1 -&gt; 9</strong>: the latency increases with the quantity of outstanding transaction.</p></li>
<li><p><strong>x &gt; 9</strong>: the latency maxes out when all AXI infrastructure is full.</p></li>
</ul>
</div></blockquote>
<div class="figure align-center" id="id3">
<img alt="../_images/read-bw-lat-vs-outstanding-reads.png" src="../_images/read-bw-lat-vs-outstanding-reads.png" />
<p class="caption"><span class="caption-text">Read BW (MBps) and latency (ns) vs outstanding reads</span><a class="headerlink" href="#id3" title="Permalink to this image">¶</a></p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the memory rate has been reduced drastically to avoid over-power, the outstanding control may have no influence on the latency as the bandwidth is so low that AXI infrastructure is never full.</p>
<p>This calibration is still required to get the bandwidth limits (and fill the platform definition JSON file).</p>
</div>
</div>
<div class="section" id="general-steps">
<h2>General steps<a class="headerlink" href="#general-steps" title="Permalink to this headline">¶</a></h2>
<blockquote>
<div><ol class="arabic">
<li><p>Run the tests available to download.
They all are memory tests with ramps of outstanding values (write &amp; read outstanding requests are increasing gradually).</p></li>
<li><p>Save your results in section <a class="reference internal" href="template/checklist.html#calibration-memory-bandwidth-and-latency-checklist"><span class="std std-ref">Calibration - Memory bandwidth and latency</span></a> of your checklist and plot some graphs to easily find the optimal point.</p>
<blockquote>
<div><ul class="simple">
<li><p>Check where the memory reaches maximum bandwidth with the lowest latency.</p></li>
<li><p>Extract write/read bandwidths/latencies &amp; outstanding settings.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Fill your platform definition JSON file with these figures.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>FYI</strong>: by default, any memory test uses the outstanding and the bandwidth/latency limits defined in platform definition JSON file.</p></li>
</ul>
</div></blockquote>
</li>
</ol>
</div></blockquote>
<div class="section" id="margin">
<h3>Margin<a class="headerlink" href="#margin" title="Permalink to this headline">¶</a></h3>
<blockquote>
<div><ul>
<li><p><strong>Outstanding</strong>: Select accordingly BW and latency.</p></li>
<li><p><strong>Bandwidth/latency</strong>: xbtest SW takes automatically 10% margin around <code class="docutils literal notranslate"><span class="pre">average</span></code> BW and latency defined in platform definition JSON file.</p>
<blockquote>
<div><ul class="simple">
<li><p>Alternatively, you can also define <code class="docutils literal notranslate"><span class="pre">high</span></code>/<code class="docutils literal notranslate"><span class="pre">low</span></code> thresholds (see corner case below).</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>Don’t be afraid to round BW and latency threshold values.</p>
<p>Follow the steps below for all on-board memories present in your platform.</p>
<blockquote>
<div><ul class="simple">
<li><p>E.g. DDR, HBM, PS_DDR, PL_DDR.</p></li>
</ul>
</div></blockquote>
</div>
</div>
<div class="section" id="configuration-corner-cases">
<h2>Configuration corner cases<a class="headerlink" href="#configuration-corner-cases" title="Permalink to this headline">¶</a></h2>
<div class="section" id="dma-thresholds-configuration">
<h3>DMA thresholds configuration<a class="headerlink" href="#dma-thresholds-configuration" title="Permalink to this headline">¶</a></h3>
<p>DMA bandwidth high/low thresholds are automatically created based on PCIe speed of the card.</p>
<p>It can be overwritten if needed, for example, if the actual memory (or AXI infrastructure) BW is lower than PCIe capabilities.</p>
<p>Reduce speed for u25 PS_DDR:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;dma_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">3840</span>
  <span class="p">},</span>
  <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">3840</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
<p>Reduce low threshold:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;dma_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;low&quot;</span><span class="p">:</span> <span class="mi">8000</span>
  <span class="p">},</span>
  <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;low&quot;</span><span class="p">:</span> <span class="mi">8000</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="p2p-nvme-thresholds-configuration">
<h3>P2P_NVME thresholds configuration<a class="headerlink" href="#p2p-nvme-thresholds-configuration" title="Permalink to this headline">¶</a></h3>
<p>P2P_NVME bandwidth high/low thresholds are automatically created based on PCIe speed of the card.</p>
<p>It can be overwritten if needed, for example, if the actual memory (or AXI infrastructure) BW is lower than PCIe capabilities.</p>
<p>For example, reduce high threshold:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;p2p_nvme_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">8000</span>
  <span class="p">},</span>
  <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">8000</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="p2p-card-thresholds-configuration">
<h3>P2P_CARD thresholds configuration<a class="headerlink" href="#p2p-card-thresholds-configuration" title="Permalink to this headline">¶</a></h3>
<p>P2P_CARD bandwidth high/low thresholds are automatically created based on PCIe speed of the card.</p>
<p>It can be overwritten if needed, for example, if the actual memory (or AXI infrastructure) BW is lower than PCIe capabilities.</p>
<p>For example, reduce high threshold:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;p2p_card_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">8000</span>
  <span class="p">},</span>
  <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">8000</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="memory-cu-latency-thresholds-configuration">
<h3>Memory CU latency thresholds configuration<a class="headerlink" href="#memory-cu-latency-thresholds-configuration" title="Permalink to this headline">¶</a></h3>
<p>multi-channel memory (e.g. HBM, PS_DDR or Versal NOC DDR) may have more complex connection.
Some access points to the memory could be shared between CU and shell infrastructure (e.g. DMA engine).
E.g. Pseudo-channel <code class="docutils literal notranslate"><span class="pre">HBM[12]</span></code> is also used as PCIe hook point.</p>
<p>Therefore, latency might be bigger/lower for some memory CU channels.
In such case, you can’t use a single <code class="docutils literal notranslate"><span class="pre">average</span></code> limit.
You need to fully define the range of the latency from best- and worst-case figures across all channels:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">high</span></code>: 30% above highest latency across all channels.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">low</span></code>: 30% below lower latency across all channels.</p></li>
</ul>
</div></blockquote>
<p>Example of definition of the memory CU latency high and low thresholds:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;cu_latency&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">156</span><span class="p">,</span>
      <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">56</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">319</span><span class="p">,</span>
      <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">138</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">156</span><span class="p">,</span>
      <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">56</span>
    <span class="p">},</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">358</span><span class="p">,</span>
      <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">154</span>
    <span class="p">}</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="host-memory-configuration">
<span id="id2"></span><h3>Host memory configuration<a class="headerlink" href="#host-memory-configuration" title="Permalink to this headline">¶</a></h3>
<p>Host memory doesn’t require a calibration. You can used default value as it is accessed over PCIe and it’s too much dependent on the server used.</p>
<blockquote>
<div><ul class="simple">
<li><p>It will be easier to use a test JSON file defining outstanding, with (or not) latency thresholds and enable their checks.</p></li>
</ul>
</div></blockquote>
<p>Fixed HOST memory settings can be used:</p>
<blockquote>
<div><ul>
<li><p>No <code class="docutils literal notranslate"><span class="pre">cu_outstanding</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p>It’s impossible to define a value that will work for all servers.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><code class="docutils literal notranslate"><span class="pre">cu_rate</span></code> for memory test mode <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> set to:</p>
<blockquote>
<div><ul class="simple">
<li><p>50 % for platform with PCIe 3x16.</p></li>
<li><p>12 % for 3x4 platform.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><code class="docutils literal notranslate"><span class="pre">cu_bw</span></code> based on the PCIe speed (see examples below):</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">high</span> <span class="pre">=</span> <span class="pre">256</span> <span class="pre">MBps</span> <span class="pre">*</span> <span class="pre">2pcie_speed-1</span> <span class="pre">*</span> <span class="pre">pcie_width</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">low</span> <span class="pre">=</span> <span class="pre">25</span> <span class="pre">%</span> <span class="pre">of</span> <span class="pre">high</span></code>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Latency are using loose range.</p></li>
</ul>
</div></blockquote>
<table class="docutils align-default" id="id4">
<caption><span class="caption-text">Host memory settings</span><a class="headerlink" href="#id4" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 48%" />
<col style="width: 52%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>3x16 &amp; 4x8 PCIe</p></th>
<th class="head"><p>3x4 PCIe</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span> <span class="nt">&quot;memory&quot;</span> <span class="p">:</span> <span class="p">{</span>
   <span class="nt">&quot;0&quot;</span> <span class="p">:</span> <span class="p">{</span>
     <span class="nt">&quot;name&quot;</span> <span class="p">:</span> <span class="s2">&quot;HOST&quot;</span><span class="p">,</span>
     <span class="nt">&quot;cu_rate&quot;</span><span class="p">:</span> <span class="p">{</span>
       <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;nominal&quot;</span> <span class="p">:</span> <span class="mi">50</span>
</span>         <span class="p">}</span>
       <span class="p">}</span>
     <span class="p">},</span>
     <span class="nt">&quot;cu_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
       <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">16000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">4000</span>
</span>         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">16000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">4000</span>
</span>         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">16000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">4000</span>
</span>         <span class="p">},</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">16000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">4000</span>
</span>         <span class="p">}</span>
       <span class="p">}</span>
     <span class="p">},</span>
     <span class="nt">&quot;cu_latency&quot;</span><span class="p">:</span> <span class="p">{</span>
       <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">},</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">}</span>
       <span class="p">}</span>
     <span class="p">}</span>
   <span class="p">}</span>
 <span class="p">}</span>
</pre></div>
</div>
</td>
<td><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span> <span class="nt">&quot;memory&quot;</span><span class="p">:</span> <span class="p">{</span>
   <span class="nt">&quot;0&quot;</span><span class="p">:</span> <span class="p">{</span>
     <span class="nt">&quot;name&quot;</span><span class="p">:</span> <span class="s2">&quot;HOST&quot;</span><span class="p">,</span>
     <span class="nt">&quot;cu_rate&quot;</span><span class="p">:</span> <span class="p">{</span>
       <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;nominal&quot;</span> <span class="p">:</span> <span class="mi">12</span>
</span>         <span class="p">}</span>
       <span class="p">}</span>
     <span class="p">},</span>
     <span class="nt">&quot;cu_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
       <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">4000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1000</span>
</span>         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">4000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1000</span>
</span>         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">4000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1000</span>
</span>         <span class="p">},</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">4000</span><span class="p">,</span>
</span><span class="hll">           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1000</span>
</span>         <span class="p">}</span>
       <span class="p">}</span>
     <span class="p">},</span>
     <span class="nt">&quot;cu_latency&quot;</span><span class="p">:</span> <span class="p">{</span>
       <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">}</span>
       <span class="p">},</span>
       <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
         <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">},</span>
         <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
           <span class="nt">&quot;high&quot;</span><span class="p">:</span> <span class="mi">6000</span><span class="p">,</span>
           <span class="nt">&quot;low&quot;</span> <span class="p">:</span> <span class="mi">1</span>
         <span class="p">}</span>
       <span class="p">}</span>
     <span class="p">}</span>
   <span class="p">}</span>
 <span class="p">}</span>
</pre></div>
</div>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="memory-simultaneous-wr-rd-qos">
<h2>Memory <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> QoS<a class="headerlink" href="#memory-simultaneous-wr-rd-qos" title="Permalink to this headline">¶</a></h2>
<p>The memory Quality of Service (QoS) can also be controlled by the rate.
You can define rate to balance read and write bandwidth during simultaneous access.</p>
<p>During <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> access, the read and write BW may be identical but it’s not simple relationship from the <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> or <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> measurements.
It’s recommended to always define the simultaneous bandwidth.</p>
<table class="docutils align-default" id="id5">
<caption><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> QoS</span><a class="headerlink" href="#id5" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 31%" />
<col style="width: 34%" />
<col style="width: 34%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>DDR QoS</p></th>
<th class="head"><p>HBM QoS</p></th>
<th class="head"><p>Host QoS</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>The current DDR controller is balancing write and read BW
when read and write access are performed simultaneously.</p>
<p>DDRs are faster to read than to write, resulting in a write BW quite lower.
So even if <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> bandwidths are identical
can’t not simply be extracted from the <code class="docutils literal notranslate"><span class="pre">only_wr/rd</span></code> values.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;cu_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">15200</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">17200</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">8500</span>
    <span class="p">},</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">8500</span>
    <span class="p">}</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</td>
<td><p>HBM sub-system &amp; controller currently balance access to reduce latency.
This results in a higher write bandwidth which could be rectified
by using a reduce write rate. It’s not mandatory.</p>
<p>In this example, with a <code class="docutils literal notranslate"><span class="pre">cu_rate</span></code> of 33 for both read and write
you’ll achieve the highest total bandwidth (12GB/s) with evenly distributed write/read.</p>
<p>If you use default <code class="docutils literal notranslate"><span class="pre">cu_rate</span></code> (100%), you’ll have to define individual
simultaneous write and read bandwidths.</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Selected rate should be compliant with the previous rate calibration
(see <a class="reference internal" href="calibration-memory-cu-power.html#calibration-memory-cu-power"><span class="std std-ref">Calibration - Memory CU power</span></a>)</p>
</div>
<div class="figure align-center" id="id6">
<img alt="../_images/hbm-simultaneous-qos.png" src="../_images/hbm-simultaneous-qos.png" />
<p class="caption"><span class="caption-text">u55c HBM BW vs. memory CU rate</span><a class="headerlink" href="#id6" title="Permalink to this image">¶</a></p>
</div>
<table class="docutils align-default" id="id7">
<caption><span class="caption-text">CU rate and BW limits QoS</span><a class="headerlink" href="#id7" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 50%" />
<col style="width: 50%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>QoS rate used:
Even <code class="docutils literal notranslate"><span class="pre">simul_wr_rd</span></code> BW</p></th>
<th class="head"><p>No QoS rate used:
Asymmetrical <code class="docutils literal notranslate"><span class="pre">simul_wr_rd</span></code> BW</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;cu_rate&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;nominal&quot;</span> <span class="p">:</span> <span class="mi">33</span>
    <span class="p">},</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;nominal&quot;</span> <span class="p">:</span> <span class="mi">33</span>
    <span class="p">}</span>
  <span class="p">}</span>
<span class="p">},</span>
<span class="nt">&quot;cu_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">12300</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">12300</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">6000</span>
</span>    <span class="p">},</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">6000</span>
</span>    <span class="p">}</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</td>
<td><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;cu_bw&quot;</span><span class="p">:</span> <span class="p">{</span>
  <span class="nt">&quot;only_wr&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">12300</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;only_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">12300</span>
    <span class="p">}</span>
  <span class="p">},</span>
  <span class="nt">&quot;simul_wr_rd&quot;</span><span class="p">:</span> <span class="p">{</span>
    <span class="nt">&quot;write&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">7800</span>
</span>    <span class="p">},</span>
    <span class="nt">&quot;read&quot;</span><span class="p">:</span> <span class="p">{</span>
<span class="hll">      <span class="nt">&quot;average&quot;</span><span class="p">:</span> <span class="mi">4500</span>
</span>    <span class="p">}</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</td>
</tr>
</tbody>
</table>
</td>
<td><p>The memory CU is sending traffic to the host over the Slave bridge.
The current Slave bridge implementation doesn’t include any QoS.
Knowing that PCIe write are posted, this results in a write-bias bandwidth.</p>
<p>Rate can be used to balance read/write access. In this case, selects a rate of 45 %.
It’s not recommended as Host tests are heavily depending on the PCIe architecture
of the server.</p>
<p><strong>For host memory, do not define rate for QoS purpose.</strong>
Let the user select the best rate according to his test environment.</p>
<div class="figure align-center" id="id8">
<img alt="../_images/host-simultaneous-qos.png" src="../_images/host-simultaneous-qos.png" />
<p class="caption"><span class="caption-text">u55c host memory BW vs. memory CU rate</span><a class="headerlink" href="#id8" title="Permalink to this image">¶</a></p>
</div>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="to-do">
<h2>TO-DO<a class="headerlink" href="#to-do" title="Permalink to this headline">¶</a></h2>
<p>For all on-board memory types (e.g. HBM, DDR, PS_DDR, PL_DDR):</p>
<blockquote>
<div><ul class="simple">
<li><p>Follow <a class="reference internal" href="#bw-and-lat-detailed-steps"><span class="std std-ref">Detailed steps</span></a> section.</p></li>
<li><p>Use the example provided as reference.</p></li>
<li><p>Add your results to section <a class="reference internal" href="template/checklist.html#calibration-memory-bandwidth-and-latency-checklist"><span class="std std-ref">Calibration - Memory bandwidth and latency</span></a> of your checklist.</p></li>
</ul>
</div></blockquote>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Host memory doesn’t require any calibration; use the recommended settings, see <a class="reference internal" href="#host-memory-configuration"><span class="std std-ref">Host memory configuration</span></a>.</p>
</div>
</div>
<div class="section" id="detailed-steps">
<span id="bw-and-lat-detailed-steps"></span><h2>Detailed steps<a class="headerlink" href="#detailed-steps" title="Permalink to this headline">¶</a></h2>
<p>Nominal read rates, maximum number of outstanding transactions, BW thresholds and latency thresholds must be defined in the platform definition JSON file.
xbtest SW can still run with the default values present in the platform definition JSON file template.</p>
<p>Follow the calibration steps to optimize and characterize your memory and to be able to fill the platform definition JSON file.
To ease your task, test JSON files have been provided for the most common types of memory (DDR and HBM).
If your memory is not one of them, you’ll need to update the test JSON files accordingly.</p>
<table class="docutils align-default" id="id9">
<caption><span class="caption-text">Detailed calibration steps</span><a class="headerlink" href="#id9" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 7%" />
<col style="width: 93%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Step</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Step 1</p></td>
<td><p>Find the value of the maximum number of outstanding transactions providing the best latency and BW performances.
For each on-board memory type:</p>
<blockquote>
<div><ol class="arabic">
<li><p>Run the <strong>three</strong> test JSON files below.</p>
<blockquote>
<div><ul>
<li><p>Each of them contains a ramp of <code class="docutils literal notranslate"><span class="pre">oustanding_wr/rd</span></code> for a different test mode
(<code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>, <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>, <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>).</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>For <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>, you need to check the QoS and run rate test.</p>
</div>
</li>
<li><p>For other memory types, update with memory name being calibrated. E.g. <code class="docutils literal notranslate"><span class="pre">testcases.memory.HBM</span></code>.</p></li>
<li><p><strong>Important prerequisite</strong>:</p>
<ul class="simple">
<li><p>You should limit the rate in platform definition JSON file
to stay <strong>below the critical power threshold</strong> (see <a class="reference internal" href="calibration-memory-cu-power.html#calibration-memory-cu-power"><span class="std std-ref">Calibration - Memory CU power</span></a>).</p></li>
</ul>
</li>
</ul>
</div></blockquote>
</li>
<li><p>From each of the three runs, identify which maximum number of outstanding writes/reads
gives the best write/read latency and BW performances.</p></li>
</ol>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"><td><p>Step 1.a</p></td>
<td><p>For QoS of <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>, run the <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_rate_ramp</span></code> test for each on-board memory:</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>If you’ve already reduced the rates due to power restriction (<a class="reference internal" href="calibration-memory-cu-power.html#calibration-memory-cu-power"><span class="std std-ref">Calibration - Memory CU power</span></a>),
you must skip this Step 1.a and you can re-use the results.</p>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ xbtest -F -d &lt;bdf&gt; -j simultaneous_wr_rd_qos_rate_ramp_ddr.json -l simultaneous_wr_rd_qos_rate_ramp_ddr
$ xbtest -F -d &lt;bdf&gt; -j simultaneous_wr_rd_qos_rate_ramp_hbm.json -l simultaneous_wr_rd_qos_rate_ramp_hbm
</pre></div>
</div>
<p>Here is the test file:</p>
<blockquote>
<div><ul class="simple">
<li><p>For DDR: <a class="reference download internal" download="" href="../_downloads/cf594272fe37604fa1896a2e8306c5ab/simultaneous_wr_rd_qos_rate_ramp_ddr.json"><code class="xref download docutils literal notranslate"><span class="pre">simultaneous_wr_rd_qos_rate_ramp_ddr.json</span></code></a></p></li>
<li><p>For HBM: <a class="reference download internal" download="" href="../_downloads/667ca49468398533c0d6fa819f694de8/simultaneous_wr_rd_qos_rate_ramp_hbm.json"><code class="xref download docutils literal notranslate"><span class="pre">simultaneous_wr_rd_qos_rate_ramp_hbm.json</span></code></a></p></li>
</ul>
</div></blockquote>
<p>Zip the log directory and attach it to this checklist:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ zip -r simultaneous_wr_rd_qos_rate_ramp_ddr.zip simultaneous_wr_rd_qos_rate_ramp_ddr
$ zip -r simultaneous_wr_rd_qos_rate_ramp_hbm.zip simultaneous_wr_rd_qos_rate_ramp_hbm
</pre></div>
</div>
</td>
</tr>
<tr class="row-even"><td><p>Step 1.b</p></td>
<td><p>Set <code class="docutils literal notranslate"><span class="pre">cu_rate</span></code> for <code class="docutils literal notranslate"><span class="pre">simul_wr_rd</span></code> in platform definition JSON file.
Select rates which provide balanced write/read BW.</p>
<p>It could be that the write and read bandwidths stay similar throughout the entire ramp (typically with DDR),
in this case, you don’t define any <code class="docutils literal notranslate"><span class="pre">cu_rate</span></code> / <code class="docutils literal notranslate"><span class="pre">simul_wr_rd</span></code>.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>If you’ve already reduced the rates due to power restriction (<a class="reference internal" href="calibration-memory-cu-power.html#calibration-memory-cu-power"><span class="std std-ref">Calibration - Memory CU power</span></a>),
make sure that you select rates below the maximum supported.</p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>Step 1.c</p></td>
<td><p>Now that QoS is achieved, you can run the <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding_ramp</span></code> test
for each on-board memory:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ xbtest -F -d &lt;bdf&gt; -j simultaneous_wr_rd_outstanding_ramp_ddr.json -l simultaneous_wr_rd_outstanding_ramp_ddr
$ xbtest -F -d &lt;bdf&gt; -j simultaneous_wr_rd_outstanding_ramp_hbm.json -l simultaneous_wr_rd_outstanding_ramp_hbm
</pre></div>
</div>
<p>Here is the test file:</p>
<blockquote>
<div><ul class="simple">
<li><p>For DDR: <a class="reference download internal" download="" href="../_downloads/7c30e645ac3a580354f3a602c387b3e4/simultaneous_wr_rd_outstanding_ramp_ddr.json"><code class="xref download docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding_ramp_ddr.json</span></code></a></p></li>
<li><p>For HBM: <a class="reference download internal" download="" href="../_downloads/d751d9e717cb2d7d404df57f0e925dec/simultaneous_wr_rd_outstanding_ramp_hbm.json"><code class="xref download docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding_ramp_hbm.json</span></code></a></p></li>
</ul>
</div></blockquote>
<p>Zip the log directory and attach it to this checklist:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ zip -r simultaneous_wr_rd_outstanding_ramp_ddr.zip simultaneous_wr_rd_outstanding_ramp_ddr
$ zip -r simultaneous_wr_rd_outstanding_ramp_hbm.zip simultaneous_wr_rd_outstanding_ramp_hbm
</pre></div>
</div>
</td>
</tr>
<tr class="row-even"><td><p>Step 1.b</p></td>
<td><p>For test mode: <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>, run the <code class="docutils literal notranslate"><span class="pre">only_rd_outstanding_ramp</span></code> test for each on-board memory:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ xbtest -F -d &lt;bdf&gt; -j only_rd_outstanding_ramp_ddr.json -l only_rd_outstanding_ramp_ddr
$ xbtest -F -d &lt;bdf&gt; -j only_rd_outstanding_ramp_hbm.json -l only_rd_outstanding_ramp_hbm
</pre></div>
</div>
<p>Here is the test file:</p>
<blockquote>
<div><ul class="simple">
<li><p>For DDR: <a class="reference download internal" download="" href="../_downloads/cd8294bf2932db5c1559753bfa1cee9a/only_rd_outstanding_ramp_ddr.json"><code class="xref download docutils literal notranslate"><span class="pre">only_rd_outstanding_ramp_ddr.json</span></code></a></p></li>
<li><p>For HBM: <a class="reference download internal" download="" href="../_downloads/17833587d6ecf4d9c79177065ef43914/only_rd_outstanding_ramp_hbm.json"><code class="xref download docutils literal notranslate"><span class="pre">only_rd_outstanding_ramp_hbm.json</span></code></a></p></li>
</ul>
</div></blockquote>
<p>Zip the log directory and attach it to this checklist:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ zip -r only_rd_outstanding_ramp_ddr.zip only_rd_outstanding_ramp_ddr
$ zip -r only_rd_outstanding_ramp_hbm.zip only_rd_outstanding_ramp_hbm
</pre></div>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>Step 1.c</p></td>
<td><p>For test mode: <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, run the <code class="docutils literal notranslate"><span class="pre">only_wr_outstanding_ramp</span></code> test for each on-board memory:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ xbtest -F -d &lt;bdf&gt; -j only_wr_outstanding_ramp_ddr.json -l only_wr_outstanding_ramp_ddr
$ xbtest -F -d &lt;bdf&gt; -j only_wr_outstanding_ramp_hbm.json -l only_wr_outstanding_ramp_hbm
</pre></div>
</div>
<p>Here is the test file:</p>
<blockquote>
<div><ul class="simple">
<li><p>For DDR: <a class="reference download internal" download="" href="../_downloads/c462ef79804accb03ac42b9b90461945/only_wr_outstanding_ramp_ddr.json"><code class="xref download docutils literal notranslate"><span class="pre">only_wr_outstanding_ramp_ddr.json</span></code></a></p></li>
<li><p>For HBM: <a class="reference download internal" download="" href="../_downloads/112672f31d81f055dd84feb191f7741f/only_wr_outstanding_ramp_hbm.json"><code class="xref download docutils literal notranslate"><span class="pre">only_wr_outstanding_ramp_hbm.json</span></code></a></p></li>
</ul>
</div></blockquote>
<p>Zip the log directory and attach it to this checklist:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ zip -r only_wr_outstanding_ramp_ddr.zip only_wr_outstanding_ramp_ddr
$ zip -r only_wr_outstanding_ramp_hbm.zip only_wr_outstanding_ramp_hbm
</pre></div>
</div>
</td>
</tr>
<tr class="row-even"><td><p>Step 2</p></td>
<td><p>Report memory CU calibration results (multi-channel: for 1 channel only, single-channel for 1 CU only):
BW and latency graphs and run directory ZIP files in <a class="reference internal" href="template/checklist.html#calibration-memory-bandwidth-and-latency-checklist"><span class="std std-ref">Calibration - Memory bandwidth and latency</span></a> section.</p>
<p>Determine nominal <code class="docutils literal notranslate"><span class="pre">cu_outstanding</span></code> (see template section).</p>
<blockquote>
<div><ul class="simple">
<li><p>For <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> and <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>, it should be relatively straight-forward to find an outstanding value
for which the bandwidth has plateaued with the lowest latency.</p></li>
<li><p>For <code class="docutils literal notranslate"><span class="pre">simul_wr_rd</span></code>, the QoS (and the rate reduction) may have potentially disabled the effect of controlling
the outstanding transaction. The rate is low enough that the AXI infrastructure is saturated.
You’ll notice it when the BW stays constant (+/- 1%) across the whole range of outstanding.
In such case, you don’t need to define any <code class="docutils literal notranslate"><span class="pre">simul_wr_rd</span></code> outstanding writes/reads.</p></li>
</ul>
</div></blockquote>
<p>Note BW and latency measured with this setting as you’ll use them to fill the platform definition JSON file.</p>
</td>
</tr>
<tr class="row-odd"><td><p>Step 3</p></td>
<td><p>Set <code class="docutils literal notranslate"><span class="pre">cu_outstanding</span></code> in your platform definition JSON file.
Use the maximum number of outstanding writes/reads (found in step 2) as nominal value
in platform definition JSON file for the memory being calibrated.</p></td>
</tr>
<tr class="row-even"><td><p>Step 4</p></td>
<td><p>Set <code class="docutils literal notranslate"><span class="pre">cu_bw</span></code> in your platform definition JSON file.
Based on the write/read BW measurements using the nominal value of maximum number of outstanding writes/reads,
define thresholds for <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, for <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> and for <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test modes.</p></td>
</tr>
<tr class="row-odd"><td><p>Step 5</p></td>
<td><p>Set <code class="docutils literal notranslate"><span class="pre">cu_latency</span></code> in your platform definition JSON file.
Same procedure as BW thresholds but for latency thresholds.</p></td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="results-and-analysis">
<h2>Results and analysis<a class="headerlink" href="#results-and-analysis" title="Permalink to this headline">¶</a></h2>
<div class="section" id="graph">
<span id="bw-and-lat-graph"></span><h3>Graph<a class="headerlink" href="#graph" title="Permalink to this headline">¶</a></h3>
<p>For each test run, add the following graphs to section <a class="reference internal" href="template/checklist.html#calibration-memory-bandwidth-and-latency-checklist"><span class="std std-ref">Calibration - Memory bandwidth and latency</span></a> of your checklist.</p>
<p>Find the memory log file:</p>
<blockquote>
<div><ul>
<li><p>For single-channel: <code class="docutils literal notranslate"><span class="pre">&lt;log_dir&gt;/memory_&lt;tag&gt;_result.csv</span></code>, e.g. <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding/memory_ddr[0]_result.csv</span></code>.</p></li>
<li><p>For multi-channel: <code class="docutils literal notranslate"><span class="pre">&lt;log_dir&gt;/memory_&lt;tag&gt;_ch_0_result.csv</span></code>, e.g. <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding/memory_hbm[0]_ch_0_result.csv</span></code>.</p></li>
<li><p>For PS_DDR, need to look at all channels and combined results: <code class="docutils literal notranslate"><span class="pre">&lt;log_dir&gt;/memory_DDR[1]_ch_&lt;id&gt;_result.csv</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p>E.g. <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding/memory_PS_DDR_mc_summary.csv</span></code>.</p></li>
<li><p>E.g. <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding/memory_PS_DDR_mc_summary.csv</span></code>.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>Then:</p>
<blockquote>
<div><ul>
<li><p>Open it in Excel.</p></li>
<li><p>For <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_rate_ramp</span></code> runs:</p>
<ul>
<li><p>Remove first rows where <code class="docutils literal notranslate"><span class="pre">test_mode</span></code> = <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> as it contains results coming from the initialization of the memory (prior the actual readings).</p></li>
<li><p>Create graph (2-D line) with <code class="docutils literal notranslate"><span class="pre">average</span> <span class="pre">total</span> <span class="pre">write+read</span> <span class="pre">BW</span> <span class="pre">(MBps)</span></code>, <code class="docutils literal notranslate"><span class="pre">average</span> <span class="pre">write</span> <span class="pre">BW</span> <span class="pre">(MBps)</span></code> and <code class="docutils literal notranslate"><span class="pre">average</span> <span class="pre">read</span> <span class="pre">BW</span> <span class="pre">(MBps)</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p>Use data of <code class="docutils literal notranslate"><span class="pre">read</span> <span class="pre">rate</span> <span class="pre">(%)</span></code> column for horizontal axis.</p></li>
<li><p>Set chart title to: <strong>BW vs CU rate for &lt;memory_type&gt; &lt;test_mode&gt;</strong>.</p></li>
<li><p>Set axis titles with data units.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Create graph (2-D line) with <code class="docutils literal notranslate"><span class="pre">write</span> <span class="pre">burst</span> <span class="pre">latency</span> <span class="pre">(ns)</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p>Use data of <code class="docutils literal notranslate"><span class="pre">read</span> <span class="pre">rate</span> <span class="pre">(%)</span></code> column for horizontal axis.</p></li>
<li><p>Set chart title to: <strong>Write latency vs CU rate for &lt;memory_type&gt; &lt;test_mode&gt;</strong>.</p></li>
<li><p>Set axis titles with data units.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Create similar graph but with <code class="docutils literal notranslate"><span class="pre">read</span> <span class="pre">burst</span> <span class="pre">latency</span> <span class="pre">(ns)</span></code>.</p></li>
</ul>
</li>
<li><p>For <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd_outstanding_ramp</span></code> and <code class="docutils literal notranslate"><span class="pre">only_rd_outstanding_ramp</span></code> runs:</p>
<ul>
<li><p>remove first rows where <code class="docutils literal notranslate"><span class="pre">test_mode</span></code> = <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>. as it contains results coming from the initialization of the memory (prior the actual readings).</p></li>
<li><p>Create graph (2-D line) with <code class="docutils literal notranslate"><span class="pre">average</span> <span class="pre">read</span> <span class="pre">BW</span> <span class="pre">(MBps)</span></code> and <code class="docutils literal notranslate"><span class="pre">average</span> <span class="pre">read</span> <span class="pre">burst</span> <span class="pre">latency</span> <span class="pre">(ns)</span></code>.</p>
<blockquote>
<div><ul>
<li><p>Use data of <code class="docutils literal notranslate"><span class="pre">outstanding</span> <span class="pre">reads</span></code> column for horizontal axis.</p>
<blockquote>
<div><ul class="simple">
<li><p>Note outstanding set to 0 corresponds to a maximum number of outstanding transactions not limited.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Use primary vertical axis for bandwidth.</p></li>
<li><p>Use secondary vertical axis for latency.</p></li>
<li><p>Set chart title to: <strong>Read BW &amp; latency vs outstanding reads for &lt;memory_type&gt; &lt;test_mode&gt;</strong>.</p></li>
<li><p>Set axis titles with data units.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Create similar graph but with <code class="docutils literal notranslate"><span class="pre">average</span> <span class="pre">write</span> <span class="pre">BW</span> <span class="pre">(MBps)</span></code> and <code class="docutils literal notranslate"><span class="pre">average</span> <span class="pre">write</span> <span class="pre">burst</span> <span class="pre">latency</span> <span class="pre">(ns)</span></code>.</p></li>
</ul>
</li>
</ul>
</div></blockquote>
<p>Include these graphs to your <a class="reference internal" href="template/checklist.html#checklist-results"><span class="std std-ref">Checklist Template</span></a>.</p>
</div>
<div class="section" id="results">
<h3>Results<a class="headerlink" href="#results" title="Permalink to this headline">¶</a></h3>
<p>Add your results to section <a class="reference internal" href="template/checklist.html#calibration-memory-bandwidth-and-latency-checklist"><span class="std std-ref">Calibration - Memory bandwidth and latency</span></a> of your checklist.</p>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>

        </div>
      </div>


	  <!-- Sphinx Page Footer block -->
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="platform-definition-json-file.html" class="btn btn-neutral float-right" title="Platform definition JSON file" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="calibration-memory-cu-power.html" class="btn btn-neutral float-left" title="Calibration - Memory CU power" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo" class="copyright">
    <p class="footerinfo">
      <span class="lastupdated">
        Last updated on May 05, 2022.
      </span>

    </p>
	<br>
  </div>
      </div>
    </section>


  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

   <script type="text/javascript">
    jQuery(function() { Search.loadIndex("searchindex.js"); });
  </script>

  <script type="text/javascript" id="searchindexloader"></script>


  
  
    
  



  <!--  Xilinx template footer block -->
							</div>
						</div>
					</div>
				</div>
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="footer parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
								<noindex>
                  <!-- make footer fixed - NileshP -->
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
                  <!-- make footer fixed NileshP-->
									<footer>
										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">
													<div class="row">
														<div class="footerSocial parbase">
															<div class="col-md-push-6 col-lg-push-6 col-md-6 col-lg-6">
																<ul class="list-inline pull-right social-menu">
																	<li>
																		<a href="https://www.linkedin.com/company/xilinx">
																		<span class="linkedin icon"></span>
																		<span class="sr-only">Connect on LinkedIn</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.twitter.com/XilinxInc">
																		<span class="twitter icon"></span>
																		<span class="sr-only">Follow us on Twitter</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.facebook.com/XilinxInc">
																		<span class="facebook icon"></span>
																		<span class="sr-only">Connect on Facebook</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.youtube.com/XilinxInc">
																		<span class="youtube icon"></span>
																		<span class="sr-only">Watch us on YouTube</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.xilinx.com/registration/subscriber-signup.html">
																		<span class="newsletter icon"></span>
																		<span class="sr-only">Subscribe to Newsletter</span>
																		</a>
																	</li>
																</ul>
															</div>
														</div>
														<div class="col-md-pull-6 col-lg-pull-6 col-md-6 col-lg-6">
															<span class="copyright">
                                  
                                  &copy; 2018-2022, Xilinx, Inc.
                              </span>
															<ul class="list-inline sub-menu">
																<li>
																	<a href="https://www.xilinx.com/about/privacy-policy.html">Privacy</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/legal.html">Legal</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/contact.html">Contact</a>
																</li>
															</ul>
														</div>
													</div>
												</div>
											</div>
										</div>
									</footer>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="quicklinks parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<noindex>
						<span class="quickLinks">
							<ul>
								<li>
									<a href="#top" class="btn backToTop">
									<span class="fas fa-angle-up" aria-hidden="true"></span>
									</a>
								</li>
							</ul>
						</span>
					</noindex>
				</div>
			</div>
		</div>
		<script>window.CQ = window.CQ || {}</script>
		<script src="https://static.cloud.coveo.com/searchui/v2.4382/js/CoveoJsSearch.Lazy.min.js"></script>
		<script>
			var underscoreSetup = function () {
			  _.templateSettings.interpolate = /\{\{=([^-][\S\s]+?)\}\}/g;
			  _.templateSettings.evaluate = /\{\{([^-=][\S\s]+?)\}\}/g;
			  _.templateSettings.escape = /\{\{-([^=][\S\s]+?)\}\}/g;
			}

			underscoreSetup();
		</script>
	</body>
</html>