library ieee;

use ieee.std_logic_1164.all;

entity Codificador_8_3 is
port(
	dentro: in bit_vector(3 downto 0);
	fuera: out bit_vector(1 downto 0);
	error: out bit
);
end Codificador_8_3;

architecture rte1 of Codificador_8_3 is
begin
process(dentro)
begin	
	case dentro is
		when "0001"=>fuera<="00";
		when "0001"=>fuera<="00";
		when "0001"=>fuera<="00";
		when "0001"=>fuera<="00";
		
	end case;
end process;
end rte1;