uart_data_fifo.v,verilog,xil_defaultlib,../../../../project_arty_s7.gen/sources_1/ip/uart_data_fifo/sim/uart_data_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
