
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>network &#8212; Cortix 0.1.0 documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for network</h1><div class="highlight"><pre>
<span></span><span class="ch">#!/usr/bin/env python</span>
<span class="c1"># -*- coding: utf-8 -*-</span>
<span class="c1"># This file is part of the Cortix toolkit environment</span>
<span class="c1"># https://cortix.org</span>

<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">pickle</span>
<span class="kn">import</span> <span class="nn">logging</span>
<span class="kn">from</span> <span class="nn">multiprocessing</span> <span class="k">import</span> <span class="n">Process</span>

<span class="kn">from</span> <span class="nn">cortix.src.module</span> <span class="k">import</span> <span class="n">Module</span>
<span class="kn">from</span> <span class="nn">cortix.src.port</span> <span class="k">import</span> <span class="n">Port</span>

<div class="viewcode-block" id="Network"><a class="viewcode-back" href="../src_rst/network.html#network.Network">[docs]</a><span class="k">class</span> <span class="nc">Network</span><span class="p">:</span>
    <span class="sd">&#39;&#39;&#39;Cortix network.</span>

<span class="sd">    Attributes</span>
<span class="sd">    ----------</span>

<span class="sd">    num_networks: int</span>
<span class="sd">        Number of instances of this class.</span>

<span class="sd">    &#39;&#39;&#39;</span>

    <span class="n">num_networks</span> <span class="o">=</span> <span class="mi">0</span>

<div class="viewcode-block" id="Network.__init__"><a class="viewcode-back" href="../src_rst/network.html#network.Network.__init__">[docs]</a>    <span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Module super class constructor.</span>

<span class="sd">        Attributes</span>
<span class="sd">        ----------</span>
<span class="sd">          max_n_modules_for_data_copy_on_root: int</span>
<span class="sd">              When using MPI the `network` will copy the data from all modules on the</span>
<span class="sd">              root process. This can generate an `out of memory` condition. This variable</span>
<span class="sd">              sets the maximum number of processes for which the data will be copied.</span>
<span class="sd">              Default is 1000.</span>

<span class="sd">       &#39;&#39;&#39;</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">Network</span><span class="o">.</span><span class="n">num_networks</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="s1">&#39;network-&#39;</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">id</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">log</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="s1">&#39;cortix&#39;</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">max_n_modules_for_data_copy_on_root</span> <span class="o">=</span> <span class="mi">1000</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">modules</span> <span class="o">=</span> <span class="nb">list</span><span class="p">()</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">gv_edges</span> <span class="o">=</span> <span class="nb">list</span><span class="p">()</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">use_mpi</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">use_multiprocessing</span> <span class="o">=</span> <span class="kc">None</span>

        <span class="n">Network</span><span class="o">.</span><span class="n">num_networks</span> <span class="o">+=</span> <span class="mi">1</span>

        <span class="k">return</span></div>

<div class="viewcode-block" id="Network.module"><a class="viewcode-back" href="../src_rst/network.html#network.Network.module">[docs]</a>    <span class="k">def</span> <span class="nf">module</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">m</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Add a module.</span>

<span class="sd">        &#39;&#39;&#39;</span>

        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="n">Module</span><span class="p">),</span> <span class="s1">&#39;m must be a module&#39;</span>

        <span class="n">name</span> <span class="o">=</span> <span class="n">m</span><span class="o">.</span><span class="n">name</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">name</span><span class="p">:</span>
            <span class="n">name</span> <span class="o">=</span> <span class="n">m</span><span class="o">.</span><span class="vm">__class__</span><span class="o">.</span><span class="vm">__name__</span>

        <span class="k">if</span> <span class="n">m</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">:</span>
            <span class="n">m</span><span class="o">.</span><span class="n">use_mpi</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">use_mpi</span>
            <span class="n">m</span><span class="o">.</span><span class="n">use_multiprocessing</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">use_multiprocessing</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">m</span><span class="p">)</span>
            <span class="n">m</span><span class="o">.</span><span class="n">id</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span>  <span class="c1"># see module doc for module id</span>

        <span class="k">return</span></div>

<div class="viewcode-block" id="Network.add_module"><a class="viewcode-back" href="../src_rst/network.html#network.Network.add_module">[docs]</a>    <span class="k">def</span> <span class="nf">add_module</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">m</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Alternative name to `module()`.</span>

<span class="sd">        &#39;&#39;&#39;</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">module</span><span class="p">(</span><span class="n">m</span><span class="p">)</span>

        <span class="k">return</span></div>

<div class="viewcode-block" id="Network.connect"><a class="viewcode-back" href="../src_rst/network.html#network.Network.connect">[docs]</a>    <span class="k">def</span> <span class="nf">connect</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">module_port_a</span><span class="p">,</span> <span class="n">module_port_b</span><span class="p">,</span> <span class="n">info</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Connect two modules using either their ports directly or inferred ports.</span>

<span class="sd">        A connection always opens a channel for data communication in both ways.</span>
<span class="sd">        That is, both sends and receives are allowed.</span>

<span class="sd">        Note</span>
<span class="sd">        ----</span>
<span class="sd">        The simplest form of usage is with arguments: (`module_a`, `module_b`).</span>
<span class="sd">        In this case, a `port` with the name of `module_a` **must** exist in `module_b`,</span>
<span class="sd">        and vice-versa (port names as `str` in lower case). In addition, the connect</span>
<span class="sd">        must not be called again with these same two modules, else the underlying</span>
<span class="sd">        connection will be overriden.</span>

<span class="sd">        For more rigorous connection, the user is advised to fully specify the</span>
<span class="sd">        module and the port in each list argument.</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        module_port_a: list([Module,Port]) or list([Module,str]) or Module</span>
<span class="sd">            First `module`-`port` to connect.</span>

<span class="sd">        module_port_b: list([Module,Port]) or list([Module,str]) or Module</span>
<span class="sd">            Second `module`-`port` to connect.</span>

<span class="sd">        info: str</span>
<span class="sd">            Information on the directionality of the information flow. This is for</span>
<span class="sd">            graph visualization purposes only. The default value will use the order</span>
<span class="sd">            in the argument list to define the direction. Default: None. If set</span>
<span class="sd">            to `bidiretional`, will create a double headed arrow in the graph figure.</span>

<span class="sd">        &#39;&#39;&#39;</span>

        <span class="k">if</span> <span class="n">info</span><span class="p">:</span>
            <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">info</span><span class="p">,</span><span class="nb">str</span><span class="p">)</span>

        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">,</span> <span class="n">Module</span><span class="p">)</span> <span class="ow">and</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">,</span> <span class="n">Module</span><span class="p">):</span>

            <span class="n">module_a</span> <span class="o">=</span> <span class="n">module_port_a</span>
            <span class="n">module_b</span> <span class="o">=</span> <span class="n">module_port_b</span>

            <span class="k">assert</span> <span class="n">module_a</span><span class="o">.</span><span class="n">name</span> <span class="ow">and</span> <span class="n">module_b</span><span class="o">.</span><span class="n">name</span>  <span class="c1"># sanity check</span>

            <span class="k">assert</span> <span class="n">module_a</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">,</span><span class="s1">&#39;module </span><span class="si">%r</span><span class="s1"> not in network.&#39;</span><span class="o">%</span><span class="n">module_a</span><span class="o">.</span><span class="n">name</span>
            <span class="k">assert</span> <span class="n">module_b</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">,</span><span class="s1">&#39;module </span><span class="si">%r</span><span class="s1"> not in network.&#39;</span><span class="o">%</span><span class="n">module_b</span><span class="o">.</span><span class="n">name</span>

            <span class="n">idx_a</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="n">module_a</span><span class="p">)</span>
            <span class="n">idx_b</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="n">module_b</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gv_edges</span><span class="o">.</span><span class="n">append</span><span class="p">(</span> <span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_a</span><span class="p">),</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_b</span><span class="p">))</span> <span class="p">)</span>

            <span class="k">if</span> <span class="n">info</span><span class="o">==</span><span class="s1">&#39;bidirectional&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">gv_edges</span><span class="o">.</span><span class="n">append</span><span class="p">(</span> <span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_b</span><span class="p">),</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_a</span><span class="p">))</span> <span class="p">)</span>

            <span class="n">port_a</span> <span class="o">=</span> <span class="n">module_a</span><span class="o">.</span><span class="n">get_port</span><span class="p">(</span><span class="n">module_b</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">())</span>
            <span class="n">port_b</span> <span class="o">=</span> <span class="n">module_b</span><span class="o">.</span><span class="n">get_port</span><span class="p">(</span><span class="n">module_a</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">())</span>

            <span class="n">port_a</span><span class="o">.</span><span class="n">connect</span><span class="p">(</span><span class="n">port_b</span><span class="p">)</span>

        <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">,</span> <span class="nb">list</span><span class="p">)</span> <span class="ow">and</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">,</span> <span class="nb">list</span><span class="p">):</span>

            <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span> <span class="ow">and</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span><span class="n">Module</span><span class="p">)</span> <span class="ow">and</span>\
                  <span class="p">(</span><span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nb">str</span><span class="p">)</span> <span class="ow">or</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="n">Port</span><span class="p">))</span>

            <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span> <span class="ow">and</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span><span class="n">Module</span><span class="p">)</span> <span class="ow">and</span>\
                  <span class="p">(</span><span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nb">str</span><span class="p">)</span> <span class="ow">or</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="n">Port</span><span class="p">))</span>

            <span class="n">module_a</span> <span class="o">=</span> <span class="n">module_port_a</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
            <span class="n">module_b</span> <span class="o">=</span> <span class="n">module_port_b</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>

            <span class="k">assert</span> <span class="n">module_a</span><span class="o">.</span><span class="n">name</span> <span class="ow">and</span> <span class="n">module_b</span><span class="o">.</span><span class="n">name</span>  <span class="c1"># sanity check</span>

            <span class="k">assert</span> <span class="n">module_a</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">,</span><span class="s1">&#39;module </span><span class="si">%r</span><span class="s1"> not in network.&#39;</span><span class="o">%</span><span class="n">module_a</span><span class="o">.</span><span class="n">name</span>
            <span class="k">assert</span> <span class="n">module_b</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">,</span><span class="s1">&#39;module </span><span class="si">%r</span><span class="s1"> not in network.&#39;</span><span class="o">%</span><span class="n">module_b</span><span class="o">.</span><span class="n">name</span>

            <span class="n">idx_a</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="n">module_a</span><span class="p">)</span>
            <span class="n">idx_b</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="n">module_b</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gv_edges</span><span class="o">.</span><span class="n">append</span><span class="p">(</span> <span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_a</span><span class="p">),</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_b</span><span class="p">))</span> <span class="p">)</span>

            <span class="k">if</span> <span class="n">info</span><span class="o">==</span><span class="s1">&#39;bidirectional&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">gv_edges</span><span class="o">.</span><span class="n">append</span><span class="p">(</span> <span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_b</span><span class="p">),</span><span class="nb">str</span><span class="p">(</span><span class="n">idx_a</span><span class="p">))</span> <span class="p">)</span>

            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nb">str</span><span class="p">):</span>
                <span class="n">port_a</span> <span class="o">=</span> <span class="n">module_a</span><span class="o">.</span><span class="n">get_port</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
            <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_a</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="n">Port</span><span class="p">):</span>
                <span class="n">port_a</span> <span class="o">=</span> <span class="n">module_port_a</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">assert</span> <span class="kc">False</span><span class="p">,</span> <span class="s1">&#39;help!&#39;</span>

            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nb">str</span><span class="p">):</span>
                <span class="n">port_b</span> <span class="o">=</span> <span class="n">module_b</span><span class="o">.</span><span class="n">get_port</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
            <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">module_port_b</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="n">Port</span><span class="p">):</span>
                <span class="n">port_b</span> <span class="o">=</span> <span class="n">module_port_b</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">assert</span> <span class="kc">False</span><span class="p">,</span> <span class="s1">&#39;help!&#39;</span>

            <span class="n">port_a</span><span class="o">.</span><span class="n">connect</span><span class="p">(</span><span class="n">port_b</span><span class="p">)</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="k">assert</span> <span class="kc">False</span><span class="p">,</span><span class="s1">&#39; not implemented.&#39;</span>

        <span class="k">return</span></div>

<div class="viewcode-block" id="Network.run"><a class="viewcode-back" href="../src_rst/network.html#network.Network.run">[docs]</a>    <span class="k">def</span> <span class="nf">run</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Run the network simulation.</span>

<span class="sd">        This function concurrently executes the `cortix.src.module.run` function</span>
<span class="sd">        for each module in the network. Modules are run using either MPI or</span>
<span class="sd">        Multiprocessing, depending on the user configuration.</span>

<span class="sd">        Note</span>
<span class="sd">        ----</span>
<span class="sd">        When using multiprocessing, data from the modules state are copied to the master</span>
<span class="sd">        process after the `run()` method of the modules is finished.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">1</span><span class="p">,</span> <span class="s1">&#39;the network must have a list of modules.&#39;</span>

        <span class="c1"># Remove the scratch file save directory</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">rank</span> <span class="o">==</span> <span class="mi">0</span> <span class="ow">or</span> <span class="bp">self</span><span class="o">.</span><span class="n">use_multiprocessing</span><span class="p">:</span>
            <span class="n">os</span><span class="o">.</span><span class="n">system</span><span class="p">(</span><span class="s1">&#39;rm -rf .ctx-saved &amp;&amp; mkdir .ctx-saved&#39;</span><span class="p">)</span>

        <span class="c1"># Running under MPI</span>
        <span class="c1">#------------------</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">use_mpi</span><span class="p">:</span>

            <span class="c1"># Synchronize in the beginning</span>
            <span class="k">assert</span> <span class="bp">self</span><span class="o">.</span><span class="n">size</span> <span class="o">==</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>\
                <span class="s1">&#39;Incorrect number of processes (Required </span><span class="si">%r</span><span class="s1">, got </span><span class="si">%r</span><span class="s1">)&#39;</span><span class="o">%</span>\
                <span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">size</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">comm</span><span class="o">.</span><span class="n">Barrier</span><span class="p">()</span>

            <span class="c1"># Assign an mpi rank to all ports of a module using the module list index</span>
            <span class="c1"># If a port has rank assignment from a previous run; leave it alone</span>
            <span class="k">for</span> <span class="n">m</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">:</span>
                <span class="n">rank</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="n">m</span><span class="p">)</span><span class="o">+</span><span class="mi">1</span>
                <span class="k">for</span> <span class="n">port</span> <span class="ow">in</span> <span class="n">m</span><span class="o">.</span><span class="n">ports</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">port</span><span class="o">.</span><span class="n">rank</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                        <span class="n">port</span><span class="o">.</span><span class="n">rank</span> <span class="o">=</span> <span class="n">rank</span>

            <span class="c1"># Assign a unique port id to all ports</span>
            <span class="c1"># If a port has id assignment from a previous run; leave it alone</span>
            <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="k">for</span> <span class="n">mod</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">:</span>
                <span class="k">for</span> <span class="n">port</span> <span class="ow">in</span> <span class="n">mod</span><span class="o">.</span><span class="n">ports</span><span class="p">:</span>
                    <span class="n">port</span><span class="o">.</span><span class="n">use_mpi</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">use_mpi</span>
                    <span class="k">if</span> <span class="n">port</span><span class="o">.</span><span class="n">id</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                        <span class="n">port</span><span class="o">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">i</span>
                        <span class="n">i</span> <span class="o">+=</span> <span class="mi">1</span>

            <span class="c1"># Parallel run module in MPI</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">rank</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
                <span class="n">mod</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">rank</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">log</span><span class="o">.</span><span class="n">info</span><span class="p">(</span><span class="s1">&#39;Launching Module </span><span class="si">{}</span><span class="s1">&#39;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">mod</span><span class="p">))</span>
                <span class="n">mod</span><span class="o">.</span><span class="n">run_and_save</span><span class="p">()</span>

            <span class="c1"># Sync here at the end</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">comm</span><span class="o">.</span><span class="n">Barrier</span><span class="p">()</span>

        <span class="c1"># Running under Python multiprocessing</span>
        <span class="c1">#-------------------------------------</span>
        <span class="k">else</span><span class="p">:</span>

            <span class="c1"># Parallel run all modules in Python multiprocessing</span>
            <span class="n">processes</span> <span class="o">=</span> <span class="nb">list</span><span class="p">()</span>

            <span class="n">count_states</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="k">for</span> <span class="n">mod</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">log</span><span class="o">.</span><span class="n">info</span><span class="p">(</span><span class="s1">&#39;Launching Module </span><span class="si">{}</span><span class="s1">&#39;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">mod</span><span class="p">))</span>
                <span class="n">p</span> <span class="o">=</span> <span class="n">Process</span><span class="p">(</span> <span class="n">target</span><span class="o">=</span><span class="n">mod</span><span class="o">.</span><span class="n">run_and_save</span> <span class="p">)</span>
                <span class="n">processes</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">p</span><span class="p">)</span>
                <span class="n">p</span><span class="o">.</span><span class="n">start</span><span class="p">()</span>

            <span class="c1"># Synchronize at the end</span>
            <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">processes</span><span class="p">:</span>
                <span class="n">p</span><span class="o">.</span><span class="n">join</span><span class="p">()</span>

        <span class="c1"># Reload saved modules</span>
        <span class="c1">#---------------------</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">use_mpi</span><span class="p">:</span>
            <span class="c1"># make double sure all are in sync here before reading files from disk</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">comm</span><span class="o">.</span><span class="n">Barrier</span><span class="p">()</span>

        <span class="n">num_files</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">for</span> <span class="n">file_name</span> <span class="ow">in</span> <span class="n">os</span><span class="o">.</span><span class="n">listdir</span><span class="p">(</span><span class="s1">&#39;.ctx-saved&#39;</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">file_name</span><span class="o">.</span><span class="n">endswith</span><span class="p">(</span><span class="s1">&#39;.pkl&#39;</span><span class="p">):</span>
                <span class="n">num_files</span> <span class="o">+=</span> <span class="mi">1</span>
                <span class="n">file_name</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="s1">&#39;.ctx-saved&#39;</span><span class="p">,</span> <span class="n">file_name</span><span class="p">)</span>
                <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">file_name</span><span class="p">,</span> <span class="s1">&#39;rb&#39;</span><span class="p">)</span> <span class="k">as</span> <span class="n">f</span><span class="p">:</span>
                    <span class="n">module</span> <span class="o">=</span> <span class="n">pickle</span><span class="o">.</span><span class="n">load</span><span class="p">(</span><span class="n">f</span><span class="p">)</span>
                    <span class="c1"># reintroduce logging</span>
                    <span class="n">module</span><span class="o">.</span><span class="n">log</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="s1">&#39;cortix&#39;</span><span class="p">)</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">[</span><span class="n">module</span><span class="o">.</span><span class="n">id</span><span class="p">]</span> <span class="o">=</span> <span class="n">module</span>

        <span class="k">if</span> <span class="n">num_files</span> <span class="ow">and</span> <span class="n">num_files</span> <span class="o">!=</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">log</span><span class="o">.</span><span class="n">warn</span><span class="p">(</span><span class="s1">&#39;Network::run(): not all modules reloaded from disk.&#39;</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">use_mpi</span><span class="p">:</span>
            <span class="c1"># Make double sure all are in sync here before going forward</span>
            <span class="c1"># this solves the problem of processes running behind reading files</span>
            <span class="c1"># that do not exist anymore</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">comm</span><span class="o">.</span><span class="n">Barrier</span><span class="p">()</span></div>

<div class="viewcode-block" id="Network.draw"><a class="viewcode-back" href="../src_rst/network.html#network.Network.draw">[docs]</a>    <span class="k">def</span> <span class="nf">draw</span><span class="p">(</span> <span class="bp">self</span><span class="p">,</span> <span class="n">graph_attr</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">node_attr</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">engine</span><span class="o">=</span><span class="s1">&#39;twopi&#39;</span><span class="p">,</span> <span class="n">lr</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> 
              <span class="n">ports</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> <span class="n">node_shape</span><span class="o">=</span><span class="s1">&#39;hexagon&#39;</span> <span class="p">):</span>

        <span class="c1"># Import here to avoid broken dependency. Only this method needs this.</span>
        <span class="kn">from</span> <span class="nn">graphviz</span> <span class="k">import</span> <span class="n">Digraph</span>

        <span class="n">graph_attr</span> <span class="o">=</span> <span class="n">graph_attr</span> <span class="k">if</span> <span class="n">graph_attr</span> <span class="k">else</span> <span class="p">{</span><span class="s1">&#39;splines&#39;</span><span class="p">:</span><span class="s1">&#39;true&#39;</span><span class="p">,</span><span class="s1">&#39;overlap&#39;</span><span class="p">:</span><span class="s1">&#39;scale&#39;</span><span class="p">,</span>
                <span class="s1">&#39;ranksep&#39;</span><span class="p">:</span><span class="s1">&#39;2.0&#39;</span><span class="p">}</span>

        <span class="n">node_attr</span> <span class="o">=</span> <span class="n">node_attr</span> <span class="k">if</span> <span class="n">node_attr</span> <span class="k">else</span> <span class="p">{</span><span class="s1">&#39;shape&#39;</span><span class="p">:</span><span class="s1">&#39;hexagon&#39;</span><span class="p">,</span><span class="s1">&#39;style&#39;</span><span class="p">:</span><span class="s1">&#39;filled&#39;</span><span class="p">}</span>

        <span class="n">g</span> <span class="o">=</span> <span class="n">Digraph</span><span class="p">(</span> <span class="n">name</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">comment</span><span class="o">=</span><span class="s1">&#39;Network::graphviz&#39;</span><span class="p">,</span><span class="nb">format</span><span class="o">=</span><span class="s1">&#39;png&#39;</span><span class="p">,</span>
                     <span class="n">graph_attr</span><span class="o">=</span><span class="n">graph_attr</span><span class="p">,</span><span class="n">node_attr</span><span class="o">=</span><span class="n">node_attr</span><span class="p">,</span> <span class="n">engine</span><span class="o">=</span><span class="n">engine</span> <span class="p">)</span>

        <span class="k">if</span> <span class="n">lr</span><span class="p">:</span> <span class="n">g</span><span class="o">.</span><span class="n">attr</span><span class="p">(</span><span class="n">rankdir</span><span class="o">=</span><span class="s1">&#39;LR&#39;</span><span class="p">)</span>

        <span class="n">g</span><span class="o">.</span><span class="n">attr</span><span class="p">(</span><span class="s1">&#39;node&#39;</span><span class="p">,</span> <span class="n">shape</span><span class="o">=</span><span class="n">node_shape</span><span class="p">)</span>

        <span class="k">for</span> <span class="nb">id</span><span class="p">,</span> <span class="n">m</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">modules</span><span class="p">):</span>
            <span class="n">g</span><span class="o">.</span><span class="n">node</span><span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="nb">id</span><span class="p">),</span> <span class="n">m</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>

        <span class="k">for</span> <span class="n">e</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">gv_edges</span><span class="p">:</span>
            <span class="n">g</span><span class="o">.</span><span class="n">edge</span><span class="p">(</span><span class="n">e</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">e</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

        <span class="n">g</span><span class="o">.</span><span class="n">render</span><span class="p">()</span>

        <span class="k">return</span> <span class="n">g</span></div></div>
</pre></div>

          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper"><!--Edit this file for customizing the side bar of the front page-->
<a href="https://github.com/dpploy/cortix"><img src="https://cortix.org/logo.jpg" alt="Cortix" style="border:none;"></a>
<h3>About Cortix</h3>
<p>
Cortix is a Python library for network modeling and HPC simulation.
</p>
<p>
Cortix Group <br>
c/o <a href="https://www.uml.edu/innovation-hub">UMass Innovation Hub</a> <br>
110 Canal St., 3rd Floor <br>
Lower, MA 01852
</p>

<p>
<a href="https://www.uml.edu/Engineering/Chemical/faculty/de-Almeida-Valmor.aspx">Prof. V. F. de Almeida, Ph.D.</a></br>
Group Leader <br>
<a href="https://www.uml.edu/Engineering/Chemical">Dept. of Chemical Engineering (Nuclear Program)</a></br>
<a href="https://www.uml.edu/">UMass Lowell</a><br>
</p>

<!---->

<h3><a href="../index.html">Table of Contents</a></h3>
<ul>
<li><a href="../index.html">Home</a></li>
<li><a href="../install.html">Install</a></li>
<li><a href="../contents.html">Documentation</a></li>
<li><a href="../license.html">License</a></li>
</ul>

<h3>Useful Links</h3>
<ul>
  <li><a href="https://pypi.org/project/cortix/">Cortix @ PyPI</a></li>
  <li><a href="https://github.com/dpploy/cortix">Cortix @ GitHub</a></li>
  <li><a href="https://mybinder.org/v2/gh/dpploy/cortix-nb/master">Cortix @ binder</a></li>
  <li><a href="https://nbviewer.jupyter.org/github/dpploy/cortix-nb/tree/master/">Cortix @ nbviewer</a></li>
  <li><a href="https://github.com/dpploy/cortix-nb">Cortix Jupyter Notebooks</a></li>
  <li><a href="https://github.com/dpploy/cortix/issues">Issue Tracker</a></li>
  <li><a href="https://dpploy.github.io/cortix/Cortix.pdf">PDF Documentation</a></li>
</ul>

<h3>HPC Resources</h3>
<ul>
  <li><a href="https://hpc.inl.gov/SitePages/Home.aspx">Idaho National Laboratory HPC</a></li>
  <li><a href="http://wiki.umassrc.org/wiki/index.php/Main_Page">UMass Green HPC Cluster </a></li>
</ul>



<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2019, University of Massachusetts Lowell.
      
    </div>

    
    <a href="https://github.com/dpploy/cortix" class="github">
        <img style="position: absolute; top: 0; right: 0; border: 0;" src="https://s3.amazonaws.com/github/ribbons/forkme_right_darkblue_121621.png" alt="Fork me on GitHub"  class="github"/>
    </a>
    

    
  </body>
</html>