{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 00:24:26 2015 " "Info: Processing started: Wed Sep 30 00:24:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[3\]~latch " "Warning: Node \"templl\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[1\]~latch " "Warning: Node \"templl\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[2\]~latch " "Warning: Node \"templl\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[0\]~latch " "Warning: Node \"templl\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[2\]~latch " "Warning: Node \"temphh\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[0\]~latch " "Warning: Node \"temphh\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[1\]~latch " "Warning: Node \"temphh\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[3\]~latch " "Warning: Node \"temphh\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[1\]~latch " "Warning: Node \"templ\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[3\]~latch " "Warning: Node \"templ\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[0\]~latch " "Warning: Node \"templ\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[2\]~latch " "Warning: Node \"templ\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[1\]~latch " "Warning: Node \"temph\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[2\]~latch " "Warning: Node \"temph\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[0\]~latch " "Warning: Node \"temph\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[3\]~latch " "Warning: Node \"temph\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyb:u11\|pressout " "Info: Detected ripple clock \"keyb:u11\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u11\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyb:u12\|pressout " "Info: Detected ripple clock \"keyb:u12\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u12\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clks " "Info: Detected ripple clock \"clkdiv:u1\|clks\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clks" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clkms " "Info: Detected ripple clock \"clkdiv:u1\|clkms\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clkms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyb:u2\|pressout " "Info: Detected ripple clock \"keyb:u2\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u2\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register dclk:u3\|moncntl\[2\] register dclk:u3\|moncntl\[2\] 237.87 MHz 4.204 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 237.87 MHz between source register \"dclk:u3\|moncntl\[2\]\" and destination register \"dclk:u3\|moncntl\[2\]\" (period= 4.204 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.965 ns + Longest register register " "Info: + Longest register to register delay is 3.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dclk:u3\|moncntl\[2\] 1 REG LCFF_X29_Y24_N15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.422 ns) 0.840 ns dclk:u3\|process_0~0 2 COMB LCCOMB_X29_Y24_N18 2 " "Info: 2: + IC(0.418 ns) + CELL(0.422 ns) = 0.840 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 2; COMB Node = 'dclk:u3\|process_0~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { dclk:u3|moncntl[2] dclk:u3|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.512 ns) 2.171 ns dclk:u3\|moncntl~4 3 COMB LCCOMB_X30_Y24_N12 9 " "Info: 3: + IC(0.819 ns) + CELL(0.512 ns) = 2.171 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 9; COMB Node = 'dclk:u3\|moncntl~4'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.331 ns" { dclk:u3|process_0~0 dclk:u3|moncntl~4 } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 2.707 ns dclk:u3\|moncntl\[3\]~12 4 COMB LCCOMB_X30_Y24_N4 3 " "Info: 4: + IC(0.358 ns) + CELL(0.178 ns) = 2.707 ns; Loc. = LCCOMB_X30_Y24_N4; Fanout = 3; COMB Node = 'dclk:u3\|moncntl\[3\]~12'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { dclk:u3|moncntl~4 dclk:u3|moncntl[3]~12 } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.758 ns) 3.965 ns dclk:u3\|moncntl\[2\] 5 REG LCFF_X29_Y24_N15 8 " "Info: 5: + IC(0.500 ns) + CELL(0.758 ns) = 3.965 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.258 ns" { dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 47.16 % ) " "Info: Total cell delay = 1.870 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 52.84 % ) " "Info: Total interconnect delay = 2.095 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.965 ns" { dclk:u3|moncntl[2] dclk:u3|process_0~0 dclk:u3|moncntl~4 dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.965 ns" { dclk:u3|moncntl[2] {} dclk:u3|process_0~0 {} dclk:u3|moncntl~4 {} dclk:u3|moncntl[3]~12 {} dclk:u3|moncntl[2] {} } { 0.000ns 0.418ns 0.819ns 0.358ns 0.500ns } { 0.000ns 0.422ns 0.512ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.198 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clks 2 REG LCFF_X22_Y13_N25 2 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N25; Fanout = 2; REG Node = 'clkdiv:u1\|clks'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clks } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.605 ns clkdiv:u1\|clks~clkctrl 3 COMB CLKCTRL_G14 42 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.605 ns; Loc. = CLKCTRL_G14; Fanout = 42; COMB Node = 'clkdiv:u1\|clks~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { clkdiv:u1|clks clkdiv:u1|clks~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 6.198 ns dclk:u3\|moncntl\[2\] 4 REG LCFF_X29_Y24_N15 8 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.198 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.45 % ) " "Info: Total cell delay = 2.507 ns ( 40.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 59.55 % ) " "Info: Total interconnect delay = 3.691 ns ( 59.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.198 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clks 2 REG LCFF_X22_Y13_N25 2 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N25; Fanout = 2; REG Node = 'clkdiv:u1\|clks'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clks } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.605 ns clkdiv:u1\|clks~clkctrl 3 COMB CLKCTRL_G14 42 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.605 ns; Loc. = CLKCTRL_G14; Fanout = 42; COMB Node = 'clkdiv:u1\|clks~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { clkdiv:u1|clks clkdiv:u1|clks~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 6.198 ns dclk:u3\|moncntl\[2\] 4 REG LCFF_X29_Y24_N15 8 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.198 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.45 % ) " "Info: Total cell delay = 2.507 ns ( 40.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 59.55 % ) " "Info: Total interconnect delay = 3.691 ns ( 59.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.965 ns" { dclk:u3|moncntl[2] dclk:u3|process_0~0 dclk:u3|moncntl~4 dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.965 ns" { dclk:u3|moncntl[2] {} dclk:u3|process_0~0 {} dclk:u3|moncntl~4 {} dclk:u3|moncntl[3]~12 {} dclk:u3|moncntl[2] {} } { 0.000ns 0.418ns 0.819ns 0.358ns 0.500ns } { 0.000ns 0.422ns 0.512ns 0.178ns 0.758ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ss templ\[1\]~_emulated CLOCK_50 483 ps " "Info: Found hold time violation between source  pin or register \"ss\" and destination pin or register \"templ\[1\]~_emulated\" for clock \"CLOCK_50\" (Hold time is 483 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.782 ns + Largest " "Info: + Largest clock skew is 1.782 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.881 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clkms 2 REG LCFF_X22_Y13_N29 31 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N29; Fanout = 31; REG Node = 'clkdiv:u1\|clkms'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clkms } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.238 ns) + CELL(0.000 ns) 5.301 ns clkdiv:u1\|clkms~clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(2.238 ns) + CELL(0.000 ns) = 5.301 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'clkdiv:u1\|clkms~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.238 ns" { clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.881 ns templ\[1\]~_emulated 4 REG LCFF_X24_Y22_N19 1 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.881 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.43 % ) " "Info: Total cell delay = 2.507 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.374 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.099 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 5.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 3.582 ns keyb:u11\|pressout 2 REG LCFF_X24_Y19_N1 2 " "Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.582 ns; Loc. = LCFF_X24_Y19_N1; Fanout = 2; REG Node = 'keyb:u11\|pressout'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.556 ns" { CLOCK_50 keyb:u11|pressout } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.602 ns) 5.099 ns ss 3 REG LCFF_X24_Y22_N15 20 " "Info: 3: + IC(0.915 ns) + CELL(0.602 ns) = 5.099 ns; Loc. = LCFF_X24_Y22_N15; Fanout = 20; REG Node = 'ss'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.517 ns" { keyb:u11|pressout ss } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.17 % ) " "Info: Total cell delay = 2.507 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 50.83 % ) " "Info: Total interconnect delay = 2.592 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 1.677ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 1.677ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.308 ns - Shortest register register " "Info: - Shortest register to register delay is 1.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ss 1 REG LCFF_X24_Y22_N15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N15; Fanout = 20; REG Node = 'ss'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ss } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.322 ns) 0.745 ns templ~5 2 COMB LCCOMB_X24_Y22_N26 1 " "Info: 2: + IC(0.423 ns) + CELL(0.322 ns) = 0.745 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'templ~5'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.745 ns" { ss templ~5 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 1.212 ns templ\[1\]~data_lut 3 COMB LCCOMB_X24_Y22_N18 1 " "Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 1.212 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 1; COMB Node = 'templ\[1\]~data_lut'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.467 ns" { templ~5 templ[1]~data_lut } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.308 ns templ\[1\]~_emulated 4 REG LCFF_X24_Y22_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.308 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { templ[1]~data_lut templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 45.57 % ) " "Info: Total cell delay = 0.596 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.712 ns ( 54.43 % ) " "Info: Total interconnect delay = 0.712 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { ss templ~5 templ[1]~data_lut templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.308 ns" { ss {} templ~5 {} templ[1]~data_lut {} templ[1]~_emulated {} } { 0.000ns 0.423ns 0.289ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 1.677ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { ss templ~5 templ[1]~data_lut templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.308 ns" { ss {} templ~5 {} templ[1]~data_lut {} templ[1]~_emulated {} } { 0.000ns 0.423ns 0.289ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyb:u11\|sft\[0\] KEY\[1\] CLOCK_50 4.957 ns register " "Info: tsu for register \"keyb:u11\|sft\[0\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is 4.957 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.840 ns + Longest pin register " "Info: + Longest pin to register delay is 7.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.702 ns) + CELL(0.178 ns) 7.744 ns keyb:u11\|sft\[0\]~feeder 2 COMB LCCOMB_X24_Y19_N2 1 " "Info: 2: + IC(6.702 ns) + CELL(0.178 ns) = 7.744 ns; Loc. = LCCOMB_X24_Y19_N2; Fanout = 1; COMB Node = 'keyb:u11\|sft\[0\]~feeder'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.880 ns" { KEY[1] keyb:u11|sft[0]~feeder } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.840 ns keyb:u11\|sft\[0\] 3 REG LCFF_X24_Y19_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.840 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 14.52 % ) " "Info: Total cell delay = 1.138 ns ( 14.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.702 ns ( 85.48 % ) " "Info: Total interconnect delay = 6.702 ns ( 85.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.840 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.840 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.702ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.845 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns keyb:u11\|sft\[0\] 3 REG LCFF_X24_Y19_N3 3 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.840 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.840 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.702ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX2\[5\] templ\[1\]~_emulated 15.281 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX2\[5\]\" through register \"templ\[1\]~_emulated\" is 15.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.881 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clkms 2 REG LCFF_X22_Y13_N29 31 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N29; Fanout = 31; REG Node = 'clkdiv:u1\|clkms'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clkms } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.238 ns) + CELL(0.000 ns) 5.301 ns clkdiv:u1\|clkms~clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(2.238 ns) + CELL(0.000 ns) = 5.301 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'clkdiv:u1\|clkms~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.238 ns" { clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.881 ns templ\[1\]~_emulated 4 REG LCFF_X24_Y22_N19 1 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.881 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.43 % ) " "Info: Total cell delay = 2.507 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.374 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.123 ns + Longest register pin " "Info: + Longest register to pin delay is 8.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns templ\[1\]~_emulated 1 REG LCFF_X24_Y22_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.545 ns) 1.756 ns templ\[1\]~head_lut 2 COMB LCCOMB_X20_Y21_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.545 ns) = 1.756 ns; Loc. = LCCOMB_X20_Y21_N20; Fanout = 7; COMB Node = 'templ\[1\]~head_lut'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { templ[1]~_emulated templ[1]~head_lut } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.322 ns) 2.939 ns seg:u6\|Mux5~0 3 COMB LCCOMB_X19_Y21_N4 1 " "Info: 3: + IC(0.861 ns) + CELL(0.322 ns) = 2.939 ns; Loc. = LCCOMB_X19_Y21_N4; Fanout = 1; COMB Node = 'seg:u6\|Mux5~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { templ[1]~head_lut seg:u6|Mux5~0 } "NODE_NAME" } } { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(2.830 ns) 8.123 ns HEX2\[5\] 4 PIN PIN_E4 0 " "Info: 4: + IC(2.354 ns) + CELL(2.830 ns) = 8.123 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'HEX2\[5\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.184 ns" { seg:u6|Mux5~0 HEX2[5] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.697 ns ( 45.51 % ) " "Info: Total cell delay = 3.697 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.426 ns ( 54.49 % ) " "Info: Total interconnect delay = 4.426 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.123 ns" { templ[1]~_emulated templ[1]~head_lut seg:u6|Mux5~0 HEX2[5] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.123 ns" { templ[1]~_emulated {} templ[1]~head_lut {} seg:u6|Mux5~0 {} HEX2[5] {} } { 0.000ns 1.211ns 0.861ns 2.354ns } { 0.000ns 0.545ns 0.322ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.123 ns" { templ[1]~_emulated templ[1]~head_lut seg:u6|Mux5~0 HEX2[5] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.123 ns" { templ[1]~_emulated {} templ[1]~head_lut {} seg:u6|Mux5~0 {} HEX2[5] {} } { 0.000ns 1.211ns 0.861ns 2.354ns } { 0.000ns 0.545ns 0.322ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[1\] LEDG\[1\] 8.946 ns Longest " "Info: Longest tpd from source pin \"KEY\[1\]\" to destination pin \"LEDG\[1\]\" is 8.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.232 ns) + CELL(2.850 ns) 8.946 ns LEDG\[1\] 2 PIN PIN_U21 0 " "Info: 2: + IC(5.232 ns) + CELL(2.850 ns) = 8.946 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.082 ns" { KEY[1] LEDG[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.714 ns ( 41.52 % ) " "Info: Total cell delay = 3.714 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.232 ns ( 58.48 % ) " "Info: Total interconnect delay = 5.232 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.946 ns" { KEY[1] LEDG[1] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.946 ns" { KEY[1] {} KEY[1]~combout {} LEDG[1] {} } { 0.000ns 0.000ns 5.232ns } { 0.000ns 0.864ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyb:u12\|sft\[0\] KEY\[2\] CLOCK_50 -4.281 ns register " "Info: th for register \"keyb:u12\|sft\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is -4.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.856 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns keyb:u12\|sft\[0\] 3 REG LCFF_X24_Y10_N1 3 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = 'keyb:u12\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.592 ns" { CLOCK_50~clkctrl keyb:u12|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.856 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.856 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.423 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 2; PIN Node = 'KEY\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.136 ns) + CELL(0.413 ns) 7.423 ns keyb:u12\|sft\[0\] 2 REG LCFF_X24_Y10_N1 3 " "Info: 2: + IC(6.136 ns) + CELL(0.413 ns) = 7.423 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = 'keyb:u12\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.549 ns" { KEY[2] keyb:u12|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 17.34 % ) " "Info: Total cell delay = 1.287 ns ( 17.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.136 ns ( 82.66 % ) " "Info: Total interconnect delay = 6.136 ns ( 82.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.423 ns" { KEY[2] keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.423 ns" { KEY[2] {} KEY[2]~combout {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 6.136ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.856 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.856 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.423 ns" { KEY[2] keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.423 ns" { KEY[2] {} KEY[2]~combout {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 6.136ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 00:24:26 2015 " "Info: Processing ended: Wed Sep 30 00:24:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
