REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm.v:
  Nodes:           14
  Connections:     11
  Degree:          0.79
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 72.3ms      2%|=>-------------------------------------------------| Remaining: 42.5ms      4%|==>------------------------------------------------| Remaining: 42.5ms      6%|===>-----------------------------------------------| Remaining: 40.6ms      8%|====>----------------------------------------------| Remaining: 39.2ms     10%|=====>---------------------------------------------| Remaining: 37.9ms     12%|======>--------------------------------------------| Remaining: 36.7ms     14%|=======>-------------------------------------------| Remaining: 35.8ms     16%|========>------------------------------------------| Remaining: 34.9ms     18%|=========>-----------------------------------------| Remaining: 33.9ms     20%|==========>----------------------------------------| Remaining: 33.0ms     22%|===========>---------------------------------------| Remaining: 32.1ms     24%|============>--------------------------------------| Remaining: 31.9ms     26%|=============>-------------------------------------| Remaining: 31.1ms     28%|==============>------------------------------------| Remaining: 30.7ms     30%|===============>-----------------------------------| Remaining: 29.7ms     32%|================>----------------------------------| Remaining: 29.1ms     34%|=================>---------------------------------| Remaining: 28.1ms     36%|==================>--------------------------------| Remaining: 27.2ms     38%|===================>-------------------------------| Remaining: 26.3ms     40%|====================>------------------------------| Remaining: 25.3ms     42%|=====================>-----------------------------| Remaining: 24.5ms     44%|======================>----------------------------| Remaining: 23.6ms     46%|=======================>---------------------------| Remaining: 22.7ms     48%|========================>--------------------------| Remaining: 21.8ms     50%|=========================>-------------------------| Remaining: 20.9ms     52%|==========================>------------------------| Remaining: 20.1ms     54%|===========================>-----------------------| Remaining: 19.2ms     56%|============================>----------------------| Remaining: 18.4ms     58%|=============================>---------------------| Remaining: 17.8ms     60%|==============================>--------------------| Remaining: 16.9ms     62%|===============================>-------------------| Remaining: 16.1ms     64%|================================>------------------| Remaining: 15.2ms     66%|=================================>-----------------| Remaining: 14.3ms     68%|==================================>----------------| Remaining: 13.5ms     70%|===================================>---------------| Remaining: 12.6ms     72%|====================================>--------------| Remaining: 11.8ms     74%|=====================================>-------------| Remaining: 10.9ms     76%|======================================>------------| Remaining: 10.0ms     78%|=======================================>-----------| Remaining: 9.2ms     80%|========================================>----------| Remaining: 8.4ms     82%|=========================================>---------| Remaining: 7.6ms     84%|==========================================>--------| Remaining: 6.8ms     86%|===========================================>-------| Remaining: 6.0ms     88%|============================================>------| Remaining: 5.1ms     90%|=============================================>-----| Remaining: 4.3ms     92%|==============================================>----| Remaining: 3.4ms     94%|===============================================>---| Remaining: 2.6ms     96%|================================================>--| Remaining: 1.7ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 42.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output" matches output

Simulation time:   11.2ms
Elapsed time:      42.5ms
Coverage:          11 (78.6%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm.v:
  Nodes:           14
  Connections:     11
  Degree:          0.79
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 78.1ms      2%|=>-------------------------------------------------| Remaining: 41.5ms      4%|==>------------------------------------------------| Remaining: 39.3ms      6%|===>-----------------------------------------------| Remaining: 38.0ms      8%|====>----------------------------------------------| Remaining: 37.8ms     10%|=====>---------------------------------------------| Remaining: 36.8ms     12%|======>--------------------------------------------| Remaining: 35.9ms     14%|=======>-------------------------------------------| Remaining: 35.3ms     16%|========>------------------------------------------| Remaining: 34.3ms     18%|=========>-----------------------------------------| Remaining: 33.6ms     20%|==========>----------------------------------------| Remaining: 32.6ms     22%|===========>---------------------------------------| Remaining: 31.8ms     24%|============>--------------------------------------| Remaining: 30.9ms     26%|=============>-------------------------------------| Remaining: 30.1ms     28%|==============>------------------------------------| Remaining: 29.3ms     30%|===============>-----------------------------------| Remaining: 28.5ms     32%|================>----------------------------------| Remaining: 27.6ms     34%|=================>---------------------------------| Remaining: 26.7ms     36%|==================>--------------------------------| Remaining: 25.9ms     38%|===================>-------------------------------| Remaining: 25.3ms     40%|====================>------------------------------| Remaining: 24.4ms     42%|=====================>-----------------------------| Remaining: 23.6ms     44%|======================>----------------------------| Remaining: 22.9ms     46%|=======================>---------------------------| Remaining: 22.2ms     48%|========================>--------------------------| Remaining: 21.4ms     50%|=========================>-------------------------| Remaining: 20.6ms     52%|==========================>------------------------| Remaining: 19.9ms     54%|===========================>-----------------------| Remaining: 19.0ms     56%|============================>----------------------| Remaining: 18.2ms     58%|=============================>---------------------| Remaining: 17.3ms     60%|==============================>--------------------| Remaining: 16.5ms     62%|===============================>-------------------| Remaining: 15.7ms     64%|================================>------------------| Remaining: 14.9ms     66%|=================================>-----------------| Remaining: 14.0ms     68%|==================================>----------------| Remaining: 13.2ms     70%|===================================>---------------| Remaining: 12.4ms     72%|====================================>--------------| Remaining: 11.5ms     74%|=====================================>-------------| Remaining: 10.7ms     76%|======================================>------------| Remaining: 9.9ms     78%|=======================================>-----------| Remaining: 9.0ms     80%|========================================>----------| Remaining: 8.2ms     82%|=========================================>---------| Remaining: 7.4ms     84%|==========================================>--------| Remaining: 6.6ms     86%|===========================================>-------| Remaining: 5.7ms     88%|============================================>------| Remaining: 4.9ms     90%|=============================================>-----| Remaining: 4.1ms     92%|==============================================>----| Remaining: 3.3ms     94%|===============================================>---| Remaining: 2.5ms     96%|================================================>--| Remaining: 1.6ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 40.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output" matches output

Simulation time:   11.1ms
Elapsed time:      40.9ms
Coverage:          11 (78.6%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  3%|=>-------------------------------------------------| Remaining: 0.1ms      6%|===>-----------------------------------------------| Remaining: 5.0ms      9%|====>----------------------------------------------| Remaining: 3.5ms     12%|======>--------------------------------------------| Remaining: 2.6ms     15%|=======>-------------------------------------------| Remaining: 2.0ms     18%|=========>-----------------------------------------| Remaining: 1.7ms     21%|==========>----------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 0.9ms     33%|================>----------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.7ms     39%|===================>-------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.5ms     52%|=========================>-------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     58%|============================>----------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     64%|===============================>-------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.2ms     70%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     76%|=====================================>-------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.1ms     82%|========================================>----------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     88%|===========================================>-------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     94%|==============================================>----| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input".

temp.blif:
  Nodes:           16
  Connections:     13
  Degree:          0.81
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 102.8ms      2%|=>-------------------------------------------------| Remaining: 52.3ms      4%|==>------------------------------------------------| Remaining: 50.9ms      6%|===>-----------------------------------------------| Remaining: 49.4ms      8%|====>----------------------------------------------| Remaining: 45.8ms     10%|=====>---------------------------------------------| Remaining: 43.6ms     12%|======>--------------------------------------------| Remaining: 41.6ms     14%|=======>-------------------------------------------| Remaining: 40.1ms     16%|========>------------------------------------------| Remaining: 38.8ms     18%|=========>-----------------------------------------| Remaining: 37.5ms     20%|==========>----------------------------------------| Remaining: 36.4ms     22%|===========>---------------------------------------| Remaining: 35.3ms     24%|============>--------------------------------------| Remaining: 34.6ms     26%|=============>-------------------------------------| Remaining: 34.3ms     28%|==============>------------------------------------| Remaining: 33.2ms     30%|===============>-----------------------------------| Remaining: 32.2ms     32%|================>----------------------------------| Remaining: 31.1ms     34%|=================>---------------------------------| Remaining: 30.0ms     36%|==================>--------------------------------| Remaining: 29.0ms     38%|===================>-------------------------------| Remaining: 28.1ms     40%|====================>------------------------------| Remaining: 27.0ms     42%|=====================>-----------------------------| Remaining: 26.1ms     44%|======================>----------------------------| Remaining: 25.1ms     46%|=======================>---------------------------| Remaining: 24.3ms     48%|========================>--------------------------| Remaining: 23.4ms     50%|=========================>-------------------------| Remaining: 22.4ms     52%|==========================>------------------------| Remaining: 21.5ms     54%|===========================>-----------------------| Remaining: 20.5ms     56%|============================>----------------------| Remaining: 19.6ms     58%|=============================>---------------------| Remaining: 18.6ms     60%|==============================>--------------------| Remaining: 17.7ms     62%|===============================>-------------------| Remaining: 16.8ms     64%|================================>------------------| Remaining: 15.9ms     66%|=================================>-----------------| Remaining: 15.0ms     68%|==================================>----------------| Remaining: 14.1ms     70%|===================================>---------------| Remaining: 13.3ms     72%|====================================>--------------| Remaining: 12.6ms     74%|=====================================>-------------| Remaining: 11.7ms     76%|======================================>------------| Remaining: 10.9ms     78%|=======================================>-----------| Remaining: 10.0ms     80%|========================================>----------| Remaining: 9.1ms     82%|=========================================>---------| Remaining: 8.2ms     84%|==========================================>--------| Remaining: 7.3ms     86%|===========================================>-------| Remaining: 6.4ms     88%|============================================>------| Remaining: 5.5ms     90%|=============================================>-----| Remaining: 4.6ms     92%|==============================================>----| Remaining: 3.7ms     94%|===============================================>---| Remaining: 2.8ms     96%|================================================>--| Remaining: 1.9ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 46.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output" matches output

Simulation time:   13.7ms
Elapsed time:      46.7ms
Coverage:          13 (81.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  3%|=>-------------------------------------------------| Remaining: 0.1ms      6%|===>-----------------------------------------------| Remaining: 4.6ms      9%|====>----------------------------------------------| Remaining: 3.1ms     12%|======>--------------------------------------------| Remaining: 2.3ms     15%|=======>-------------------------------------------| Remaining: 1.8ms     18%|=========>-----------------------------------------| Remaining: 1.5ms     21%|==========>----------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.0ms     27%|=============>-------------------------------------| Remaining: 0.9ms     30%|===============>-----------------------------------| Remaining: 0.8ms     33%|================>----------------------------------| Remaining: 0.7ms     36%|==================>--------------------------------| Remaining: 0.6ms     39%|===================>-------------------------------| Remaining: 0.5ms     42%|=====================>-----------------------------| Remaining: 0.5ms     45%|======================>----------------------------| Remaining: 0.4ms     48%|========================>--------------------------| Remaining: 0.4ms     52%|=========================>-------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.2ms     64%|===============================>-------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     70%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.1ms     76%|=====================================>-------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     82%|========================================>----------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     88%|===========================================>-------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     94%|==============================================>----| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_input".

temp.blif:
  Nodes:           16
  Connections:     13
  Degree:          0.81
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 77.8ms      2%|=>-------------------------------------------------| Remaining: 45.3ms      4%|==>------------------------------------------------| Remaining: 41.9ms      6%|===>-----------------------------------------------| Remaining: 40.4ms      8%|====>----------------------------------------------| Remaining: 38.9ms     10%|=====>---------------------------------------------| Remaining: 37.9ms     12%|======>--------------------------------------------| Remaining: 37.4ms     14%|=======>-------------------------------------------| Remaining: 36.6ms     16%|========>------------------------------------------| Remaining: 35.7ms     18%|=========>-----------------------------------------| Remaining: 34.8ms     20%|==========>----------------------------------------| Remaining: 34.1ms     22%|===========>---------------------------------------| Remaining: 33.5ms     24%|============>--------------------------------------| Remaining: 32.8ms     26%|=============>-------------------------------------| Remaining: 32.1ms     28%|==============>------------------------------------| Remaining: 31.2ms     30%|===============>-----------------------------------| Remaining: 30.5ms     32%|================>----------------------------------| Remaining: 29.7ms     34%|=================>---------------------------------| Remaining: 28.7ms     36%|==================>--------------------------------| Remaining: 27.8ms     38%|===================>-------------------------------| Remaining: 26.8ms     40%|====================>------------------------------| Remaining: 26.2ms     42%|=====================>-----------------------------| Remaining: 25.3ms     44%|======================>----------------------------| Remaining: 24.3ms     46%|=======================>---------------------------| Remaining: 23.4ms     48%|========================>--------------------------| Remaining: 22.6ms     50%|=========================>-------------------------| Remaining: 21.7ms     52%|==========================>------------------------| Remaining: 20.8ms     54%|===========================>-----------------------| Remaining: 19.9ms     56%|============================>----------------------| Remaining: 19.0ms     58%|=============================>---------------------| Remaining: 18.1ms     60%|==============================>--------------------| Remaining: 17.2ms     62%|===============================>-------------------| Remaining: 16.3ms     64%|================================>------------------| Remaining: 15.4ms     66%|=================================>-----------------| Remaining: 14.6ms     68%|==================================>----------------| Remaining: 13.7ms     70%|===================================>---------------| Remaining: 12.9ms     72%|====================================>--------------| Remaining: 12.0ms     74%|=====================================>-------------| Remaining: 11.2ms     76%|======================================>------------| Remaining: 10.3ms     78%|=======================================>-----------| Remaining: 9.4ms     80%|========================================>----------| Remaining: 8.6ms     82%|=========================================>---------| Remaining: 7.7ms     84%|==========================================>--------| Remaining: 6.8ms     86%|===========================================>-------| Remaining: 6.0ms     88%|============================================>------| Remaining: 5.1ms     90%|=============================================>-----| Remaining: 4.3ms     92%|==============================================>----| Remaining: 3.4ms     94%|===============================================>---| Remaining: 2.6ms     96%|================================================>--| Remaining: 1.7ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 42.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_add_lpm_output" matches output

Simulation time:   12.8ms
Elapsed time:      42.6ms
Coverage:          13 (81.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log.v:
  Nodes:           133
  Connections:     96
  Degree:          0.72
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 297.7ms      2%|=>-------------------------------------------------| Remaining: 192.0ms      4%|==>------------------------------------------------| Remaining: 184.5ms      6%|===>-----------------------------------------------| Remaining: 177.9ms      8%|====>----------------------------------------------| Remaining: 181.1ms     10%|=====>---------------------------------------------| Remaining: 175.7ms     12%|======>--------------------------------------------| Remaining: 170.4ms     14%|=======>-------------------------------------------| Remaining: 168.2ms     16%|========>------------------------------------------| Remaining: 164.0ms     18%|=========>-----------------------------------------| Remaining: 160.3ms     20%|==========>----------------------------------------| Remaining: 155.9ms     22%|===========>---------------------------------------| Remaining: 152.8ms     24%|============>--------------------------------------| Remaining: 148.5ms     26%|=============>-------------------------------------| Remaining: 144.7ms     28%|==============>------------------------------------| Remaining: 141.1ms     30%|===============>-----------------------------------| Remaining: 137.0ms     32%|================>----------------------------------| Remaining: 132.7ms     34%|=================>---------------------------------| Remaining: 129.4ms     36%|==================>--------------------------------| Remaining: 125.4ms     38%|===================>-------------------------------| Remaining: 121.4ms     40%|====================>------------------------------| Remaining: 117.9ms     42%|=====================>-----------------------------| Remaining: 113.7ms     44%|======================>----------------------------| Remaining: 110.0ms     46%|=======================>---------------------------| Remaining: 106.6ms     48%|========================>--------------------------| Remaining: 102.8ms     50%|=========================>-------------------------| Remaining: 98.8ms     52%|==========================>------------------------| Remaining: 95.2ms     54%|===========================>-----------------------| Remaining: 91.2ms     56%|============================>----------------------| Remaining: 87.1ms     58%|=============================>---------------------| Remaining: 83.0ms     60%|==============================>--------------------| Remaining: 79.1ms     62%|===============================>-------------------| Remaining: 75.1ms     64%|================================>------------------| Remaining: 71.1ms     66%|=================================>-----------------| Remaining: 67.2ms     68%|==================================>----------------| Remaining: 63.2ms     70%|===================================>---------------| Remaining: 59.1ms     72%|====================================>--------------| Remaining: 55.1ms     74%|=====================================>-------------| Remaining: 51.0ms     76%|======================================>------------| Remaining: 47.0ms     78%|=======================================>-----------| Remaining: 43.0ms     80%|========================================>----------| Remaining: 39.1ms     82%|=========================================>---------| Remaining: 35.1ms     84%|==========================================>--------| Remaining: 31.2ms     86%|===========================================>-------| Remaining: 27.2ms     88%|============================================>------| Remaining: 23.3ms     90%|=============================================>-----| Remaining: 19.4ms     92%|==============================================>----| Remaining: 15.5ms     94%|===============================================>---| Remaining: 11.6ms     96%|================================================>--| Remaining: 7.8ms     98%|=================================================>-| Remaining: 3.9ms    100%|==================================================>| Total time: 193.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output" matches output

Simulation time:   122.6ms
Elapsed time:      193.5ms
Coverage:          130 (97.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log.v:
  Nodes:           133
  Connections:     96
  Degree:          0.72
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 298.9ms      2%|=>-------------------------------------------------| Remaining: 209.3ms      4%|==>------------------------------------------------| Remaining: 204.4ms      6%|===>-----------------------------------------------| Remaining: 192.5ms      8%|====>----------------------------------------------| Remaining: 183.9ms     10%|=====>---------------------------------------------| Remaining: 177.6ms     12%|======>--------------------------------------------| Remaining: 171.7ms     14%|=======>-------------------------------------------| Remaining: 166.7ms     16%|========>------------------------------------------| Remaining: 162.3ms     18%|=========>-----------------------------------------| Remaining: 157.8ms     20%|==========>----------------------------------------| Remaining: 153.5ms     22%|===========>---------------------------------------| Remaining: 150.0ms     24%|============>--------------------------------------| Remaining: 147.2ms     26%|=============>-------------------------------------| Remaining: 143.0ms     28%|==============>------------------------------------| Remaining: 138.8ms     30%|===============>-----------------------------------| Remaining: 134.7ms     32%|================>----------------------------------| Remaining: 130.9ms     34%|=================>---------------------------------| Remaining: 128.0ms     36%|==================>--------------------------------| Remaining: 125.3ms     38%|===================>-------------------------------| Remaining: 121.5ms     40%|====================>------------------------------| Remaining: 117.5ms     42%|=====================>-----------------------------| Remaining: 113.3ms     44%|======================>----------------------------| Remaining: 109.1ms     46%|=======================>---------------------------| Remaining: 105.0ms     48%|========================>--------------------------| Remaining: 101.0ms     50%|=========================>-------------------------| Remaining: 97.0ms     52%|==========================>------------------------| Remaining: 93.0ms     54%|===========================>-----------------------| Remaining: 89.0ms     56%|============================>----------------------| Remaining: 85.0ms     58%|=============================>---------------------| Remaining: 80.9ms     60%|==============================>--------------------| Remaining: 77.0ms     62%|===============================>-------------------| Remaining: 73.1ms     64%|================================>------------------| Remaining: 69.1ms     66%|=================================>-----------------| Remaining: 65.2ms     68%|==================================>----------------| Remaining: 61.2ms     70%|===================================>---------------| Remaining: 57.4ms     72%|====================================>--------------| Remaining: 53.5ms     74%|=====================================>-------------| Remaining: 49.7ms     76%|======================================>------------| Remaining: 45.8ms     78%|=======================================>-----------| Remaining: 42.0ms     80%|========================================>----------| Remaining: 38.1ms     82%|=========================================>---------| Remaining: 34.4ms     84%|==========================================>--------| Remaining: 30.5ms     86%|===========================================>-------| Remaining: 26.7ms     88%|============================================>------| Remaining: 22.8ms     90%|=============================================>-----| Remaining: 19.0ms     92%|==============================================>----| Remaining: 15.2ms     94%|===============================================>---| Remaining: 11.4ms     96%|================================================>--| Remaining: 7.6ms     98%|=================================================>-| Remaining: 3.8ms    100%|==================================================>| Total time: 189.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output" matches output

Simulation time:   120.9ms
Elapsed time:      189.4ms
Coverage:          130 (97.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.6ms      2%|=>-------------------------------------------------| Remaining: 15.8ms      4%|==>------------------------------------------------| Remaining: 9.1ms      6%|===>-----------------------------------------------| Remaining: 6.4ms      8%|====>----------------------------------------------| Remaining: 4.6ms     10%|=====>---------------------------------------------| Remaining: 3.8ms     12%|======>--------------------------------------------| Remaining: 3.2ms     14%|=======>-------------------------------------------| Remaining: 2.7ms     16%|========>------------------------------------------| Remaining: 2.4ms     18%|=========>-----------------------------------------| Remaining: 2.1ms     20%|==========>----------------------------------------| Remaining: 1.9ms     22%|===========>---------------------------------------| Remaining: 1.7ms     24%|============>--------------------------------------| Remaining: 1.6ms     26%|=============>-------------------------------------| Remaining: 1.5ms     28%|==============>------------------------------------| Remaining: 1.3ms     30%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.1ms     34%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.0ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.9ms     52%|==========================>------------------------| Remaining: 0.9ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.8ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.7ms     62%|===============================>-------------------| Remaining: 0.6ms     64%|================================>------------------| Remaining: 0.6ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms    100%|==================================================>| Total time: 1.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input".

temp.blif:
  Nodes:           165
  Connections:     128
  Degree:          0.78
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 376.2ms      2%|=>-------------------------------------------------| Remaining: 226.8ms      4%|==>------------------------------------------------| Remaining: 216.9ms      6%|===>-----------------------------------------------| Remaining: 209.2ms      8%|====>----------------------------------------------| Remaining: 203.2ms     10%|=====>---------------------------------------------| Remaining: 197.9ms     12%|======>--------------------------------------------| Remaining: 192.7ms     14%|=======>-------------------------------------------| Remaining: 189.3ms     16%|========>------------------------------------------| Remaining: 186.2ms     18%|=========>-----------------------------------------| Remaining: 182.3ms     20%|==========>----------------------------------------| Remaining: 177.5ms     22%|===========>---------------------------------------| Remaining: 172.6ms     24%|============>--------------------------------------| Remaining: 167.9ms     26%|=============>-------------------------------------| Remaining: 163.2ms     28%|==============>------------------------------------| Remaining: 158.7ms     30%|===============>-----------------------------------| Remaining: 154.3ms     32%|================>----------------------------------| Remaining: 150.4ms     34%|=================>---------------------------------| Remaining: 145.7ms     36%|==================>--------------------------------| Remaining: 141.1ms     38%|===================>-------------------------------| Remaining: 136.6ms     40%|====================>------------------------------| Remaining: 132.0ms     42%|=====================>-----------------------------| Remaining: 127.5ms     44%|======================>----------------------------| Remaining: 123.2ms     46%|=======================>---------------------------| Remaining: 119.7ms     48%|========================>--------------------------| Remaining: 115.9ms     50%|=========================>-------------------------| Remaining: 111.3ms     52%|==========================>------------------------| Remaining: 106.7ms     54%|===========================>-----------------------| Remaining: 102.2ms     56%|============================>----------------------| Remaining: 97.8ms     58%|=============================>---------------------| Remaining: 93.2ms     60%|==============================>--------------------| Remaining: 88.9ms     62%|===============================>-------------------| Remaining: 84.4ms     64%|================================>------------------| Remaining: 79.9ms     66%|=================================>-----------------| Remaining: 75.4ms     68%|==================================>----------------| Remaining: 71.0ms     70%|===================================>---------------| Remaining: 66.6ms     72%|====================================>--------------| Remaining: 62.2ms     74%|=====================================>-------------| Remaining: 57.7ms     76%|======================================>------------| Remaining: 53.3ms     78%|=======================================>-----------| Remaining: 48.8ms     80%|========================================>----------| Remaining: 44.4ms     82%|=========================================>---------| Remaining: 39.9ms     84%|==========================================>--------| Remaining: 35.5ms     86%|===========================================>-------| Remaining: 31.1ms     88%|============================================>------| Remaining: 26.6ms     90%|=============================================>-----| Remaining: 22.2ms     92%|==============================================>----| Remaining: 17.7ms     94%|===============================================>---| Remaining: 13.3ms     96%|================================================>--| Remaining: 8.9ms     98%|=================================================>-| Remaining: 4.4ms    100%|==================================================>| Total time: 221.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output" matches output

Simulation time:   152.3ms
Elapsed time:      221.1ms
Coverage:          162 (98.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.7ms      2%|=>-------------------------------------------------| Remaining: 15.8ms      4%|==>------------------------------------------------| Remaining: 9.0ms      6%|===>-----------------------------------------------| Remaining: 6.3ms      8%|====>----------------------------------------------| Remaining: 4.5ms     10%|=====>---------------------------------------------| Remaining: 3.8ms     12%|======>--------------------------------------------| Remaining: 3.2ms     14%|=======>-------------------------------------------| Remaining: 2.7ms     16%|========>------------------------------------------| Remaining: 2.4ms     18%|=========>-----------------------------------------| Remaining: 2.1ms     20%|==========>----------------------------------------| Remaining: 1.9ms     22%|===========>---------------------------------------| Remaining: 1.7ms     24%|============>--------------------------------------| Remaining: 1.6ms     26%|=============>-------------------------------------| Remaining: 1.5ms     28%|==============>------------------------------------| Remaining: 1.3ms     30%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.2ms     34%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.0ms     38%|===================>-------------------------------| Remaining: 1.0ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.9ms     52%|==========================>------------------------| Remaining: 0.9ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.8ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.7ms     62%|===============================>-------------------| Remaining: 0.6ms     64%|================================>------------------| Remaining: 0.6ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_input".

temp.blif:
  Nodes:           165
  Connections:     128
  Degree:          0.78
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 355.1ms      2%|=>-------------------------------------------------| Remaining: 219.4ms      4%|==>------------------------------------------------| Remaining: 208.7ms      6%|===>-----------------------------------------------| Remaining: 203.1ms      8%|====>----------------------------------------------| Remaining: 198.1ms     10%|=====>---------------------------------------------| Remaining: 193.2ms     12%|======>--------------------------------------------| Remaining: 188.7ms     14%|=======>-------------------------------------------| Remaining: 184.1ms     16%|========>------------------------------------------| Remaining: 179.5ms     18%|=========>-----------------------------------------| Remaining: 175.0ms     20%|==========>----------------------------------------| Remaining: 170.9ms     22%|===========>---------------------------------------| Remaining: 166.4ms     24%|============>--------------------------------------| Remaining: 162.1ms     26%|=============>-------------------------------------| Remaining: 157.7ms     28%|==============>------------------------------------| Remaining: 153.4ms     30%|===============>-----------------------------------| Remaining: 149.0ms     32%|================>----------------------------------| Remaining: 144.7ms     34%|=================>---------------------------------| Remaining: 140.3ms     36%|==================>--------------------------------| Remaining: 136.0ms     38%|===================>-------------------------------| Remaining: 131.7ms     40%|====================>------------------------------| Remaining: 127.4ms     42%|=====================>-----------------------------| Remaining: 123.1ms     44%|======================>----------------------------| Remaining: 118.8ms     46%|=======================>---------------------------| Remaining: 114.5ms     48%|========================>--------------------------| Remaining: 110.3ms     50%|=========================>-------------------------| Remaining: 106.1ms     52%|==========================>------------------------| Remaining: 101.8ms     54%|===========================>-----------------------| Remaining: 97.5ms     56%|============================>----------------------| Remaining: 93.2ms     58%|=============================>---------------------| Remaining: 88.8ms     60%|==============================>--------------------| Remaining: 84.7ms     62%|===============================>-------------------| Remaining: 80.5ms     64%|================================>------------------| Remaining: 76.2ms     66%|=================================>-----------------| Remaining: 72.1ms     68%|==================================>----------------| Remaining: 67.9ms     70%|===================================>---------------| Remaining: 63.7ms     72%|====================================>--------------| Remaining: 59.4ms     74%|=====================================>-------------| Remaining: 55.2ms     76%|======================================>------------| Remaining: 50.9ms     78%|=======================================>-----------| Remaining: 46.7ms     80%|========================================>----------| Remaining: 42.4ms     82%|=========================================>---------| Remaining: 38.2ms     84%|==========================================>--------| Remaining: 33.9ms     86%|===========================================>-------| Remaining: 29.7ms     88%|============================================>------| Remaining: 25.4ms     90%|=============================================>-----| Remaining: 21.2ms     92%|==============================================>----| Remaining: 17.0ms     94%|===============================================>---| Remaining: 12.7ms     96%|================================================>--| Remaining: 8.5ms     98%|=================================================>-| Remaining: 4.2ms    100%|==================================================>| Total time: 212.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_and_log_output" matches output

Simulation time:   146.7ms
Elapsed time:      212.0ms
Coverage:          162 (98.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 6.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits.v:
  Nodes:           1416
  Connections:     1568
  Degree:          1.11
  Stages:          34

  0%|>--------------------------------------------------| Remaining: 3.8s      2%|=>-------------------------------------------------| Remaining: 2.5s      4%|==>------------------------------------------------| Remaining: 2.4s      6%|===>-----------------------------------------------| Remaining: 2.3s      8%|====>----------------------------------------------| Remaining: 2.3s     10%|=====>---------------------------------------------| Remaining: 2.2s     12%|======>--------------------------------------------| Remaining: 2.2s     14%|=======>-------------------------------------------| Remaining: 2.1s     16%|========>------------------------------------------| Remaining: 2.1s     18%|=========>-----------------------------------------| Remaining: 2.0s     20%|==========>----------------------------------------| Remaining: 2.0s     22%|===========>---------------------------------------| Remaining: 1.9s     24%|============>--------------------------------------| Remaining: 1.9s     26%|=============>-------------------------------------| Remaining: 1.8s     28%|==============>------------------------------------| Remaining: 1.8s     30%|===============>-----------------------------------| Remaining: 1.7s     32%|================>----------------------------------| Remaining: 1.7s     34%|=================>---------------------------------| Remaining: 1.6s     36%|==================>--------------------------------| Remaining: 1.6s     38%|===================>-------------------------------| Remaining: 1.5s     40%|====================>------------------------------| Remaining: 1.5s     42%|=====================>-----------------------------| Remaining: 1.4s     44%|======================>----------------------------| Remaining: 1.4s     46%|=======================>---------------------------| Remaining: 1.3s     48%|========================>--------------------------| Remaining: 1.3s     50%|=========================>-------------------------| Remaining: 1.2s     52%|==========================>------------------------| Remaining: 1.2s     54%|===========================>-----------------------| Remaining: 1.1s     56%|============================>----------------------| Remaining: 1.1s     58%|=============================>---------------------| Remaining: 1.0s     60%|==============================>--------------------| Remaining: 979.5ms     62%|===============================>-------------------| Remaining: 931.1ms     64%|================================>------------------| Remaining: 881.0ms     66%|=================================>-----------------| Remaining: 832.8ms     68%|==================================>----------------| Remaining: 784.7ms     70%|===================================>---------------| Remaining: 736.2ms     72%|====================================>--------------| Remaining: 687.2ms     74%|=====================================>-------------| Remaining: 639.4ms     76%|======================================>------------| Remaining: 591.4ms     78%|=======================================>-----------| Remaining: 542.0ms     80%|========================================>----------| Remaining: 492.6ms     82%|=========================================>---------| Remaining: 443.3ms     84%|==========================================>--------| Remaining: 393.8ms     86%|===========================================>-------| Remaining: 344.4ms     88%|============================================>------| Remaining: 295.1ms     90%|=============================================>-----| Remaining: 246.2ms     92%|==============================================>----| Remaining: 197.4ms     94%|===============================================>---| Remaining: 148.0ms     96%|================================================>--| Remaining: 98.8ms     98%|=================================================>-| Remaining: 49.4ms    100%|==================================================>| Total time: 2.5s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output" matches output

Simulation time:   1.8s
Elapsed time:      2.5s
Coverage:          1413 (99.8%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
32 X 32 => 4


Total # of multipliers = 4
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 26.2ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits.v:
  Nodes:           4796
  Connections:     10238
  Degree:          2.13
  Stages:          64

  0%|>--------------------------------------------------| Remaining: 13.8s      2%|=>-------------------------------------------------| Remaining: 7.6s      4%|==>------------------------------------------------| Remaining: 7.2s      6%|===>-----------------------------------------------| Remaining: 7.0s      8%|====>----------------------------------------------| Remaining: 6.8s     10%|=====>---------------------------------------------| Remaining: 6.7s     12%|======>--------------------------------------------| Remaining: 6.6s     14%|=======>-------------------------------------------| Remaining: 6.5s     16%|========>------------------------------------------| Remaining: 6.4s     18%|=========>-----------------------------------------| Remaining: 6.2s     20%|==========>----------------------------------------| Remaining: 6.0s     22%|===========>---------------------------------------| Remaining: 5.9s     24%|============>--------------------------------------| Remaining: 5.7s     26%|=============>-------------------------------------| Remaining: 5.6s     28%|==============>------------------------------------| Remaining: 5.5s     30%|===============>-----------------------------------| Remaining: 5.3s     32%|================>----------------------------------| Remaining: 5.2s     34%|=================>---------------------------------| Remaining: 5.0s     36%|==================>--------------------------------| Remaining: 4.8s     38%|===================>-------------------------------| Remaining: 4.7s     40%|====================>------------------------------| Remaining: 4.5s     42%|=====================>-----------------------------| Remaining: 4.4s     44%|======================>----------------------------| Remaining: 4.2s     46%|=======================>---------------------------| Remaining: 4.1s     48%|========================>--------------------------| Remaining: 4.0s     50%|=========================>-------------------------| Remaining: 3.8s     52%|==========================>------------------------| Remaining: 3.6s     54%|===========================>-----------------------| Remaining: 3.5s     56%|============================>----------------------| Remaining: 3.3s     58%|=============================>---------------------| Remaining: 3.2s     60%|==============================>--------------------| Remaining: 3.0s     62%|===============================>-------------------| Remaining: 2.9s     64%|================================>------------------| Remaining: 2.7s     66%|=================================>-----------------| Remaining: 2.6s     68%|==================================>----------------| Remaining: 2.4s     70%|===================================>---------------| Remaining: 2.3s     72%|====================================>--------------| Remaining: 2.1s     74%|=====================================>-------------| Remaining: 2.0s     76%|======================================>------------| Remaining: 1.8s     78%|=======================================>-----------| Remaining: 1.7s     80%|========================================>----------| Remaining: 1.5s     82%|=========================================>---------| Remaining: 1.4s     84%|==========================================>--------| Remaining: 1.2s     86%|===========================================>-------| Remaining: 1.0s     88%|============================================>------| Remaining: 898.3ms     90%|=============================================>-----| Remaining: 748.7ms     92%|==============================================>----| Remaining: 598.8ms     94%|===============================================>---| Remaining: 449.0ms     96%|================================================>--| Remaining: 299.9ms     98%|=================================================>-| Remaining: 149.9ms    100%|==================================================>| Total time: 7.5s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output" matches output

Simulation time:   6.9s
Elapsed time:      7.5s
Coverage:          4793 (99.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 6.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
32 X 32 => 4


Total # of multipliers = 4
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 8.9ms      2%|=>-------------------------------------------------| Remaining: 61.5ms      4%|==>------------------------------------------------| Remaining: 32.2ms      6%|===>-----------------------------------------------| Remaining: 22.4ms      8%|====>----------------------------------------------| Remaining: 17.3ms     10%|=====>---------------------------------------------| Remaining: 14.3ms     12%|======>--------------------------------------------| Remaining: 12.2ms     14%|=======>-------------------------------------------| Remaining: 10.9ms     16%|========>------------------------------------------| Remaining: 9.9ms     18%|=========>-----------------------------------------| Remaining: 9.0ms     20%|==========>----------------------------------------| Remaining: 8.2ms     22%|===========>---------------------------------------| Remaining: 7.5ms     24%|============>--------------------------------------| Remaining: 6.9ms     26%|=============>-------------------------------------| Remaining: 6.5ms     28%|==============>------------------------------------| Remaining: 6.0ms     30%|===============>-----------------------------------| Remaining: 5.6ms     32%|================>----------------------------------| Remaining: 5.3ms     34%|=================>---------------------------------| Remaining: 5.0ms     36%|==================>--------------------------------| Remaining: 4.7ms     38%|===================>-------------------------------| Remaining: 4.4ms     40%|====================>------------------------------| Remaining: 4.2ms     42%|=====================>-----------------------------| Remaining: 4.0ms     44%|======================>----------------------------| Remaining: 3.8ms     46%|=======================>---------------------------| Remaining: 3.6ms     48%|========================>--------------------------| Remaining: 3.4ms     50%|=========================>-------------------------| Remaining: 3.2ms     52%|==========================>------------------------| Remaining: 3.0ms     54%|===========================>-----------------------| Remaining: 2.8ms     56%|============================>----------------------| Remaining: 2.7ms     58%|=============================>---------------------| Remaining: 2.5ms     60%|==============================>--------------------| Remaining: 2.4ms     62%|===============================>-------------------| Remaining: 2.3ms     64%|================================>------------------| Remaining: 2.2ms     66%|=================================>-----------------| Remaining: 2.1ms     68%|==================================>----------------| Remaining: 1.9ms     70%|===================================>---------------| Remaining: 2.7ms     72%|====================================>--------------| Remaining: 2.5ms     74%|=====================================>-------------| Remaining: 2.4ms     76%|======================================>------------| Remaining: 2.2ms     78%|=======================================>-----------| Remaining: 2.0ms     80%|========================================>----------| Remaining: 1.8ms     82%|=========================================>---------| Remaining: 1.6ms    100%|==================================================>| Total time: 7.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input".

temp.blif:
  Nodes:           1560
  Connections:     1712
  Degree:          1.10
  Stages:          34

  0%|>--------------------------------------------------| Remaining: 4.5s      2%|=>-------------------------------------------------| Remaining: 2.8s      4%|==>------------------------------------------------| Remaining: 2.6s      6%|===>-----------------------------------------------| Remaining: 2.5s      8%|====>----------------------------------------------| Remaining: 2.5s     10%|=====>---------------------------------------------| Remaining: 2.4s     12%|======>--------------------------------------------| Remaining: 2.3s     14%|=======>-------------------------------------------| Remaining: 2.3s     16%|========>------------------------------------------| Remaining: 2.2s     18%|=========>-----------------------------------------| Remaining: 2.2s     20%|==========>----------------------------------------| Remaining: 2.1s     22%|===========>---------------------------------------| Remaining: 2.1s     24%|============>--------------------------------------| Remaining: 2.0s     26%|=============>-------------------------------------| Remaining: 2.0s     28%|==============>------------------------------------| Remaining: 1.9s     30%|===============>-----------------------------------| Remaining: 1.9s     32%|================>----------------------------------| Remaining: 1.8s     34%|=================>---------------------------------| Remaining: 1.8s     36%|==================>--------------------------------| Remaining: 1.7s     38%|===================>-------------------------------| Remaining: 1.7s     40%|====================>------------------------------| Remaining: 1.6s     42%|=====================>-----------------------------| Remaining: 1.6s     44%|======================>----------------------------| Remaining: 1.5s     46%|=======================>---------------------------| Remaining: 1.5s     48%|========================>--------------------------| Remaining: 1.4s     50%|=========================>-------------------------| Remaining: 1.3s     52%|==========================>------------------------| Remaining: 1.3s     54%|===========================>-----------------------| Remaining: 1.2s     56%|============================>----------------------| Remaining: 1.2s     58%|=============================>---------------------| Remaining: 1.1s     60%|==============================>--------------------| Remaining: 1.1s     62%|===============================>-------------------| Remaining: 1.0s     64%|================================>------------------| Remaining: 965.9ms     66%|=================================>-----------------| Remaining: 912.1ms     68%|==================================>----------------| Remaining: 858.2ms     70%|===================================>---------------| Remaining: 804.1ms     72%|====================================>--------------| Remaining: 750.1ms     74%|=====================================>-------------| Remaining: 695.9ms     76%|======================================>------------| Remaining: 641.9ms     78%|=======================================>-----------| Remaining: 588.0ms     80%|========================================>----------| Remaining: 534.1ms     82%|=========================================>---------| Remaining: 480.4ms     84%|==========================================>--------| Remaining: 426.8ms     86%|===========================================>-------| Remaining: 373.2ms     88%|============================================>------| Remaining: 319.7ms     90%|=============================================>-----| Remaining: 266.4ms     92%|==============================================>----| Remaining: 213.0ms     94%|===============================================>---| Remaining: 159.7ms     96%|================================================>--| Remaining: 106.4ms     98%|=================================================>-| Remaining: 53.2ms    100%|==================================================>| Total time: 2.7s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output" matches output

Simulation time:   2.1s
Elapsed time:      2.7s
Coverage:          1557 (99.8%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 24.0ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 97.5ms      2%|=>-------------------------------------------------| Remaining: 75.5ms      4%|==>------------------------------------------------| Remaining: 46.1ms      6%|===>-----------------------------------------------| Remaining: 37.2ms      8%|====>----------------------------------------------| Remaining: 31.8ms     10%|=====>---------------------------------------------| Remaining: 28.1ms     12%|======>--------------------------------------------| Remaining: 25.6ms     14%|=======>-------------------------------------------| Remaining: 23.7ms     16%|========>------------------------------------------| Remaining: 22.1ms     18%|=========>-----------------------------------------| Remaining: 20.9ms     20%|==========>----------------------------------------| Remaining: 19.8ms     22%|===========>---------------------------------------| Remaining: 18.8ms     24%|============>--------------------------------------| Remaining: 17.9ms     26%|=============>-------------------------------------| Remaining: 17.3ms     28%|==============>------------------------------------| Remaining: 16.5ms     30%|===============>-----------------------------------| Remaining: 15.9ms     32%|================>----------------------------------| Remaining: 15.2ms     34%|=================>---------------------------------| Remaining: 14.6ms     36%|==================>--------------------------------| Remaining: 14.1ms     38%|===================>-------------------------------| Remaining: 13.5ms     40%|====================>------------------------------| Remaining: 12.9ms     42%|=====================>-----------------------------| Remaining: 12.4ms     44%|======================>----------------------------| Remaining: 11.9ms     46%|=======================>---------------------------| Remaining: 11.4ms     48%|========================>--------------------------| Remaining: 11.0ms     50%|=========================>-------------------------| Remaining: 10.5ms     52%|==========================>------------------------| Remaining: 10.0ms     54%|===========================>-----------------------| Remaining: 9.5ms     56%|============================>----------------------| Remaining: 9.1ms     58%|=============================>---------------------| Remaining: 8.6ms     60%|==============================>--------------------| Remaining: 8.2ms     62%|===============================>-------------------| Remaining: 7.7ms     64%|================================>------------------| Remaining: 7.3ms     66%|=================================>-----------------| Remaining: 6.9ms     68%|==================================>----------------| Remaining: 6.5ms     70%|===================================>---------------| Remaining: 6.1ms     72%|====================================>--------------| Remaining: 5.6ms     74%|=====================================>-------------| Remaining: 5.2ms     76%|======================================>------------| Remaining: 4.8ms     78%|=======================================>-----------| Remaining: 4.5ms     80%|========================================>----------| Remaining: 4.1ms     82%|=========================================>---------| Remaining: 3.7ms     84%|==========================================>--------| Remaining: 3.3ms     86%|===========================================>-------| Remaining: 3.0ms     88%|============================================>------| Remaining: 2.6ms     90%|=============================================>-----| Remaining: 2.2ms     92%|==============================================>----| Remaining: 1.7ms     94%|===============================================>---| Remaining: 1.3ms     96%|================================================>--| Remaining: 0.9ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 23.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_input".

temp.blif:
  Nodes:           4940
  Connections:     10382
  Degree:          2.10
  Stages:          64

  0%|>--------------------------------------------------| Remaining: 13.9s      2%|=>-------------------------------------------------| Remaining: 7.7s      4%|==>------------------------------------------------| Remaining: 7.2s      6%|===>-----------------------------------------------| Remaining: 6.9s      8%|====>----------------------------------------------| Remaining: 6.7s     10%|=====>---------------------------------------------| Remaining: 6.5s     12%|======>--------------------------------------------| Remaining: 6.3s     14%|=======>-------------------------------------------| Remaining: 6.2s     16%|========>------------------------------------------| Remaining: 6.0s     18%|=========>-----------------------------------------| Remaining: 5.9s     20%|==========>----------------------------------------| Remaining: 5.7s     22%|===========>---------------------------------------| Remaining: 5.6s     24%|============>--------------------------------------| Remaining: 5.4s     26%|=============>-------------------------------------| Remaining: 5.3s     28%|==============>------------------------------------| Remaining: 5.2s     30%|===============>-----------------------------------| Remaining: 5.0s     32%|================>----------------------------------| Remaining: 4.9s     34%|=================>---------------------------------| Remaining: 4.7s     36%|==================>--------------------------------| Remaining: 4.6s     38%|===================>-------------------------------| Remaining: 4.4s     40%|====================>------------------------------| Remaining: 4.3s     42%|=====================>-----------------------------| Remaining: 4.2s     44%|======================>----------------------------| Remaining: 4.0s     46%|=======================>---------------------------| Remaining: 3.9s     48%|========================>--------------------------| Remaining: 3.7s     50%|=========================>-------------------------| Remaining: 3.6s     52%|==========================>------------------------| Remaining: 3.4s     54%|===========================>-----------------------| Remaining: 3.3s     56%|============================>----------------------| Remaining: 3.1s     58%|=============================>---------------------| Remaining: 3.0s     60%|==============================>--------------------| Remaining: 2.9s     62%|===============================>-------------------| Remaining: 2.7s     64%|================================>------------------| Remaining: 2.6s     66%|=================================>-----------------| Remaining: 2.4s     68%|==================================>----------------| Remaining: 2.3s     70%|===================================>---------------| Remaining: 2.1s     72%|====================================>--------------| Remaining: 2.0s     74%|=====================================>-------------| Remaining: 1.9s     76%|======================================>------------| Remaining: 1.7s     78%|=======================================>-----------| Remaining: 1.6s     80%|========================================>----------| Remaining: 1.4s     82%|=========================================>---------| Remaining: 1.3s     84%|==========================================>--------| Remaining: 1.1s     86%|===========================================>-------| Remaining: 1.0s     88%|============================================>------| Remaining: 862.1ms     90%|=============================================>-----| Remaining: 718.0ms     92%|==============================================>----| Remaining: 574.0ms     94%|===============================================>---| Remaining: 430.1ms     96%|================================================>--| Remaining: 286.5ms     98%|=================================================>-| Remaining: 143.2ms    100%|==================================================>| Total time: 7.2s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_arithmetic_unused_bits_output" matches output

Simulation time:   6.6s
Elapsed time:      7.2s
Coverage:          4937 (99.9%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
DPRAM: 4 width 4 depth

Total Logical Memory Blocks = 1 
Total Logical Memory bits = 64 
Max Memory Width = 4 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input".

MIF memory-3.mif (1x15) not found. 
MIF memory-0.mif (1x15) not found. 
MIF memory-1.mif (1x15) not found. 
MIF memory-2.mif (1x15) not found. 
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory.v:
  Nodes:           65
  Connections:     232
  Degree:          3.57
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 498.7ms      2%|=>-------------------------------------------------| Remaining: 270.5ms      4%|==>------------------------------------------------| Remaining: 254.8ms      6%|===>-----------------------------------------------| Remaining: 242.9ms      8%|====>----------------------------------------------| Remaining: 234.5ms     10%|=====>---------------------------------------------| Remaining: 229.7ms     12%|======>--------------------------------------------| Remaining: 243.8ms     14%|=======>-------------------------------------------| Remaining: 235.0ms     16%|========>------------------------------------------| Remaining: 226.5ms     18%|=========>-----------------------------------------| Remaining: 220.1ms     20%|==========>----------------------------------------| Remaining: 213.6ms     22%|===========>---------------------------------------| Remaining: 208.9ms     24%|============>--------------------------------------| Remaining: 202.0ms     26%|=============>-------------------------------------| Remaining: 195.9ms     28%|==============>------------------------------------| Remaining: 190.1ms     30%|===============>-----------------------------------| Remaining: 184.4ms     32%|================>----------------------------------| Remaining: 178.6ms     34%|=================>---------------------------------| Remaining: 173.1ms     36%|==================>--------------------------------| Remaining: 167.6ms     38%|===================>-------------------------------| Remaining: 162.4ms     40%|====================>------------------------------| Remaining: 157.8ms     42%|=====================>-----------------------------| Remaining: 152.1ms     44%|======================>----------------------------| Remaining: 146.4ms     46%|=======================>---------------------------| Remaining: 141.0ms     48%|========================>--------------------------| Remaining: 135.4ms     50%|=========================>-------------------------| Remaining: 129.9ms     52%|==========================>------------------------| Remaining: 124.7ms     54%|===========================>-----------------------| Remaining: 119.5ms     56%|============================>----------------------| Remaining: 114.2ms     58%|=============================>---------------------| Remaining: 108.9ms     60%|==============================>--------------------| Remaining: 103.8ms     62%|===============================>-------------------| Remaining: 98.5ms     64%|================================>------------------| Remaining: 93.1ms     66%|=================================>-----------------| Remaining: 87.8ms     68%|==================================>----------------| Remaining: 82.6ms     70%|===================================>---------------| Remaining: 77.4ms     72%|====================================>--------------| Remaining: 72.1ms     74%|=====================================>-------------| Remaining: 67.0ms     76%|======================================>------------| Remaining: 61.8ms     78%|=======================================>-----------| Remaining: 56.6ms     80%|========================================>----------| Remaining: 51.5ms     82%|=========================================>---------| Remaining: 46.3ms     84%|==========================================>--------| Remaining: 41.3ms     86%|===========================================>-------| Remaining: 36.1ms     88%|============================================>------| Remaining: 30.9ms     90%|=============================================>-----| Remaining: 25.9ms     92%|==============================================>----| Remaining: 20.7ms     94%|===============================================>---| Remaining: 15.6ms     96%|================================================>--| Remaining: 10.4ms     98%|=================================================>-| Remaining: 5.2ms    100%|==================================================>| Total time: 260.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output" matches output

Simulation time:   217.4ms
Elapsed time:      260.4ms
Coverage:          50 (76.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory.v:
  Nodes:           409
  Connections:     1156
  Degree:          2.83
  Stages:          11

  0%|>--------------------------------------------------| Remaining: 1.5s      2%|=>-------------------------------------------------| Remaining: 588.0ms      4%|==>------------------------------------------------| Remaining: 556.4ms      6%|===>-----------------------------------------------| Remaining: 536.6ms      8%|====>----------------------------------------------| Remaining: 514.7ms     10%|=====>---------------------------------------------| Remaining: 495.4ms     12%|======>--------------------------------------------| Remaining: 478.5ms     14%|=======>-------------------------------------------| Remaining: 462.6ms     16%|========>------------------------------------------| Remaining: 448.3ms     18%|=========>-----------------------------------------| Remaining: 434.9ms     20%|==========>----------------------------------------| Remaining: 422.2ms     22%|===========>---------------------------------------| Remaining: 410.4ms     24%|============>--------------------------------------| Remaining: 399.5ms     26%|=============>-------------------------------------| Remaining: 387.5ms     28%|==============>------------------------------------| Remaining: 376.2ms     30%|===============>-----------------------------------| Remaining: 366.8ms     32%|================>----------------------------------| Remaining: 356.2ms     34%|=================>---------------------------------| Remaining: 344.8ms     36%|==================>--------------------------------| Remaining: 334.2ms     38%|===================>-------------------------------| Remaining: 323.6ms     40%|====================>------------------------------| Remaining: 312.9ms     42%|=====================>-----------------------------| Remaining: 302.0ms     44%|======================>----------------------------| Remaining: 291.2ms     46%|=======================>---------------------------| Remaining: 282.3ms     48%|========================>--------------------------| Remaining: 271.6ms     50%|=========================>-------------------------| Remaining: 260.6ms     52%|==========================>------------------------| Remaining: 249.8ms     54%|===========================>-----------------------| Remaining: 238.9ms     56%|============================>----------------------| Remaining: 228.2ms     58%|=============================>---------------------| Remaining: 217.4ms     60%|==============================>--------------------| Remaining: 207.4ms     62%|===============================>-------------------| Remaining: 196.8ms     64%|================================>------------------| Remaining: 186.2ms     66%|=================================>-----------------| Remaining: 175.7ms     68%|==================================>----------------| Remaining: 165.3ms     70%|===================================>---------------| Remaining: 154.7ms     72%|====================================>--------------| Remaining: 144.3ms     74%|=====================================>-------------| Remaining: 133.8ms     76%|======================================>------------| Remaining: 123.5ms     78%|=======================================>-----------| Remaining: 113.0ms     80%|========================================>----------| Remaining: 102.7ms     82%|=========================================>---------| Remaining: 92.3ms     84%|==========================================>--------| Remaining: 82.0ms     86%|===========================================>-------| Remaining: 71.8ms     88%|============================================>------| Remaining: 61.5ms     90%|=============================================>-----| Remaining: 51.3ms     92%|==============================================>----| Remaining: 41.0ms     94%|===============================================>---| Remaining: 30.8ms     96%|================================================>--| Remaining: 20.6ms     98%|=================================================>-| Remaining: 10.4ms    100%|==================================================>| Total time: 523.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output" matches output

Simulation time:   479.8ms
Elapsed time:      523.1ms
Coverage:          378 (92.4%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
DPRAM: 4 width 4 depth

Total Logical Memory Blocks = 1 
Total Logical Memory bits = 64 
Max Memory Width = 4 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.6ms      2%|=>-------------------------------------------------| Remaining: 15.1ms      4%|==>------------------------------------------------| Remaining: 7.9ms      6%|===>-----------------------------------------------| Remaining: 5.3ms      8%|====>----------------------------------------------| Remaining: 18.1ms     10%|=====>---------------------------------------------| Remaining: 14.4ms     12%|======>--------------------------------------------| Remaining: 11.8ms     14%|=======>-------------------------------------------| Remaining: 10.3ms     16%|========>------------------------------------------| Remaining: 8.9ms     18%|=========>-----------------------------------------| Remaining: 7.7ms     20%|==========>----------------------------------------| Remaining: 6.8ms     22%|===========>---------------------------------------| Remaining: 6.3ms     24%|============>--------------------------------------| Remaining: 5.7ms     26%|=============>-------------------------------------| Remaining: 5.1ms     28%|==============>------------------------------------| Remaining: 4.8ms     30%|===============>-----------------------------------| Remaining: 4.4ms     32%|================>----------------------------------| Remaining: 4.0ms     34%|=================>---------------------------------| Remaining: 3.7ms     36%|==================>--------------------------------| Remaining: 3.4ms     38%|===================>-------------------------------| Remaining: 3.1ms     40%|====================>------------------------------| Remaining: 2.9ms     42%|=====================>-----------------------------| Remaining: 2.7ms     44%|======================>----------------------------| Remaining: 2.5ms     46%|=======================>---------------------------| Remaining: 2.3ms     48%|========================>--------------------------| Remaining: 2.1ms     50%|=========================>-------------------------| Remaining: 2.0ms     52%|==========================>------------------------| Remaining: 1.8ms     54%|===========================>-----------------------| Remaining: 1.7ms     56%|============================>----------------------| Remaining: 1.6ms     58%|=============================>---------------------| Remaining: 1.4ms     60%|==============================>--------------------| Remaining: 1.3ms     62%|===============================>-------------------| Remaining: 1.2ms     64%|================================>------------------| Remaining: 1.1ms     66%|=================================>-----------------| Remaining: 1.1ms     68%|==================================>----------------| Remaining: 1.0ms     70%|===================================>---------------| Remaining: 0.9ms     72%|====================================>--------------| Remaining: 0.8ms     74%|=====================================>-------------| Remaining: 0.7ms    100%|==================================================>| Total time: 2.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input".

MIF dual_port_ram~0.mif (1x15) not found. 
MIF dual_port_ram~1.mif (1x15) not found. 
MIF dual_port_ram~2.mif (1x15) not found. 
MIF dual_port_ram~3.mif (1x15) not found. 
temp.blif:
  Nodes:           77
  Connections:     244
  Degree:          3.17
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 510.6ms      2%|=>-------------------------------------------------| Remaining: 275.7ms      4%|==>------------------------------------------------| Remaining: 264.0ms      6%|===>-----------------------------------------------| Remaining: 253.0ms      8%|====>----------------------------------------------| Remaining: 244.6ms     10%|=====>---------------------------------------------| Remaining: 237.8ms     12%|======>--------------------------------------------| Remaining: 233.7ms     14%|=======>-------------------------------------------| Remaining: 226.6ms     16%|========>------------------------------------------| Remaining: 222.5ms     18%|=========>-----------------------------------------| Remaining: 216.1ms     20%|==========>----------------------------------------| Remaining: 209.7ms     22%|===========>---------------------------------------| Remaining: 203.6ms     24%|============>--------------------------------------| Remaining: 204.7ms     26%|=============>-------------------------------------| Remaining: 205.0ms     28%|==============>------------------------------------| Remaining: 198.8ms     30%|===============>-----------------------------------| Remaining: 192.0ms     32%|================>----------------------------------| Remaining: 185.7ms     34%|=================>---------------------------------| Remaining: 179.5ms     36%|==================>--------------------------------| Remaining: 173.4ms     38%|===================>-------------------------------| Remaining: 168.0ms     40%|====================>------------------------------| Remaining: 162.2ms     42%|=====================>-----------------------------| Remaining: 156.2ms     44%|======================>----------------------------| Remaining: 150.3ms     46%|=======================>---------------------------| Remaining: 144.5ms     48%|========================>--------------------------| Remaining: 139.4ms     50%|=========================>-------------------------| Remaining: 135.9ms     52%|==========================>------------------------| Remaining: 132.8ms     54%|===========================>-----------------------| Remaining: 129.4ms     56%|============================>----------------------| Remaining: 125.6ms     58%|=============================>---------------------| Remaining: 121.3ms     60%|==============================>--------------------| Remaining: 117.2ms     62%|===============================>-------------------| Remaining: 111.5ms     64%|================================>------------------| Remaining: 105.6ms     66%|=================================>-----------------| Remaining: 99.3ms     68%|==================================>----------------| Remaining: 93.0ms     70%|===================================>---------------| Remaining: 87.0ms     72%|====================================>--------------| Remaining: 81.0ms     74%|=====================================>-------------| Remaining: 75.0ms     76%|======================================>------------| Remaining: 68.9ms     78%|=======================================>-----------| Remaining: 63.0ms     80%|========================================>----------| Remaining: 57.1ms     82%|=========================================>---------| Remaining: 51.3ms     84%|==========================================>--------| Remaining: 45.5ms     86%|===========================================>-------| Remaining: 39.7ms     88%|============================================>------| Remaining: 34.0ms     90%|=============================================>-----| Remaining: 28.2ms     92%|==============================================>----| Remaining: 22.5ms     94%|===============================================>---| Remaining: 16.9ms     96%|================================================>--| Remaining: 11.2ms     98%|=================================================>-| Remaining: 5.6ms    100%|==================================================>| Total time: 279.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output" matches output

Simulation time:   234.3ms
Elapsed time:      279.1ms
Coverage:          58 (75.3%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 4.1ms      2%|=>-------------------------------------------------| Remaining: 18.4ms      4%|==>------------------------------------------------| Remaining: 10.2ms      6%|===>-----------------------------------------------| Remaining: 7.6ms      8%|====>----------------------------------------------| Remaining: 6.0ms     10%|=====>---------------------------------------------| Remaining: 5.2ms     12%|======>--------------------------------------------| Remaining: 4.5ms     14%|=======>-------------------------------------------| Remaining: 4.1ms     16%|========>------------------------------------------| Remaining: 3.8ms     18%|=========>-----------------------------------------| Remaining: 3.5ms     20%|==========>----------------------------------------| Remaining: 3.2ms     22%|===========>---------------------------------------| Remaining: 3.1ms     24%|============>--------------------------------------| Remaining: 2.9ms     26%|=============>-------------------------------------| Remaining: 2.7ms     28%|==============>------------------------------------| Remaining: 2.6ms     30%|===============>-----------------------------------| Remaining: 2.5ms     32%|================>----------------------------------| Remaining: 2.3ms     34%|=================>---------------------------------| Remaining: 2.2ms     36%|==================>--------------------------------| Remaining: 2.1ms     38%|===================>-------------------------------| Remaining: 2.0ms     40%|====================>------------------------------| Remaining: 1.9ms     42%|=====================>-----------------------------| Remaining: 1.9ms     44%|======================>----------------------------| Remaining: 1.8ms     46%|=======================>---------------------------| Remaining: 1.7ms     48%|========================>--------------------------| Remaining: 1.6ms     50%|=========================>-------------------------| Remaining: 1.6ms     52%|==========================>------------------------| Remaining: 1.5ms     54%|===========================>-----------------------| Remaining: 1.4ms     56%|============================>----------------------| Remaining: 1.3ms     58%|=============================>---------------------| Remaining: 1.3ms     60%|==============================>--------------------| Remaining: 1.2ms     62%|===============================>-------------------| Remaining: 1.2ms     64%|================================>------------------| Remaining: 1.1ms     66%|=================================>-----------------| Remaining: 1.0ms     68%|==================================>----------------| Remaining: 1.0ms     70%|===================================>---------------| Remaining: 0.9ms     72%|====================================>--------------| Remaining: 0.9ms     74%|=====================================>-------------| Remaining: 0.8ms     76%|======================================>------------| Remaining: 0.7ms     78%|=======================================>-----------| Remaining: 0.7ms     80%|========================================>----------| Remaining: 0.6ms     82%|=========================================>---------| Remaining: 0.5ms     84%|==========================================>--------| Remaining: 0.5ms     86%|===========================================>-------| Remaining: 0.4ms     88%|============================================>------| Remaining: 0.4ms     90%|=============================================>-----| Remaining: 0.3ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.2ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 3.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_input".

temp.blif:
  Nodes:           421
  Connections:     1168
  Degree:          2.77
  Stages:          11

  0%|>--------------------------------------------------| Remaining: 1.6s      2%|=>-------------------------------------------------| Remaining: 680.1ms      4%|==>------------------------------------------------| Remaining: 630.2ms      6%|===>-----------------------------------------------| Remaining: 602.7ms      8%|====>----------------------------------------------| Remaining: 579.5ms     10%|=====>---------------------------------------------| Remaining: 560.0ms     12%|======>--------------------------------------------| Remaining: 543.3ms     14%|=======>-------------------------------------------| Remaining: 529.3ms     16%|========>------------------------------------------| Remaining: 514.2ms     18%|=========>-----------------------------------------| Remaining: 500.6ms     20%|==========>----------------------------------------| Remaining: 487.2ms     22%|===========>---------------------------------------| Remaining: 475.1ms     24%|============>--------------------------------------| Remaining: 461.9ms     26%|=============>-------------------------------------| Remaining: 449.4ms     28%|==============>------------------------------------| Remaining: 436.8ms     30%|===============>-----------------------------------| Remaining: 426.6ms     32%|================>----------------------------------| Remaining: 414.4ms     34%|=================>---------------------------------| Remaining: 401.8ms     36%|==================>--------------------------------| Remaining: 389.1ms     38%|===================>-------------------------------| Remaining: 376.8ms     40%|====================>------------------------------| Remaining: 364.2ms     42%|=====================>-----------------------------| Remaining: 351.8ms     44%|======================>----------------------------| Remaining: 341.3ms     46%|=======================>---------------------------| Remaining: 329.1ms     48%|========================>--------------------------| Remaining: 316.6ms     50%|=========================>-------------------------| Remaining: 304.3ms     52%|==========================>------------------------| Remaining: 292.4ms     54%|===========================>-----------------------| Remaining: 280.0ms     56%|============================>----------------------| Remaining: 267.5ms     58%|=============================>---------------------| Remaining: 254.9ms     60%|==============================>--------------------| Remaining: 243.3ms     62%|===============================>-------------------| Remaining: 231.2ms     64%|================================>------------------| Remaining: 218.8ms     66%|=================================>-----------------| Remaining: 206.5ms     68%|==================================>----------------| Remaining: 194.3ms     70%|===================================>---------------| Remaining: 182.0ms     72%|====================================>--------------| Remaining: 169.9ms     74%|=====================================>-------------| Remaining: 157.8ms     76%|======================================>------------| Remaining: 145.6ms     78%|=======================================>-----------| Remaining: 133.6ms     80%|========================================>----------| Remaining: 121.5ms     82%|=========================================>---------| Remaining: 109.3ms     84%|==========================================>--------| Remaining: 97.1ms     86%|===========================================>-------| Remaining: 84.9ms     88%|============================================>------| Remaining: 72.9ms     90%|=============================================>-----| Remaining: 60.8ms     92%|==============================================>----| Remaining: 48.6ms     94%|===============================================>---| Remaining: 36.5ms     96%|================================================>--| Remaining: 24.4ms     98%|=================================================>-| Remaining: 12.2ms    100%|==================================================>| Total time: 608.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_memory_output" matches output

Simulation time:   566.1ms
Elapsed time:      608.8ms
Coverage:          386 (91.7%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply.v:
  Nodes:           236
  Connections:     331
  Degree:          1.40
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 647.8ms      2%|=>-------------------------------------------------| Remaining: 338.5ms      4%|==>------------------------------------------------| Remaining: 326.1ms      6%|===>-----------------------------------------------| Remaining: 312.3ms      8%|====>----------------------------------------------| Remaining: 302.3ms     10%|=====>---------------------------------------------| Remaining: 295.6ms     12%|======>--------------------------------------------| Remaining: 287.0ms     14%|=======>-------------------------------------------| Remaining: 280.4ms     16%|========>------------------------------------------| Remaining: 275.7ms     18%|=========>-----------------------------------------| Remaining: 268.2ms     20%|==========>----------------------------------------| Remaining: 260.8ms     22%|===========>---------------------------------------| Remaining: 253.5ms     24%|============>--------------------------------------| Remaining: 247.1ms     26%|=============>-------------------------------------| Remaining: 241.0ms     28%|==============>------------------------------------| Remaining: 234.1ms     30%|===============>-----------------------------------| Remaining: 228.0ms     32%|================>----------------------------------| Remaining: 221.5ms     34%|=================>---------------------------------| Remaining: 214.9ms     36%|==================>--------------------------------| Remaining: 208.6ms     38%|===================>-------------------------------| Remaining: 201.8ms     40%|====================>------------------------------| Remaining: 196.0ms     42%|=====================>-----------------------------| Remaining: 189.3ms     44%|======================>----------------------------| Remaining: 182.5ms     46%|=======================>---------------------------| Remaining: 175.8ms     48%|========================>--------------------------| Remaining: 169.2ms     50%|=========================>-------------------------| Remaining: 162.6ms     52%|==========================>------------------------| Remaining: 155.9ms     54%|===========================>-----------------------| Remaining: 149.6ms     56%|============================>----------------------| Remaining: 143.0ms     58%|=============================>---------------------| Remaining: 136.3ms     60%|==============================>--------------------| Remaining: 130.0ms     62%|===============================>-------------------| Remaining: 123.4ms     64%|================================>------------------| Remaining: 116.9ms     66%|=================================>-----------------| Remaining: 110.3ms     68%|==================================>----------------| Remaining: 103.8ms     70%|===================================>---------------| Remaining: 98.1ms     72%|====================================>--------------| Remaining: 91.5ms     74%|=====================================>-------------| Remaining: 84.9ms     76%|======================================>------------| Remaining: 78.3ms     78%|=======================================>-----------| Remaining: 71.7ms     80%|========================================>----------| Remaining: 65.1ms     82%|=========================================>---------| Remaining: 58.6ms     84%|==========================================>--------| Remaining: 52.0ms     86%|===========================================>-------| Remaining: 45.5ms     88%|============================================>------| Remaining: 39.0ms     90%|=============================================>-----| Remaining: 32.5ms     92%|==============================================>----| Remaining: 26.0ms     94%|===============================================>---| Remaining: 19.5ms     96%|================================================>--| Remaining: 13.0ms     98%|=================================================>-| Remaining: 6.5ms    100%|==================================================>| Total time: 325.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output" matches output

Simulation time:   239.3ms
Elapsed time:      325.0ms
Coverage:          217 (91.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
7 X 8 => 1
8 X 8 => 2


Total # of multipliers = 3
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 2.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply.v:
  Nodes:           760
  Connections:     1681
  Degree:          2.21
  Stages:          25

  0%|>--------------------------------------------------| Remaining: 2.1s      2%|=>-------------------------------------------------| Remaining: 1.1s      4%|==>------------------------------------------------| Remaining: 1.0s      6%|===>-----------------------------------------------| Remaining: 966.3ms      8%|====>----------------------------------------------| Remaining: 936.8ms     10%|=====>---------------------------------------------| Remaining: 949.8ms     12%|======>--------------------------------------------| Remaining: 926.4ms     14%|=======>-------------------------------------------| Remaining: 906.1ms     16%|========>------------------------------------------| Remaining: 883.0ms     18%|=========>-----------------------------------------| Remaining: 859.4ms     20%|==========>----------------------------------------| Remaining: 842.3ms     22%|===========>---------------------------------------| Remaining: 821.8ms     24%|============>--------------------------------------| Remaining: 798.5ms     26%|=============>-------------------------------------| Remaining: 775.7ms     28%|==============>------------------------------------| Remaining: 753.0ms     30%|===============>-----------------------------------| Remaining: 730.7ms     32%|================>----------------------------------| Remaining: 708.5ms     34%|=================>---------------------------------| Remaining: 686.7ms     36%|==================>--------------------------------| Remaining: 665.0ms     38%|===================>-------------------------------| Remaining: 645.3ms     40%|====================>------------------------------| Remaining: 623.9ms     42%|=====================>-----------------------------| Remaining: 602.5ms     44%|======================>----------------------------| Remaining: 581.1ms     46%|=======================>---------------------------| Remaining: 559.8ms     48%|========================>--------------------------| Remaining: 538.9ms     50%|=========================>-------------------------| Remaining: 518.2ms     52%|==========================>------------------------| Remaining: 497.6ms     54%|===========================>-----------------------| Remaining: 476.6ms     56%|============================>----------------------| Remaining: 455.6ms     58%|=============================>---------------------| Remaining: 433.8ms     60%|==============================>--------------------| Remaining: 413.7ms     62%|===============================>-------------------| Remaining: 392.8ms     64%|================================>------------------| Remaining: 372.1ms     66%|=================================>-----------------| Remaining: 351.3ms     68%|==================================>----------------| Remaining: 330.5ms     70%|===================================>---------------| Remaining: 309.9ms     72%|====================================>--------------| Remaining: 289.2ms     74%|=====================================>-------------| Remaining: 268.5ms     76%|======================================>------------| Remaining: 247.8ms     78%|=======================================>-----------| Remaining: 227.3ms     80%|========================================>----------| Remaining: 206.8ms     82%|=========================================>---------| Remaining: 186.0ms     84%|==========================================>--------| Remaining: 165.3ms     86%|===========================================>-------| Remaining: 144.6ms     88%|============================================>------| Remaining: 123.9ms     90%|=============================================>-----| Remaining: 103.3ms     92%|==============================================>----| Remaining: 82.6ms     94%|===============================================>---| Remaining: 62.0ms     96%|================================================>--| Remaining: 41.3ms     98%|=================================================>-| Remaining: 20.6ms    100%|==================================================>| Total time: 1.0s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output" matches output

Simulation time:   940.3ms
Elapsed time:      1.0s
Coverage:          741 (97.5%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
7 X 8 => 1
8 X 8 => 2


Total # of multipliers = 3
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.5ms      2%|=>-------------------------------------------------| Remaining: 19.9ms      4%|==>------------------------------------------------| Remaining: 10.8ms      6%|===>-----------------------------------------------| Remaining: 7.5ms      8%|====>----------------------------------------------| Remaining: 5.9ms     10%|=====>---------------------------------------------| Remaining: 4.9ms     12%|======>--------------------------------------------| Remaining: 4.1ms     14%|=======>-------------------------------------------| Remaining: 3.6ms     16%|========>------------------------------------------| Remaining: 3.3ms     18%|=========>-----------------------------------------| Remaining: 3.0ms     20%|==========>----------------------------------------| Remaining: 2.7ms     22%|===========>---------------------------------------| Remaining: 2.5ms     24%|============>--------------------------------------| Remaining: 2.4ms     26%|=============>-------------------------------------| Remaining: 2.2ms     28%|==============>------------------------------------| Remaining: 2.1ms     30%|===============>-----------------------------------| Remaining: 1.9ms     32%|================>----------------------------------| Remaining: 1.8ms     34%|=================>---------------------------------| Remaining: 1.7ms     36%|==================>--------------------------------| Remaining: 1.6ms     38%|===================>-------------------------------| Remaining: 3.7ms     40%|====================>------------------------------| Remaining: 3.4ms     42%|=====================>-----------------------------| Remaining: 3.2ms     44%|======================>----------------------------| Remaining: 2.9ms     46%|=======================>---------------------------| Remaining: 2.7ms     48%|========================>--------------------------| Remaining: 2.8ms     50%|=========================>-------------------------| Remaining: 2.6ms     52%|==========================>------------------------| Remaining: 2.4ms     54%|===========================>-----------------------| Remaining: 2.3ms     56%|============================>----------------------| Remaining: 2.1ms     58%|=============================>---------------------| Remaining: 2.0ms     60%|==============================>--------------------| Remaining: 1.8ms     62%|===============================>-------------------| Remaining: 1.7ms     64%|================================>------------------| Remaining: 1.6ms     66%|=================================>-----------------| Remaining: 1.5ms     68%|==================================>----------------| Remaining: 1.4ms     70%|===================================>---------------| Remaining: 1.3ms     72%|====================================>--------------| Remaining: 1.2ms     74%|=====================================>-------------| Remaining: 1.1ms     76%|======================================>------------| Remaining: 1.0ms     78%|=======================================>-----------| Remaining: 0.9ms     80%|========================================>----------| Remaining: 0.8ms     82%|=========================================>---------| Remaining: 0.7ms     84%|==========================================>--------| Remaining: 0.6ms     86%|===========================================>-------| Remaining: 0.5ms     88%|============================================>------| Remaining: 0.4ms     90%|=============================================>-----| Remaining: 0.4ms    100%|==================================================>| Total time: 3.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input".

temp.blif:
  Nodes:           314
  Connections:     409
  Degree:          1.30
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 747.0ms      2%|=>-------------------------------------------------| Remaining: 450.1ms      4%|==>------------------------------------------------| Remaining: 431.1ms      6%|===>-----------------------------------------------| Remaining: 416.9ms      8%|====>----------------------------------------------| Remaining: 406.2ms     10%|=====>---------------------------------------------| Remaining: 394.9ms     12%|======>--------------------------------------------| Remaining: 383.3ms     14%|=======>-------------------------------------------| Remaining: 374.1ms     16%|========>------------------------------------------| Remaining: 364.7ms     18%|=========>-----------------------------------------| Remaining: 355.2ms     20%|==========>----------------------------------------| Remaining: 346.0ms     22%|===========>---------------------------------------| Remaining: 336.5ms     24%|============>--------------------------------------| Remaining: 327.3ms     26%|=============>-------------------------------------| Remaining: 319.2ms     28%|==============>------------------------------------| Remaining: 310.2ms     30%|===============>-----------------------------------| Remaining: 301.4ms     32%|================>----------------------------------| Remaining: 292.3ms     34%|=================>---------------------------------| Remaining: 283.4ms     36%|==================>--------------------------------| Remaining: 274.7ms     38%|===================>-------------------------------| Remaining: 265.9ms     40%|====================>------------------------------| Remaining: 257.4ms     42%|=====================>-----------------------------| Remaining: 248.6ms     44%|======================>----------------------------| Remaining: 239.9ms     46%|=======================>---------------------------| Remaining: 231.4ms     48%|========================>--------------------------| Remaining: 222.9ms     50%|=========================>-------------------------| Remaining: 214.6ms     52%|==========================>------------------------| Remaining: 206.1ms     54%|===========================>-----------------------| Remaining: 197.4ms     56%|============================>----------------------| Remaining: 188.8ms     58%|=============================>---------------------| Remaining: 180.1ms     60%|==============================>--------------------| Remaining: 171.8ms     62%|===============================>-------------------| Remaining: 163.3ms     64%|================================>------------------| Remaining: 154.7ms     66%|=================================>-----------------| Remaining: 146.2ms     68%|==================================>----------------| Remaining: 137.6ms     70%|===================================>---------------| Remaining: 128.9ms     72%|====================================>--------------| Remaining: 120.3ms     74%|=====================================>-------------| Remaining: 111.6ms     76%|======================================>------------| Remaining: 103.0ms     78%|=======================================>-----------| Remaining: 94.3ms     80%|========================================>----------| Remaining: 85.8ms     82%|=========================================>---------| Remaining: 77.1ms     84%|==========================================>--------| Remaining: 68.6ms     86%|===========================================>-------| Remaining: 60.2ms     88%|============================================>------| Remaining: 51.6ms     90%|=============================================>-----| Remaining: 43.0ms     92%|==============================================>----| Remaining: 34.3ms     94%|===============================================>---| Remaining: 25.8ms     96%|================================================>--| Remaining: 17.2ms     98%|=================================================>-| Remaining: 8.6ms    100%|==================================================>| Total time: 428.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output" matches output

Simulation time:   340.9ms
Elapsed time:      428.9ms
Coverage:          287 (91.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 2.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 12.6ms      2%|=>-------------------------------------------------| Remaining: 22.1ms      4%|==>------------------------------------------------| Remaining: 12.9ms      6%|===>-----------------------------------------------| Remaining: 9.6ms      8%|====>----------------------------------------------| Remaining: 7.8ms     10%|=====>---------------------------------------------| Remaining: 6.6ms     12%|======>--------------------------------------------| Remaining: 5.9ms     14%|=======>-------------------------------------------| Remaining: 5.3ms     16%|========>------------------------------------------| Remaining: 4.9ms     18%|=========>-----------------------------------------| Remaining: 4.6ms     20%|==========>----------------------------------------| Remaining: 4.3ms     22%|===========>---------------------------------------| Remaining: 4.0ms     24%|============>--------------------------------------| Remaining: 3.8ms     26%|=============>-------------------------------------| Remaining: 3.6ms     28%|==============>------------------------------------| Remaining: 3.4ms     30%|===============>-----------------------------------| Remaining: 3.2ms     32%|================>----------------------------------| Remaining: 3.1ms     34%|=================>---------------------------------| Remaining: 2.9ms     36%|==================>--------------------------------| Remaining: 2.8ms     38%|===================>-------------------------------| Remaining: 2.7ms     40%|====================>------------------------------| Remaining: 2.6ms     42%|=====================>-----------------------------| Remaining: 2.4ms     44%|======================>----------------------------| Remaining: 2.3ms     46%|=======================>---------------------------| Remaining: 2.2ms     48%|========================>--------------------------| Remaining: 2.1ms     50%|=========================>-------------------------| Remaining: 2.0ms     52%|==========================>------------------------| Remaining: 2.0ms     54%|===========================>-----------------------| Remaining: 1.9ms     56%|============================>----------------------| Remaining: 1.8ms     58%|=============================>---------------------| Remaining: 1.7ms     60%|==============================>--------------------| Remaining: 1.6ms     62%|===============================>-------------------| Remaining: 1.5ms     64%|================================>------------------| Remaining: 1.4ms     66%|=================================>-----------------| Remaining: 1.3ms     68%|==================================>----------------| Remaining: 1.2ms     70%|===================================>---------------| Remaining: 1.2ms     72%|====================================>--------------| Remaining: 1.1ms     74%|=====================================>-------------| Remaining: 1.0ms     76%|======================================>------------| Remaining: 1.0ms     78%|=======================================>-----------| Remaining: 0.9ms     80%|========================================>----------| Remaining: 0.8ms     82%|=========================================>---------| Remaining: 0.7ms     84%|==========================================>--------| Remaining: 0.7ms     86%|===========================================>-------| Remaining: 0.6ms     88%|============================================>------| Remaining: 0.5ms     90%|=============================================>-----| Remaining: 0.4ms     92%|==============================================>----| Remaining: 0.4ms     94%|===============================================>---| Remaining: 0.3ms     96%|================================================>--| Remaining: 0.2ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 5.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_input".

temp.blif:
  Nodes:           838
  Connections:     1759
  Degree:          2.10
  Stages:          26

  0%|>--------------------------------------------------| Remaining: 2.5s      2%|=>-------------------------------------------------| Remaining: 1.4s      4%|==>------------------------------------------------| Remaining: 1.3s      6%|===>-----------------------------------------------| Remaining: 1.2s      8%|====>----------------------------------------------| Remaining: 1.2s     10%|=====>---------------------------------------------| Remaining: 1.2s     12%|======>--------------------------------------------| Remaining: 1.1s     14%|=======>-------------------------------------------| Remaining: 1.1s     16%|========>------------------------------------------| Remaining: 1.1s     18%|=========>-----------------------------------------| Remaining: 1.1s     20%|==========>----------------------------------------| Remaining: 1.0s     22%|===========>---------------------------------------| Remaining: 995.5ms     24%|============>--------------------------------------| Remaining: 969.7ms     26%|=============>-------------------------------------| Remaining: 947.7ms     28%|==============>------------------------------------| Remaining: 920.5ms     30%|===============>-----------------------------------| Remaining: 893.2ms     32%|================>----------------------------------| Remaining: 866.8ms     34%|=================>---------------------------------| Remaining: 839.7ms     36%|==================>--------------------------------| Remaining: 814.0ms     38%|===================>-------------------------------| Remaining: 788.2ms     40%|====================>------------------------------| Remaining: 762.7ms     42%|=====================>-----------------------------| Remaining: 737.2ms     44%|======================>----------------------------| Remaining: 713.7ms     46%|=======================>---------------------------| Remaining: 687.4ms     48%|========================>--------------------------| Remaining: 661.1ms     50%|=========================>-------------------------| Remaining: 635.1ms     52%|==========================>------------------------| Remaining: 609.3ms     54%|===========================>-----------------------| Remaining: 583.6ms     56%|============================>----------------------| Remaining: 558.0ms     58%|=============================>---------------------| Remaining: 531.2ms     60%|==============================>--------------------| Remaining: 506.9ms     62%|===============================>-------------------| Remaining: 481.3ms     64%|================================>------------------| Remaining: 456.0ms     66%|=================================>-----------------| Remaining: 430.5ms     68%|==================================>----------------| Remaining: 405.0ms     70%|===================================>---------------| Remaining: 379.6ms     72%|====================================>--------------| Remaining: 354.4ms     74%|=====================================>-------------| Remaining: 328.7ms     76%|======================================>------------| Remaining: 303.1ms     78%|=======================================>-----------| Remaining: 277.5ms     80%|========================================>----------| Remaining: 252.0ms     82%|=========================================>---------| Remaining: 226.7ms     84%|==========================================>--------| Remaining: 201.3ms     86%|===========================================>-------| Remaining: 176.1ms     88%|============================================>------| Remaining: 150.8ms     90%|=============================================>-----| Remaining: 125.6ms     92%|==============================================>----| Remaining: 100.4ms     94%|===============================================>---| Remaining: 75.2ms     96%|================================================>--| Remaining: 50.1ms     98%|=================================================>-| Remaining: 25.0ms    100%|==================================================>| Total time: 1.3s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_base_multiply_output" matches output

Simulation time:   1.2s
Elapsed time:      1.3s
Coverage:          811 (96.8%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod.v:
  Nodes:           35
  Connections:     45
  Degree:          1.29
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 130.9ms      2%|=>-------------------------------------------------| Remaining: 69.3ms      4%|==>------------------------------------------------| Remaining: 69.5ms      6%|===>-----------------------------------------------| Remaining: 68.9ms      8%|====>----------------------------------------------| Remaining: 66.0ms     10%|=====>---------------------------------------------| Remaining: 63.4ms     12%|======>--------------------------------------------| Remaining: 61.2ms     14%|=======>-------------------------------------------| Remaining: 59.5ms     16%|========>------------------------------------------| Remaining: 58.2ms     18%|=========>-----------------------------------------| Remaining: 56.6ms     20%|==========>----------------------------------------| Remaining: 55.0ms     22%|===========>---------------------------------------| Remaining: 53.6ms     24%|============>--------------------------------------| Remaining: 52.0ms     26%|=============>-------------------------------------| Remaining: 50.5ms     28%|==============>------------------------------------| Remaining: 49.0ms     30%|===============>-----------------------------------| Remaining: 47.6ms     32%|================>----------------------------------| Remaining: 46.2ms     34%|=================>---------------------------------| Remaining: 44.8ms     36%|==================>--------------------------------| Remaining: 43.5ms     38%|===================>-------------------------------| Remaining: 42.1ms     40%|====================>------------------------------| Remaining: 40.7ms     42%|=====================>-----------------------------| Remaining: 39.6ms     44%|======================>----------------------------| Remaining: 38.3ms     46%|=======================>---------------------------| Remaining: 36.9ms     48%|========================>--------------------------| Remaining: 35.5ms     50%|=========================>-------------------------| Remaining: 34.2ms     52%|==========================>------------------------| Remaining: 32.8ms     54%|===========================>-----------------------| Remaining: 31.4ms     56%|============================>----------------------| Remaining: 30.0ms     58%|=============================>---------------------| Remaining: 28.6ms     60%|==============================>--------------------| Remaining: 27.2ms     62%|===============================>-------------------| Remaining: 25.9ms     64%|================================>------------------| Remaining: 24.5ms     66%|=================================>-----------------| Remaining: 23.1ms     68%|==================================>----------------| Remaining: 21.7ms     70%|===================================>---------------| Remaining: 20.3ms     72%|====================================>--------------| Remaining: 19.0ms     74%|=====================================>-------------| Remaining: 17.7ms     76%|======================================>------------| Remaining: 16.3ms     78%|=======================================>-----------| Remaining: 14.9ms     80%|========================================>----------| Remaining: 13.6ms     82%|=========================================>---------| Remaining: 12.2ms     84%|==========================================>--------| Remaining: 10.9ms     86%|===========================================>-------| Remaining: 9.5ms     88%|============================================>------| Remaining: 8.1ms     90%|=============================================>-----| Remaining: 6.8ms     92%|==============================================>----| Remaining: 5.4ms     94%|===============================================>---| Remaining: 4.1ms     96%|================================================>--| Remaining: 2.7ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 67.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output" matches output

Simulation time:   31.4ms
Elapsed time:      67.7ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod.v:
  Nodes:           35
  Connections:     45
  Degree:          1.29
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 122.4ms      2%|=>-------------------------------------------------| Remaining: 67.9ms      4%|==>------------------------------------------------| Remaining: 64.7ms      6%|===>-----------------------------------------------| Remaining: 63.3ms      8%|====>----------------------------------------------| Remaining: 61.3ms     10%|=====>---------------------------------------------| Remaining: 59.9ms     12%|======>--------------------------------------------| Remaining: 59.0ms     14%|=======>-------------------------------------------| Remaining: 57.3ms     16%|========>------------------------------------------| Remaining: 55.8ms     18%|=========>-----------------------------------------| Remaining: 54.7ms     20%|==========>----------------------------------------| Remaining: 53.2ms     22%|===========>---------------------------------------| Remaining: 51.8ms     24%|============>--------------------------------------| Remaining: 50.5ms     26%|=============>-------------------------------------| Remaining: 49.1ms     28%|==============>------------------------------------| Remaining: 47.8ms     30%|===============>-----------------------------------| Remaining: 46.5ms     32%|================>----------------------------------| Remaining: 45.1ms     34%|=================>---------------------------------| Remaining: 43.7ms     36%|==================>--------------------------------| Remaining: 42.5ms     38%|===================>-------------------------------| Remaining: 41.1ms     40%|====================>------------------------------| Remaining: 39.8ms     42%|=====================>-----------------------------| Remaining: 38.5ms     44%|======================>----------------------------| Remaining: 37.1ms     46%|=======================>---------------------------| Remaining: 35.7ms     48%|========================>--------------------------| Remaining: 34.4ms     50%|=========================>-------------------------| Remaining: 33.2ms     52%|==========================>------------------------| Remaining: 32.1ms     54%|===========================>-----------------------| Remaining: 30.9ms     56%|============================>----------------------| Remaining: 29.7ms     58%|=============================>---------------------| Remaining: 28.4ms     60%|==============================>--------------------| Remaining: 27.1ms     62%|===============================>-------------------| Remaining: 25.8ms     64%|================================>------------------| Remaining: 24.5ms     66%|=================================>-----------------| Remaining: 23.2ms     68%|==================================>----------------| Remaining: 21.8ms     70%|===================================>---------------| Remaining: 20.5ms     72%|====================================>--------------| Remaining: 19.2ms     74%|=====================================>-------------| Remaining: 17.9ms     76%|======================================>------------| Remaining: 16.5ms     78%|=======================================>-----------| Remaining: 15.3ms     80%|========================================>----------| Remaining: 13.9ms     82%|=========================================>---------| Remaining: 12.5ms     84%|==========================================>--------| Remaining: 11.1ms     86%|===========================================>-------| Remaining: 9.7ms     88%|============================================>------| Remaining: 8.3ms     90%|=============================================>-----| Remaining: 6.9ms     92%|==============================================>----| Remaining: 5.5ms     94%|===============================================>---| Remaining: 4.2ms     96%|================================================>--| Remaining: 2.8ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 69.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output" matches output

Simulation time:   32.0ms
Elapsed time:      69.0ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      2%|=>-------------------------------------------------| Remaining: 18.4ms      5%|==>------------------------------------------------| Remaining: 9.6ms      6%|===>-----------------------------------------------| Remaining: 7.7ms      9%|====>----------------------------------------------| Remaining: 5.5ms     11%|=====>---------------------------------------------| Remaining: 4.3ms     12%|======>--------------------------------------------| Remaining: 3.9ms     15%|=======>-------------------------------------------| Remaining: 3.3ms     17%|========>------------------------------------------| Remaining: 2.8ms     18%|=========>-----------------------------------------| Remaining: 2.6ms     21%|==========>----------------------------------------| Remaining: 2.3ms     23%|===========>---------------------------------------| Remaining: 2.0ms     24%|============>--------------------------------------| Remaining: 1.9ms     27%|=============>-------------------------------------| Remaining: 1.7ms     28%|==============>------------------------------------| Remaining: 1.6ms     30%|===============>-----------------------------------| Remaining: 1.5ms     33%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.3ms     37%|==================>--------------------------------| Remaining: 1.2ms     39%|===================>-------------------------------| Remaining: 1.1ms     40%|====================>------------------------------| Remaining: 1.0ms     43%|=====================>-----------------------------| Remaining: 1.0ms     45%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.9ms     49%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.8ms     52%|==========================>------------------------| Remaining: 0.7ms     55%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     59%|=============================>---------------------| Remaining: 0.6ms     61%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     65%|================================>------------------| Remaining: 0.4ms     67%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     71%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     83%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input".

temp.blif:
  Nodes:           38
  Connections:     48
  Degree:          1.26
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 126.8ms      2%|=>-------------------------------------------------| Remaining: 74.3ms      4%|==>------------------------------------------------| Remaining: 70.8ms      6%|===>-----------------------------------------------| Remaining: 68.0ms      8%|====>----------------------------------------------| Remaining: 66.8ms     10%|=====>---------------------------------------------| Remaining: 65.5ms     12%|======>--------------------------------------------| Remaining: 63.7ms     14%|=======>-------------------------------------------| Remaining: 62.1ms     16%|========>------------------------------------------| Remaining: 60.3ms     18%|=========>-----------------------------------------| Remaining: 58.7ms     20%|==========>----------------------------------------| Remaining: 57.3ms     22%|===========>---------------------------------------| Remaining: 55.8ms     24%|============>--------------------------------------| Remaining: 54.4ms     26%|=============>-------------------------------------| Remaining: 53.0ms     28%|==============>------------------------------------| Remaining: 51.5ms     30%|===============>-----------------------------------| Remaining: 50.0ms     32%|================>----------------------------------| Remaining: 48.6ms     34%|=================>---------------------------------| Remaining: 47.1ms     36%|==================>--------------------------------| Remaining: 46.2ms     38%|===================>-------------------------------| Remaining: 44.7ms     40%|====================>------------------------------| Remaining: 43.3ms     42%|=====================>-----------------------------| Remaining: 41.9ms     44%|======================>----------------------------| Remaining: 40.4ms     46%|=======================>---------------------------| Remaining: 39.0ms     48%|========================>--------------------------| Remaining: 37.5ms     50%|=========================>-------------------------| Remaining: 36.0ms     52%|==========================>------------------------| Remaining: 34.6ms     54%|===========================>-----------------------| Remaining: 33.2ms     56%|============================>----------------------| Remaining: 31.7ms     58%|=============================>---------------------| Remaining: 30.3ms     60%|==============================>--------------------| Remaining: 28.8ms     62%|===============================>-------------------| Remaining: 27.4ms     64%|================================>------------------| Remaining: 25.9ms     66%|=================================>-----------------| Remaining: 24.7ms     68%|==================================>----------------| Remaining: 23.2ms     70%|===================================>---------------| Remaining: 21.7ms     72%|====================================>--------------| Remaining: 20.3ms     74%|=====================================>-------------| Remaining: 18.8ms     76%|======================================>------------| Remaining: 17.3ms     78%|=======================================>-----------| Remaining: 15.9ms     80%|========================================>----------| Remaining: 14.4ms     82%|=========================================>---------| Remaining: 13.0ms     84%|==========================================>--------| Remaining: 11.5ms     86%|===========================================>-------| Remaining: 10.1ms     88%|============================================>------| Remaining: 8.6ms     90%|=============================================>-----| Remaining: 7.2ms     92%|==============================================>----| Remaining: 5.8ms     94%|===============================================>---| Remaining: 4.3ms     96%|================================================>--| Remaining: 2.9ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 71.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output" matches output

Simulation time:   35.4ms
Elapsed time:      71.8ms
Coverage:          35 (92.1%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      2%|=>-------------------------------------------------| Remaining: 11.8ms      5%|==>------------------------------------------------| Remaining: 6.1ms      6%|===>-----------------------------------------------| Remaining: 4.9ms      9%|====>----------------------------------------------| Remaining: 3.5ms     11%|=====>---------------------------------------------| Remaining: 2.7ms     12%|======>--------------------------------------------| Remaining: 2.4ms     15%|=======>-------------------------------------------| Remaining: 2.0ms     17%|========>------------------------------------------| Remaining: 1.7ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.4ms     23%|===========>---------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 0.9ms     33%|================>----------------------------------| Remaining: 0.8ms     34%|=================>---------------------------------| Remaining: 0.8ms     37%|==================>--------------------------------| Remaining: 0.7ms     39%|===================>-------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.6ms     43%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms     96%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_input".

temp.blif:
  Nodes:           38
  Connections:     48
  Degree:          1.26
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 136.0ms      2%|=>-------------------------------------------------| Remaining: 72.7ms      4%|==>------------------------------------------------| Remaining: 69.0ms      6%|===>-----------------------------------------------| Remaining: 67.9ms      8%|====>----------------------------------------------| Remaining: 65.8ms     10%|=====>---------------------------------------------| Remaining: 64.4ms     12%|======>--------------------------------------------| Remaining: 62.6ms     14%|=======>-------------------------------------------| Remaining: 60.9ms     16%|========>------------------------------------------| Remaining: 59.3ms     18%|=========>-----------------------------------------| Remaining: 57.8ms     20%|==========>----------------------------------------| Remaining: 56.4ms     22%|===========>---------------------------------------| Remaining: 55.1ms     24%|============>--------------------------------------| Remaining: 53.8ms     26%|=============>-------------------------------------| Remaining: 52.4ms     28%|==============>------------------------------------| Remaining: 51.0ms     30%|===============>-----------------------------------| Remaining: 49.7ms     32%|================>----------------------------------| Remaining: 48.5ms     34%|=================>---------------------------------| Remaining: 47.2ms     36%|==================>--------------------------------| Remaining: 45.9ms     38%|===================>-------------------------------| Remaining: 44.4ms     40%|====================>------------------------------| Remaining: 43.2ms     42%|=====================>-----------------------------| Remaining: 41.9ms     44%|======================>----------------------------| Remaining: 40.4ms     46%|=======================>---------------------------| Remaining: 38.9ms     48%|========================>--------------------------| Remaining: 37.4ms     50%|=========================>-------------------------| Remaining: 36.0ms     52%|==========================>------------------------| Remaining: 34.5ms     54%|===========================>-----------------------| Remaining: 33.1ms     56%|============================>----------------------| Remaining: 31.6ms     58%|=============================>---------------------| Remaining: 30.1ms     60%|==============================>--------------------| Remaining: 28.7ms     62%|===============================>-------------------| Remaining: 27.2ms     64%|================================>------------------| Remaining: 25.8ms     66%|=================================>-----------------| Remaining: 24.3ms     68%|==================================>----------------| Remaining: 22.9ms     70%|===================================>---------------| Remaining: 21.4ms     72%|====================================>--------------| Remaining: 20.0ms     74%|=====================================>-------------| Remaining: 18.5ms     76%|======================================>------------| Remaining: 17.1ms     78%|=======================================>-----------| Remaining: 15.7ms     80%|========================================>----------| Remaining: 14.3ms     82%|=========================================>---------| Remaining: 12.8ms     84%|==========================================>--------| Remaining: 11.4ms     86%|===========================================>-------| Remaining: 10.0ms     88%|============================================>------| Remaining: 8.5ms     90%|=============================================>-----| Remaining: 7.1ms     92%|==============================================>----| Remaining: 5.7ms     94%|===============================================>---| Remaining: 4.3ms     96%|================================================>--| Remaining: 2.8ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 71.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_mod_output" matches output

Simulation time:   34.9ms
Elapsed time:      71.0ms
Coverage:          35 (92.1%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log.v:
  Nodes:           21
  Connections:     22
  Degree:          1.05
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 83.6ms      2%|=>-------------------------------------------------| Remaining: 50.8ms      4%|==>------------------------------------------------| Remaining: 46.9ms      6%|===>-----------------------------------------------| Remaining: 45.6ms      8%|====>----------------------------------------------| Remaining: 43.9ms     10%|=====>---------------------------------------------| Remaining: 43.1ms     12%|======>--------------------------------------------| Remaining: 41.9ms     14%|=======>-------------------------------------------| Remaining: 40.7ms     16%|========>------------------------------------------| Remaining: 39.5ms     18%|=========>-----------------------------------------| Remaining: 38.5ms     20%|==========>----------------------------------------| Remaining: 37.5ms     22%|===========>---------------------------------------| Remaining: 36.6ms     24%|============>--------------------------------------| Remaining: 35.5ms     26%|=============>-------------------------------------| Remaining: 34.8ms     28%|==============>------------------------------------| Remaining: 33.8ms     30%|===============>-----------------------------------| Remaining: 32.8ms     32%|================>----------------------------------| Remaining: 31.8ms     34%|=================>---------------------------------| Remaining: 30.8ms     36%|==================>--------------------------------| Remaining: 29.9ms     38%|===================>-------------------------------| Remaining: 28.9ms     40%|====================>------------------------------| Remaining: 28.0ms     42%|=====================>-----------------------------| Remaining: 27.0ms     44%|======================>----------------------------| Remaining: 26.1ms     46%|=======================>---------------------------| Remaining: 25.2ms     48%|========================>--------------------------| Remaining: 24.2ms     50%|=========================>-------------------------| Remaining: 23.3ms     52%|==========================>------------------------| Remaining: 22.4ms     54%|===========================>-----------------------| Remaining: 21.4ms     56%|============================>----------------------| Remaining: 20.5ms     58%|=============================>---------------------| Remaining: 19.5ms     60%|==============================>--------------------| Remaining: 18.6ms     62%|===============================>-------------------| Remaining: 17.7ms     64%|================================>------------------| Remaining: 16.7ms     66%|=================================>-----------------| Remaining: 15.8ms     68%|==================================>----------------| Remaining: 14.9ms     70%|===================================>---------------| Remaining: 13.9ms     72%|====================================>--------------| Remaining: 13.0ms     74%|=====================================>-------------| Remaining: 12.2ms     76%|======================================>------------| Remaining: 11.2ms     78%|=======================================>-----------| Remaining: 10.3ms     80%|========================================>----------| Remaining: 9.4ms     82%|=========================================>---------| Remaining: 8.4ms     84%|==========================================>--------| Remaining: 7.5ms     86%|===========================================>-------| Remaining: 6.5ms     88%|============================================>------| Remaining: 5.6ms     90%|=============================================>-----| Remaining: 4.7ms     92%|==============================================>----| Remaining: 3.8ms     94%|===============================================>---| Remaining: 2.8ms     96%|================================================>--| Remaining: 1.9ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 47.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output" matches output

Simulation time:   17.1ms
Elapsed time:      47.0ms
Coverage:          16 (76.2%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log.v:
  Nodes:           21
  Connections:     22
  Degree:          1.05
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 84.8ms      2%|=>-------------------------------------------------| Remaining: 47.8ms      4%|==>------------------------------------------------| Remaining: 46.1ms      6%|===>-----------------------------------------------| Remaining: 44.3ms      8%|====>----------------------------------------------| Remaining: 43.1ms     10%|=====>---------------------------------------------| Remaining: 42.0ms     12%|======>--------------------------------------------| Remaining: 41.6ms     14%|=======>-------------------------------------------| Remaining: 40.4ms     16%|========>------------------------------------------| Remaining: 39.4ms     18%|=========>-----------------------------------------| Remaining: 38.3ms     20%|==========>----------------------------------------| Remaining: 37.4ms     22%|===========>---------------------------------------| Remaining: 36.4ms     24%|============>--------------------------------------| Remaining: 35.3ms     26%|=============>-------------------------------------| Remaining: 34.4ms     28%|==============>------------------------------------| Remaining: 33.4ms     30%|===============>-----------------------------------| Remaining: 32.5ms     32%|================>----------------------------------| Remaining: 31.7ms     34%|=================>---------------------------------| Remaining: 30.7ms     36%|==================>--------------------------------| Remaining: 29.9ms     38%|===================>-------------------------------| Remaining: 29.1ms     40%|====================>------------------------------| Remaining: 28.1ms     42%|=====================>-----------------------------| Remaining: 27.1ms     44%|======================>----------------------------| Remaining: 26.1ms     46%|=======================>---------------------------| Remaining: 25.2ms     48%|========================>--------------------------| Remaining: 24.3ms     50%|=========================>-------------------------| Remaining: 23.3ms     52%|==========================>------------------------| Remaining: 22.4ms     54%|===========================>-----------------------| Remaining: 21.4ms     56%|============================>----------------------| Remaining: 20.5ms     58%|=============================>---------------------| Remaining: 19.5ms     60%|==============================>--------------------| Remaining: 18.6ms     62%|===============================>-------------------| Remaining: 17.6ms     64%|================================>------------------| Remaining: 16.7ms     66%|=================================>-----------------| Remaining: 15.8ms     68%|==================================>----------------| Remaining: 14.9ms     70%|===================================>---------------| Remaining: 14.1ms     72%|====================================>--------------| Remaining: 13.1ms     74%|=====================================>-------------| Remaining: 12.2ms     76%|======================================>------------| Remaining: 11.2ms     78%|=======================================>-----------| Remaining: 10.3ms     80%|========================================>----------| Remaining: 9.4ms     82%|=========================================>---------| Remaining: 8.4ms     84%|==========================================>--------| Remaining: 7.5ms     86%|===========================================>-------| Remaining: 6.6ms     88%|============================================>------| Remaining: 5.6ms     90%|=============================================>-----| Remaining: 4.7ms     92%|==============================================>----| Remaining: 3.8ms     94%|===============================================>---| Remaining: 2.8ms     96%|================================================>--| Remaining: 1.9ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 46.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output" matches output

Simulation time:   17.2ms
Elapsed time:      46.9ms
Coverage:          16 (76.2%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.1ms      4%|=>-------------------------------------------------| Remaining: 7.0ms      6%|==>------------------------------------------------| Remaining: 4.9ms      8%|===>-----------------------------------------------| Remaining: 3.6ms      9%|====>----------------------------------------------| Remaining: 2.9ms     11%|=====>---------------------------------------------| Remaining: 2.4ms     13%|======>--------------------------------------------| Remaining: 2.0ms     15%|=======>-------------------------------------------| Remaining: 1.8ms     17%|========>------------------------------------------| Remaining: 1.5ms     19%|=========>-----------------------------------------| Remaining: 1.4ms     21%|==========>----------------------------------------| Remaining: 1.2ms     23%|===========>---------------------------------------| Remaining: 1.1ms     25%|============>--------------------------------------| Remaining: 1.0ms     26%|=============>-------------------------------------| Remaining: 0.9ms     28%|==============>------------------------------------| Remaining: 0.9ms     30%|===============>-----------------------------------| Remaining: 0.8ms     32%|================>----------------------------------| Remaining: 0.7ms     36%|=================>---------------------------------| Remaining: 0.6ms     38%|==================>--------------------------------| Remaining: 0.6ms     40%|===================>-------------------------------| Remaining: 0.5ms     42%|====================>------------------------------| Remaining: 0.5ms     43%|=====================>-----------------------------| Remaining: 0.5ms     45%|======================>----------------------------| Remaining: 0.4ms     47%|=======================>---------------------------| Remaining: 0.4ms     49%|========================>--------------------------| Remaining: 0.4ms     51%|=========================>-------------------------| Remaining: 0.4ms     53%|==========================>------------------------| Remaining: 0.3ms     55%|===========================>-----------------------| Remaining: 0.3ms     57%|============================>----------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.3ms     60%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.2ms     64%|================================>------------------| Remaining: 0.2ms     66%|=================================>-----------------| Remaining: 0.2ms     70%|==================================>----------------| Remaining: 0.2ms     72%|===================================>---------------| Remaining: 0.2ms     74%|====================================>--------------| Remaining: 0.1ms     75%|=====================================>-------------| Remaining: 0.1ms     77%|======================================>------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     81%|========================================>----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.0ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input".

temp.blif:
  Nodes:           23
  Connections:     24
  Degree:          1.04
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 91.2ms      2%|=>-------------------------------------------------| Remaining: 56.8ms      4%|==>------------------------------------------------| Remaining: 57.1ms      6%|===>-----------------------------------------------| Remaining: 55.7ms      8%|====>----------------------------------------------| Remaining: 58.6ms     10%|=====>---------------------------------------------| Remaining: 55.4ms     12%|======>--------------------------------------------| Remaining: 52.2ms     14%|=======>-------------------------------------------| Remaining: 50.2ms     16%|========>------------------------------------------| Remaining: 48.1ms     18%|=========>-----------------------------------------| Remaining: 46.3ms     20%|==========>----------------------------------------| Remaining: 44.6ms     22%|===========>---------------------------------------| Remaining: 43.0ms     24%|============>--------------------------------------| Remaining: 41.5ms     26%|=============>-------------------------------------| Remaining: 40.2ms     28%|==============>------------------------------------| Remaining: 38.8ms     30%|===============>-----------------------------------| Remaining: 38.5ms     32%|================>----------------------------------| Remaining: 37.1ms     34%|=================>---------------------------------| Remaining: 35.8ms     36%|==================>--------------------------------| Remaining: 34.5ms     38%|===================>-------------------------------| Remaining: 33.4ms     40%|====================>------------------------------| Remaining: 32.1ms     42%|=====================>-----------------------------| Remaining: 30.9ms     44%|======================>----------------------------| Remaining: 29.7ms     46%|=======================>---------------------------| Remaining: 28.6ms     48%|========================>--------------------------| Remaining: 27.5ms     50%|=========================>-------------------------| Remaining: 26.3ms     52%|==========================>------------------------| Remaining: 25.2ms     54%|===========================>-----------------------| Remaining: 24.1ms     56%|============================>----------------------| Remaining: 23.0ms     58%|=============================>---------------------| Remaining: 21.8ms     60%|==============================>--------------------| Remaining: 20.8ms     62%|===============================>-------------------| Remaining: 19.7ms     64%|================================>------------------| Remaining: 18.6ms     66%|=================================>-----------------| Remaining: 17.6ms     68%|==================================>----------------| Remaining: 16.5ms     70%|===================================>---------------| Remaining: 15.5ms     72%|====================================>--------------| Remaining: 14.4ms     74%|=====================================>-------------| Remaining: 13.4ms     76%|======================================>------------| Remaining: 12.3ms     78%|=======================================>-----------| Remaining: 11.3ms     80%|========================================>----------| Remaining: 10.4ms     82%|=========================================>---------| Remaining: 9.3ms     84%|==========================================>--------| Remaining: 8.3ms     86%|===========================================>-------| Remaining: 7.3ms     88%|============================================>------| Remaining: 6.2ms     90%|=============================================>-----| Remaining: 5.2ms     92%|==============================================>----| Remaining: 4.1ms     94%|===============================================>---| Remaining: 3.1ms     96%|================================================>--| Remaining: 2.1ms     98%|=================================================>-| Remaining: 1.0ms    100%|==================================================>| Total time: 51.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output" matches output

Simulation time:   19.7ms
Elapsed time:      51.6ms
Coverage:          18 (78.3%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.2ms      4%|=>-------------------------------------------------| Remaining: 7.8ms      6%|==>------------------------------------------------| Remaining: 5.4ms      8%|===>-----------------------------------------------| Remaining: 4.0ms      9%|====>----------------------------------------------| Remaining: 3.2ms     11%|=====>---------------------------------------------| Remaining: 2.6ms     13%|======>--------------------------------------------| Remaining: 2.2ms     15%|=======>-------------------------------------------| Remaining: 2.0ms     17%|========>------------------------------------------| Remaining: 1.7ms     19%|=========>-----------------------------------------| Remaining: 1.5ms     21%|==========>----------------------------------------| Remaining: 1.4ms     23%|===========>---------------------------------------| Remaining: 1.2ms     25%|============>--------------------------------------| Remaining: 1.2ms     26%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 0.9ms     32%|================>----------------------------------| Remaining: 0.8ms     36%|=================>---------------------------------| Remaining: 0.7ms     38%|==================>--------------------------------| Remaining: 0.7ms     40%|===================>-------------------------------| Remaining: 0.6ms     42%|====================>------------------------------| Remaining: 0.6ms     43%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.5ms     47%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.5ms     51%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.4ms     57%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     70%|==================================>----------------| Remaining: 0.2ms     72%|===================================>---------------| Remaining: 0.2ms     74%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     81%|========================================>----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_input".

temp.blif:
  Nodes:           23
  Connections:     24
  Degree:          1.04
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 97.4ms      2%|=>-------------------------------------------------| Remaining: 54.1ms      4%|==>------------------------------------------------| Remaining: 49.8ms      6%|===>-----------------------------------------------| Remaining: 48.0ms      8%|====>----------------------------------------------| Remaining: 46.2ms     10%|=====>---------------------------------------------| Remaining: 45.2ms     12%|======>--------------------------------------------| Remaining: 43.9ms     14%|=======>-------------------------------------------| Remaining: 42.7ms     16%|========>------------------------------------------| Remaining: 41.8ms     18%|=========>-----------------------------------------| Remaining: 41.3ms     20%|==========>----------------------------------------| Remaining: 40.1ms     22%|===========>---------------------------------------| Remaining: 38.9ms     24%|============>--------------------------------------| Remaining: 37.8ms     26%|=============>-------------------------------------| Remaining: 36.9ms     28%|==============>------------------------------------| Remaining: 35.8ms     30%|===============>-----------------------------------| Remaining: 34.7ms     32%|================>----------------------------------| Remaining: 33.8ms     34%|=================>---------------------------------| Remaining: 32.8ms     36%|==================>--------------------------------| Remaining: 31.8ms     38%|===================>-------------------------------| Remaining: 30.7ms     40%|====================>------------------------------| Remaining: 29.6ms     42%|=====================>-----------------------------| Remaining: 28.7ms     44%|======================>----------------------------| Remaining: 27.7ms     46%|=======================>---------------------------| Remaining: 26.7ms     48%|========================>--------------------------| Remaining: 25.6ms     50%|=========================>-------------------------| Remaining: 24.6ms     52%|==========================>------------------------| Remaining: 23.7ms     54%|===========================>-----------------------| Remaining: 22.7ms     56%|============================>----------------------| Remaining: 21.7ms     58%|=============================>---------------------| Remaining: 20.7ms     60%|==============================>--------------------| Remaining: 19.7ms     62%|===============================>-------------------| Remaining: 18.7ms     64%|================================>------------------| Remaining: 17.7ms     66%|=================================>-----------------| Remaining: 16.7ms     68%|==================================>----------------| Remaining: 15.7ms     70%|===================================>---------------| Remaining: 14.7ms     72%|====================================>--------------| Remaining: 13.8ms     74%|=====================================>-------------| Remaining: 12.8ms     76%|======================================>------------| Remaining: 11.8ms     78%|=======================================>-----------| Remaining: 10.8ms     80%|========================================>----------| Remaining: 9.8ms     82%|=========================================>---------| Remaining: 8.8ms     84%|==========================================>--------| Remaining: 7.8ms     86%|===========================================>-------| Remaining: 6.9ms     88%|============================================>------| Remaining: 5.9ms     90%|=============================================>-----| Remaining: 4.9ms     92%|==============================================>----| Remaining: 3.9ms     94%|===============================================>---| Remaining: 2.9ms     96%|================================================>--| Remaining: 2.0ms     98%|=================================================>-| Remaining: 1.0ms    100%|==================================================>| Total time: 48.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_log_output" matches output

Simulation time:   19.2ms
Elapsed time:      48.9ms
Coverage:          18 (78.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm.v:
  Nodes:           30
  Connections:     51
  Degree:          1.70
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 109.6ms      2%|=>-------------------------------------------------| Remaining: 56.8ms      4%|==>------------------------------------------------| Remaining: 53.3ms      6%|===>-----------------------------------------------| Remaining: 51.5ms      8%|====>----------------------------------------------| Remaining: 50.7ms     10%|=====>---------------------------------------------| Remaining: 49.5ms     12%|======>--------------------------------------------| Remaining: 48.2ms     14%|=======>-------------------------------------------| Remaining: 47.1ms     16%|========>------------------------------------------| Remaining: 45.9ms     18%|=========>-----------------------------------------| Remaining: 44.6ms     20%|==========>----------------------------------------| Remaining: 43.4ms     22%|===========>---------------------------------------| Remaining: 42.3ms     24%|============>--------------------------------------| Remaining: 41.1ms     26%|=============>-------------------------------------| Remaining: 40.0ms     28%|==============>------------------------------------| Remaining: 38.8ms     30%|===============>-----------------------------------| Remaining: 37.9ms     32%|================>----------------------------------| Remaining: 37.1ms     34%|=================>---------------------------------| Remaining: 35.9ms     36%|==================>--------------------------------| Remaining: 34.8ms     38%|===================>-------------------------------| Remaining: 33.7ms     40%|====================>------------------------------| Remaining: 32.5ms     42%|=====================>-----------------------------| Remaining: 31.4ms     44%|======================>----------------------------| Remaining: 30.4ms     46%|=======================>---------------------------| Remaining: 29.3ms     48%|========================>--------------------------| Remaining: 28.2ms     50%|=========================>-------------------------| Remaining: 27.1ms     52%|==========================>------------------------| Remaining: 26.0ms     54%|===========================>-----------------------| Remaining: 24.9ms     56%|============================>----------------------| Remaining: 23.8ms     58%|=============================>---------------------| Remaining: 22.7ms     60%|==============================>--------------------| Remaining: 21.6ms     62%|===============================>-------------------| Remaining: 20.5ms     64%|================================>------------------| Remaining: 19.4ms     66%|=================================>-----------------| Remaining: 18.4ms     68%|==================================>----------------| Remaining: 17.3ms     70%|===================================>---------------| Remaining: 16.2ms     72%|====================================>--------------| Remaining: 15.2ms     74%|=====================================>-------------| Remaining: 14.1ms     76%|======================================>------------| Remaining: 13.1ms     78%|=======================================>-----------| Remaining: 12.0ms     80%|========================================>----------| Remaining: 10.9ms     82%|=========================================>---------| Remaining: 9.8ms     84%|==========================================>--------| Remaining: 8.7ms     86%|===========================================>-------| Remaining: 7.6ms     88%|============================================>------| Remaining: 6.5ms     90%|=============================================>-----| Remaining: 5.4ms     92%|==============================================>----| Remaining: 4.3ms     94%|===============================================>---| Remaining: 3.3ms     96%|================================================>--| Remaining: 2.2ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 54.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output" matches output

Simulation time:   24.6ms
Elapsed time:      54.3ms
Coverage:          21 (70.0%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm.v:
  Nodes:           30
  Connections:     51
  Degree:          1.70
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 114.9ms      2%|=>-------------------------------------------------| Remaining: 58.1ms      4%|==>------------------------------------------------| Remaining: 56.5ms      6%|===>-----------------------------------------------| Remaining: 54.3ms      8%|====>----------------------------------------------| Remaining: 52.8ms     10%|=====>---------------------------------------------| Remaining: 53.8ms     12%|======>--------------------------------------------| Remaining: 53.2ms     14%|=======>-------------------------------------------| Remaining: 51.3ms     16%|========>------------------------------------------| Remaining: 50.3ms     18%|=========>-----------------------------------------| Remaining: 49.1ms     20%|==========>----------------------------------------| Remaining: 47.4ms     22%|===========>---------------------------------------| Remaining: 45.8ms     24%|============>--------------------------------------| Remaining: 44.4ms     26%|=============>-------------------------------------| Remaining: 43.0ms     28%|==============>------------------------------------| Remaining: 41.6ms     30%|===============>-----------------------------------| Remaining: 40.5ms     32%|================>----------------------------------| Remaining: 39.2ms     34%|=================>---------------------------------| Remaining: 37.8ms     36%|==================>--------------------------------| Remaining: 36.5ms     38%|===================>-------------------------------| Remaining: 35.3ms     40%|====================>------------------------------| Remaining: 34.1ms     42%|=====================>-----------------------------| Remaining: 32.8ms     44%|======================>----------------------------| Remaining: 31.6ms     46%|=======================>---------------------------| Remaining: 30.5ms     48%|========================>--------------------------| Remaining: 29.3ms     50%|=========================>-------------------------| Remaining: 28.1ms     52%|==========================>------------------------| Remaining: 27.0ms     54%|===========================>-----------------------| Remaining: 25.8ms     56%|============================>----------------------| Remaining: 24.6ms     58%|=============================>---------------------| Remaining: 23.6ms     60%|==============================>--------------------| Remaining: 22.5ms     62%|===============================>-------------------| Remaining: 21.4ms     64%|================================>------------------| Remaining: 20.2ms     66%|=================================>-----------------| Remaining: 19.1ms     68%|==================================>----------------| Remaining: 17.9ms     70%|===================================>---------------| Remaining: 16.8ms     72%|====================================>--------------| Remaining: 15.7ms     74%|=====================================>-------------| Remaining: 14.5ms     76%|======================================>------------| Remaining: 13.4ms     78%|=======================================>-----------| Remaining: 12.3ms     80%|========================================>----------| Remaining: 11.2ms     82%|=========================================>---------| Remaining: 10.1ms     84%|==========================================>--------| Remaining: 8.9ms     86%|===========================================>-------| Remaining: 7.8ms     88%|============================================>------| Remaining: 6.7ms     90%|=============================================>-----| Remaining: 5.6ms     92%|==============================================>----| Remaining: 4.5ms     94%|===============================================>---| Remaining: 3.3ms     96%|================================================>--| Remaining: 2.2ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 55.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output" matches output

Simulation time:   25.1ms
Elapsed time:      55.6ms
Coverage:          21 (70.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      3%|=>-------------------------------------------------| Remaining: 10.8ms      4%|==>------------------------------------------------| Remaining: 6.8ms      7%|===>-----------------------------------------------| Remaining: 4.2ms      9%|====>----------------------------------------------| Remaining: 3.4ms     10%|=====>---------------------------------------------| Remaining: 2.8ms     13%|======>--------------------------------------------| Remaining: 2.2ms     15%|=======>-------------------------------------------| Remaining: 1.9ms     16%|========>------------------------------------------| Remaining: 1.8ms     19%|=========>-----------------------------------------| Remaining: 1.5ms     21%|==========>----------------------------------------| Remaining: 1.4ms     22%|===========>---------------------------------------| Remaining: 1.2ms     25%|============>--------------------------------------| Remaining: 1.1ms     26%|=============>-------------------------------------| Remaining: 1.0ms     28%|==============>------------------------------------| Remaining: 0.9ms     31%|===============>-----------------------------------| Remaining: 0.8ms     32%|================>----------------------------------| Remaining: 0.8ms     34%|=================>---------------------------------| Remaining: 0.7ms     37%|==================>--------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.6ms     40%|====================>------------------------------| Remaining: 0.6ms     43%|=====================>-----------------------------| Remaining: 0.5ms     44%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.0ms     94%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input".

temp.blif:
  Nodes:           32
  Connections:     53
  Degree:          1.66
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 111.0ms      2%|=>-------------------------------------------------| Remaining: 63.6ms      4%|==>------------------------------------------------| Remaining: 59.7ms      6%|===>-----------------------------------------------| Remaining: 56.9ms      8%|====>----------------------------------------------| Remaining: 54.6ms     10%|=====>---------------------------------------------| Remaining: 52.9ms     12%|======>--------------------------------------------| Remaining: 51.4ms     14%|=======>-------------------------------------------| Remaining: 50.5ms     16%|========>------------------------------------------| Remaining: 49.2ms     18%|=========>-----------------------------------------| Remaining: 48.0ms     20%|==========>----------------------------------------| Remaining: 46.9ms     22%|===========>---------------------------------------| Remaining: 45.8ms     24%|============>--------------------------------------| Remaining: 44.4ms     26%|=============>-------------------------------------| Remaining: 43.2ms     28%|==============>------------------------------------| Remaining: 42.0ms     30%|===============>-----------------------------------| Remaining: 40.8ms     32%|================>----------------------------------| Remaining: 39.6ms     34%|=================>---------------------------------| Remaining: 38.4ms     36%|==================>--------------------------------| Remaining: 37.3ms     38%|===================>-------------------------------| Remaining: 36.1ms     40%|====================>------------------------------| Remaining: 34.9ms     42%|=====================>-----------------------------| Remaining: 33.7ms     44%|======================>----------------------------| Remaining: 32.5ms     46%|=======================>---------------------------| Remaining: 31.3ms     48%|========================>--------------------------| Remaining: 30.2ms     50%|=========================>-------------------------| Remaining: 29.0ms     52%|==========================>------------------------| Remaining: 27.9ms     54%|===========================>-----------------------| Remaining: 26.7ms     56%|============================>----------------------| Remaining: 25.6ms     58%|=============================>---------------------| Remaining: 24.4ms     60%|==============================>--------------------| Remaining: 23.2ms     62%|===============================>-------------------| Remaining: 22.1ms     64%|================================>------------------| Remaining: 21.1ms     66%|=================================>-----------------| Remaining: 20.0ms     68%|==================================>----------------| Remaining: 18.9ms     70%|===================================>---------------| Remaining: 17.7ms     72%|====================================>--------------| Remaining: 16.5ms     74%|=====================================>-------------| Remaining: 15.3ms     76%|======================================>------------| Remaining: 14.1ms     78%|=======================================>-----------| Remaining: 12.9ms     80%|========================================>----------| Remaining: 11.8ms     82%|=========================================>---------| Remaining: 10.6ms     84%|==========================================>--------| Remaining: 9.4ms     86%|===========================================>-------| Remaining: 8.2ms     88%|============================================>------| Remaining: 7.1ms     90%|=============================================>-----| Remaining: 5.9ms     92%|==============================================>----| Remaining: 4.7ms     94%|===============================================>---| Remaining: 3.5ms     96%|================================================>--| Remaining: 2.3ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 58.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output" matches output

Simulation time:   28.2ms
Elapsed time:      58.8ms
Coverage:          22 (68.8%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      3%|=>-------------------------------------------------| Remaining: 11.3ms      4%|==>------------------------------------------------| Remaining: 7.0ms      7%|===>-----------------------------------------------| Remaining: 4.4ms      9%|====>----------------------------------------------| Remaining: 3.6ms     10%|=====>---------------------------------------------| Remaining: 3.0ms     13%|======>--------------------------------------------| Remaining: 2.3ms     15%|=======>-------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.8ms     19%|=========>-----------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.4ms     22%|===========>---------------------------------------| Remaining: 1.3ms     25%|============>--------------------------------------| Remaining: 1.2ms     26%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.0ms     31%|===============>-----------------------------------| Remaining: 0.9ms     32%|================>----------------------------------| Remaining: 0.8ms     34%|=================>---------------------------------| Remaining: 0.8ms     37%|==================>--------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.6ms     43%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.0ms     94%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_input".

temp.blif:
  Nodes:           32
  Connections:     53
  Degree:          1.66
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 119.2ms      2%|=>-------------------------------------------------| Remaining: 62.8ms      4%|==>------------------------------------------------| Remaining: 57.6ms      6%|===>-----------------------------------------------| Remaining: 55.3ms      8%|====>----------------------------------------------| Remaining: 53.5ms     10%|=====>---------------------------------------------| Remaining: 54.3ms     12%|======>--------------------------------------------| Remaining: 52.5ms     14%|=======>-------------------------------------------| Remaining: 50.9ms     16%|========>------------------------------------------| Remaining: 49.6ms     18%|=========>-----------------------------------------| Remaining: 48.2ms     20%|==========>----------------------------------------| Remaining: 46.8ms     22%|===========>---------------------------------------| Remaining: 45.6ms     24%|============>--------------------------------------| Remaining: 44.4ms     26%|=============>-------------------------------------| Remaining: 43.1ms     28%|==============>------------------------------------| Remaining: 41.8ms     30%|===============>-----------------------------------| Remaining: 40.8ms     32%|================>----------------------------------| Remaining: 39.6ms     34%|=================>---------------------------------| Remaining: 38.3ms     36%|==================>--------------------------------| Remaining: 37.2ms     38%|===================>-------------------------------| Remaining: 36.0ms     40%|====================>------------------------------| Remaining: 34.8ms     42%|=====================>-----------------------------| Remaining: 33.6ms     44%|======================>----------------------------| Remaining: 32.5ms     46%|=======================>---------------------------| Remaining: 31.3ms     48%|========================>--------------------------| Remaining: 30.1ms     50%|=========================>-------------------------| Remaining: 29.0ms     52%|==========================>------------------------| Remaining: 27.8ms     54%|===========================>-----------------------| Remaining: 26.7ms     56%|============================>----------------------| Remaining: 25.5ms     58%|=============================>---------------------| Remaining: 24.3ms     60%|==============================>--------------------| Remaining: 23.2ms     62%|===============================>-------------------| Remaining: 22.0ms     64%|================================>------------------| Remaining: 20.9ms     66%|=================================>-----------------| Remaining: 19.7ms     68%|==================================>----------------| Remaining: 18.5ms     70%|===================================>---------------| Remaining: 17.4ms     72%|====================================>--------------| Remaining: 16.2ms     74%|=====================================>-------------| Remaining: 15.0ms     76%|======================================>------------| Remaining: 13.9ms     78%|=======================================>-----------| Remaining: 12.7ms     80%|========================================>----------| Remaining: 11.6ms     82%|=========================================>---------| Remaining: 10.4ms     84%|==========================================>--------| Remaining: 9.3ms     86%|===========================================>-------| Remaining: 8.1ms     88%|============================================>------| Remaining: 6.9ms     90%|=============================================>-----| Remaining: 5.8ms     92%|==============================================>----| Remaining: 4.6ms     94%|===============================================>---| Remaining: 3.5ms     96%|================================================>--| Remaining: 2.3ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 57.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_lpm_output" matches output

Simulation time:   27.8ms
Elapsed time:      57.8ms
Coverage:          22 (68.8%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod.v:
  Nodes:           40
  Connections:     55
  Degree:          1.38
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 129.1ms      2%|=>-------------------------------------------------| Remaining: 75.9ms      4%|==>------------------------------------------------| Remaining: 73.3ms      6%|===>-----------------------------------------------| Remaining: 70.9ms      8%|====>----------------------------------------------| Remaining: 68.0ms     10%|=====>---------------------------------------------| Remaining: 66.4ms     12%|======>--------------------------------------------| Remaining: 64.5ms     14%|=======>-------------------------------------------| Remaining: 62.8ms     16%|========>------------------------------------------| Remaining: 61.4ms     18%|=========>-----------------------------------------| Remaining: 60.1ms     20%|==========>----------------------------------------| Remaining: 58.7ms     22%|===========>---------------------------------------| Remaining: 57.1ms     24%|============>--------------------------------------| Remaining: 55.5ms     26%|=============>-------------------------------------| Remaining: 54.0ms     28%|==============>------------------------------------| Remaining: 54.8ms     30%|===============>-----------------------------------| Remaining: 53.6ms     32%|================>----------------------------------| Remaining: 51.8ms     34%|=================>---------------------------------| Remaining: 50.2ms     36%|==================>--------------------------------| Remaining: 48.6ms     38%|===================>-------------------------------| Remaining: 47.0ms     40%|====================>------------------------------| Remaining: 45.5ms     42%|=====================>-----------------------------| Remaining: 44.0ms     44%|======================>----------------------------| Remaining: 42.4ms     46%|=======================>---------------------------| Remaining: 40.8ms     48%|========================>--------------------------| Remaining: 39.2ms     50%|=========================>-------------------------| Remaining: 37.7ms     52%|==========================>------------------------| Remaining: 36.1ms     54%|===========================>-----------------------| Remaining: 34.5ms     56%|============================>----------------------| Remaining: 33.0ms     58%|=============================>---------------------| Remaining: 31.5ms     60%|==============================>--------------------| Remaining: 30.0ms     62%|===============================>-------------------| Remaining: 28.5ms     64%|================================>------------------| Remaining: 27.0ms     66%|=================================>-----------------| Remaining: 25.5ms     68%|==================================>----------------| Remaining: 24.0ms     70%|===================================>---------------| Remaining: 22.4ms     72%|====================================>--------------| Remaining: 20.9ms     74%|=====================================>-------------| Remaining: 19.4ms     76%|======================================>------------| Remaining: 17.9ms     78%|=======================================>-----------| Remaining: 16.4ms     80%|========================================>----------| Remaining: 14.9ms     82%|=========================================>---------| Remaining: 13.4ms     84%|==========================================>--------| Remaining: 11.9ms     86%|===========================================>-------| Remaining: 10.4ms     88%|============================================>------| Remaining: 8.9ms     90%|=============================================>-----| Remaining: 7.4ms     92%|==============================================>----| Remaining: 5.9ms     94%|===============================================>---| Remaining: 4.5ms     96%|================================================>--| Remaining: 3.0ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 74.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output" matches output

Simulation time:   37.1ms
Elapsed time:      74.1ms
Coverage:          37 (92.5%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod.v:
  Nodes:           40
  Connections:     55
  Degree:          1.38
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 156.8ms      2%|=>-------------------------------------------------| Remaining: 76.4ms      4%|==>------------------------------------------------| Remaining: 74.1ms      6%|===>-----------------------------------------------| Remaining: 73.0ms      8%|====>----------------------------------------------| Remaining: 71.7ms     10%|=====>---------------------------------------------| Remaining: 70.3ms     12%|======>--------------------------------------------| Remaining: 68.9ms     14%|=======>-------------------------------------------| Remaining: 68.3ms     16%|========>------------------------------------------| Remaining: 66.3ms     18%|=========>-----------------------------------------| Remaining: 64.8ms     20%|==========>----------------------------------------| Remaining: 62.7ms     22%|===========>---------------------------------------| Remaining: 60.8ms     24%|============>--------------------------------------| Remaining: 59.0ms     26%|=============>-------------------------------------| Remaining: 57.4ms     28%|==============>------------------------------------| Remaining: 56.0ms     30%|===============>-----------------------------------| Remaining: 55.6ms     32%|================>----------------------------------| Remaining: 53.7ms     34%|=================>---------------------------------| Remaining: 51.9ms     36%|==================>--------------------------------| Remaining: 50.1ms     38%|===================>-------------------------------| Remaining: 48.3ms     40%|====================>------------------------------| Remaining: 46.7ms     42%|=====================>-----------------------------| Remaining: 45.0ms     44%|======================>----------------------------| Remaining: 43.3ms     46%|=======================>---------------------------| Remaining: 41.7ms     48%|========================>--------------------------| Remaining: 40.0ms     50%|=========================>-------------------------| Remaining: 38.5ms     52%|==========================>------------------------| Remaining: 36.8ms     54%|===========================>-----------------------| Remaining: 35.2ms     56%|============================>----------------------| Remaining: 33.8ms     58%|=============================>---------------------| Remaining: 32.6ms     60%|==============================>--------------------| Remaining: 31.5ms     62%|===============================>-------------------| Remaining: 29.9ms     64%|================================>------------------| Remaining: 28.2ms     66%|=================================>-----------------| Remaining: 26.6ms     68%|==================================>----------------| Remaining: 25.0ms     70%|===================================>---------------| Remaining: 23.4ms     72%|====================================>--------------| Remaining: 21.8ms     74%|=====================================>-------------| Remaining: 20.2ms     76%|======================================>------------| Remaining: 18.6ms     78%|=======================================>-----------| Remaining: 17.0ms     80%|========================================>----------| Remaining: 15.5ms     82%|=========================================>---------| Remaining: 13.9ms     84%|==========================================>--------| Remaining: 12.3ms     86%|===========================================>-------| Remaining: 10.8ms     88%|============================================>------| Remaining: 9.2ms     90%|=============================================>-----| Remaining: 7.7ms     92%|==============================================>----| Remaining: 6.1ms     94%|===============================================>---| Remaining: 4.6ms     96%|================================================>--| Remaining: 3.1ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 76.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output" matches output

Simulation time:   38.1ms
Elapsed time:      76.3ms
Coverage:          37 (92.5%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      2%|=>-------------------------------------------------| Remaining: 13.4ms      4%|==>------------------------------------------------| Remaining: 7.0ms      7%|===>-----------------------------------------------| Remaining: 4.7ms      9%|====>----------------------------------------------| Remaining: 3.6ms     11%|=====>---------------------------------------------| Remaining: 2.9ms     12%|======>--------------------------------------------| Remaining: 2.7ms     14%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.0ms     19%|=========>-----------------------------------------| Remaining: 1.7ms     21%|==========>----------------------------------------| Remaining: 1.5ms     23%|===========>---------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.3ms     26%|=============>-------------------------------------| Remaining: 1.2ms     29%|==============>------------------------------------| Remaining: 1.1ms     31%|===============>-----------------------------------| Remaining: 1.0ms     33%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.9ms     38%|===================>-------------------------------| Remaining: 0.8ms     41%|====================>------------------------------| Remaining: 0.8ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     51%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     63%|===============================>-------------------| Remaining: 0.4ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input".

temp.blif:
  Nodes:           43
  Connections:     58
  Degree:          1.35
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 139.3ms      2%|=>-------------------------------------------------| Remaining: 79.0ms      4%|==>------------------------------------------------| Remaining: 79.6ms      6%|===>-----------------------------------------------| Remaining: 75.8ms      8%|====>----------------------------------------------| Remaining: 73.4ms     10%|=====>---------------------------------------------| Remaining: 73.0ms     12%|======>--------------------------------------------| Remaining: 72.5ms     14%|=======>-------------------------------------------| Remaining: 70.8ms     16%|========>------------------------------------------| Remaining: 72.9ms     18%|=========>-----------------------------------------| Remaining: 71.8ms     20%|==========>----------------------------------------| Remaining: 69.0ms     22%|===========>---------------------------------------| Remaining: 66.7ms     24%|============>--------------------------------------| Remaining: 64.4ms     26%|=============>-------------------------------------| Remaining: 62.2ms     28%|==============>------------------------------------| Remaining: 60.2ms     30%|===============>-----------------------------------| Remaining: 58.1ms     32%|================>----------------------------------| Remaining: 56.1ms     34%|=================>---------------------------------| Remaining: 54.4ms     36%|==================>--------------------------------| Remaining: 52.5ms     38%|===================>-------------------------------| Remaining: 50.7ms     40%|====================>------------------------------| Remaining: 49.0ms     42%|=====================>-----------------------------| Remaining: 47.1ms     44%|======================>----------------------------| Remaining: 46.0ms     46%|=======================>---------------------------| Remaining: 44.7ms     48%|========================>--------------------------| Remaining: 43.0ms     50%|=========================>-------------------------| Remaining: 41.2ms     52%|==========================>------------------------| Remaining: 39.5ms     54%|===========================>-----------------------| Remaining: 37.8ms     56%|============================>----------------------| Remaining: 36.3ms     58%|=============================>---------------------| Remaining: 34.5ms     60%|==============================>--------------------| Remaining: 32.8ms     62%|===============================>-------------------| Remaining: 31.1ms     64%|================================>------------------| Remaining: 29.4ms     66%|=================================>-----------------| Remaining: 27.7ms     68%|==================================>----------------| Remaining: 26.0ms     70%|===================================>---------------| Remaining: 24.4ms     72%|====================================>--------------| Remaining: 22.7ms     74%|=====================================>-------------| Remaining: 21.0ms     76%|======================================>------------| Remaining: 19.4ms     78%|=======================================>-----------| Remaining: 17.8ms     80%|========================================>----------| Remaining: 16.1ms     82%|=========================================>---------| Remaining: 14.5ms     84%|==========================================>--------| Remaining: 12.9ms     86%|===========================================>-------| Remaining: 11.2ms     88%|============================================>------| Remaining: 9.6ms     90%|=============================================>-----| Remaining: 8.0ms     92%|==============================================>----| Remaining: 6.4ms     94%|===============================================>---| Remaining: 4.8ms     96%|================================================>--| Remaining: 3.2ms     98%|=================================================>-| Remaining: 1.6ms    100%|==================================================>| Total time: 79.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output" matches output

Simulation time:   41.6ms
Elapsed time:      79.8ms
Coverage:          40 (93.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.4ms      2%|=>-------------------------------------------------| Remaining: 15.0ms      4%|==>------------------------------------------------| Remaining: 7.8ms      7%|===>-----------------------------------------------| Remaining: 5.2ms      9%|====>----------------------------------------------| Remaining: 3.9ms     11%|=====>---------------------------------------------| Remaining: 3.1ms     12%|======>--------------------------------------------| Remaining: 2.8ms     14%|=======>-------------------------------------------| Remaining: 2.4ms     16%|========>------------------------------------------| Remaining: 2.0ms     19%|=========>-----------------------------------------| Remaining: 1.8ms     21%|==========>----------------------------------------| Remaining: 1.6ms     23%|===========>---------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.4ms     26%|=============>-------------------------------------| Remaining: 1.2ms     29%|==============>------------------------------------| Remaining: 1.1ms     31%|===============>-----------------------------------| Remaining: 1.0ms     33%|================>----------------------------------| Remaining: 0.9ms     34%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.8ms     41%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     51%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     63%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_input".

temp.blif:
  Nodes:           43
  Connections:     58
  Degree:          1.35
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 146.7ms      2%|=>-------------------------------------------------| Remaining: 83.5ms      4%|==>------------------------------------------------| Remaining: 79.5ms      6%|===>-----------------------------------------------| Remaining: 77.9ms      8%|====>----------------------------------------------| Remaining: 75.0ms     10%|=====>---------------------------------------------| Remaining: 72.8ms     12%|======>--------------------------------------------| Remaining: 70.9ms     14%|=======>-------------------------------------------| Remaining: 69.1ms     16%|========>------------------------------------------| Remaining: 67.6ms     18%|=========>-----------------------------------------| Remaining: 65.8ms     20%|==========>----------------------------------------| Remaining: 65.6ms     22%|===========>---------------------------------------| Remaining: 63.7ms     24%|============>--------------------------------------| Remaining: 63.1ms     26%|=============>-------------------------------------| Remaining: 61.5ms     28%|==============>------------------------------------| Remaining: 59.7ms     30%|===============>-----------------------------------| Remaining: 57.9ms     32%|================>----------------------------------| Remaining: 56.0ms     34%|=================>---------------------------------| Remaining: 54.3ms     36%|==================>--------------------------------| Remaining: 52.5ms     38%|===================>-------------------------------| Remaining: 50.8ms     40%|====================>------------------------------| Remaining: 49.2ms     42%|=====================>-----------------------------| Remaining: 47.5ms     44%|======================>----------------------------| Remaining: 45.7ms     46%|=======================>---------------------------| Remaining: 44.1ms     48%|========================>--------------------------| Remaining: 42.4ms     50%|=========================>-------------------------| Remaining: 40.8ms     52%|==========================>------------------------| Remaining: 39.1ms     54%|===========================>-----------------------| Remaining: 37.4ms     56%|============================>----------------------| Remaining: 35.8ms     58%|=============================>---------------------| Remaining: 34.0ms     60%|==============================>--------------------| Remaining: 32.4ms     62%|===============================>-------------------| Remaining: 30.8ms     64%|================================>------------------| Remaining: 29.2ms     66%|=================================>-----------------| Remaining: 27.7ms     68%|==================================>----------------| Remaining: 26.1ms     70%|===================================>---------------| Remaining: 24.4ms     72%|====================================>--------------| Remaining: 22.8ms     74%|=====================================>-------------| Remaining: 21.1ms     76%|======================================>------------| Remaining: 19.5ms     78%|=======================================>-----------| Remaining: 17.9ms     80%|========================================>----------| Remaining: 16.2ms     82%|=========================================>---------| Remaining: 14.6ms     84%|==========================================>--------| Remaining: 13.0ms     86%|===========================================>-------| Remaining: 11.3ms     88%|============================================>------| Remaining: 9.7ms     90%|=============================================>-----| Remaining: 8.1ms     92%|==============================================>----| Remaining: 6.5ms     94%|===============================================>---| Remaining: 4.9ms     96%|================================================>--| Remaining: 3.2ms     98%|=================================================>-| Remaining: 1.6ms    100%|==================================================>| Total time: 80.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag1_mod_output" matches output

Simulation time:   42.0ms
Elapsed time:      80.9ms
Coverage:          40 (93.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod.v:
  Nodes:           32
  Connections:     39
  Degree:          1.22
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 115.3ms      2%|=>-------------------------------------------------| Remaining: 68.3ms      4%|==>------------------------------------------------| Remaining: 66.5ms      6%|===>-----------------------------------------------| Remaining: 64.4ms      8%|====>----------------------------------------------| Remaining: 62.5ms     10%|=====>---------------------------------------------| Remaining: 61.2ms     12%|======>--------------------------------------------| Remaining: 60.1ms     14%|=======>-------------------------------------------| Remaining: 58.9ms     16%|========>------------------------------------------| Remaining: 58.2ms     18%|=========>-----------------------------------------| Remaining: 57.0ms     20%|==========>----------------------------------------| Remaining: 55.5ms     22%|===========>---------------------------------------| Remaining: 54.0ms     24%|============>--------------------------------------| Remaining: 52.9ms     26%|=============>-------------------------------------| Remaining: 52.0ms     28%|==============>------------------------------------| Remaining: 51.2ms     30%|===============>-----------------------------------| Remaining: 50.4ms     32%|================>----------------------------------| Remaining: 49.0ms     34%|=================>---------------------------------| Remaining: 47.4ms     36%|==================>--------------------------------| Remaining: 45.9ms     38%|===================>-------------------------------| Remaining: 44.5ms     40%|====================>------------------------------| Remaining: 43.0ms     42%|=====================>-----------------------------| Remaining: 41.5ms     44%|======================>----------------------------| Remaining: 39.8ms     46%|=======================>---------------------------| Remaining: 38.2ms     48%|========================>--------------------------| Remaining: 36.7ms     50%|=========================>-------------------------| Remaining: 35.1ms     52%|==========================>------------------------| Remaining: 33.5ms     54%|===========================>-----------------------| Remaining: 31.9ms     56%|============================>----------------------| Remaining: 30.5ms     58%|=============================>---------------------| Remaining: 28.9ms     60%|==============================>--------------------| Remaining: 27.5ms     62%|===============================>-------------------| Remaining: 26.1ms     64%|================================>------------------| Remaining: 24.6ms     66%|=================================>-----------------| Remaining: 23.2ms     68%|==================================>----------------| Remaining: 21.8ms     70%|===================================>---------------| Remaining: 20.4ms     72%|====================================>--------------| Remaining: 19.0ms     74%|=====================================>-------------| Remaining: 17.6ms     76%|======================================>------------| Remaining: 16.2ms     78%|=======================================>-----------| Remaining: 14.8ms     80%|========================================>----------| Remaining: 13.5ms     82%|=========================================>---------| Remaining: 12.1ms     84%|==========================================>--------| Remaining: 10.7ms     86%|===========================================>-------| Remaining: 9.4ms     88%|============================================>------| Remaining: 8.0ms     90%|=============================================>-----| Remaining: 6.7ms     92%|==============================================>----| Remaining: 5.3ms     94%|===============================================>---| Remaining: 4.0ms     96%|================================================>--| Remaining: 2.7ms     98%|=================================================>-| Remaining: 1.3ms    100%|==================================================>| Total time: 67.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output" matches output

Simulation time:   29.1ms
Elapsed time:      67.1ms
Coverage:          29 (90.6%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod.v:
  Nodes:           32
  Connections:     39
  Degree:          1.22
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 114.3ms      2%|=>-------------------------------------------------| Remaining: 67.9ms      4%|==>------------------------------------------------| Remaining: 65.5ms      6%|===>-----------------------------------------------| Remaining: 63.1ms      8%|====>----------------------------------------------| Remaining: 60.3ms     10%|=====>---------------------------------------------| Remaining: 59.0ms     12%|======>--------------------------------------------| Remaining: 57.2ms     14%|=======>-------------------------------------------| Remaining: 55.4ms     16%|========>------------------------------------------| Remaining: 54.2ms     18%|=========>-----------------------------------------| Remaining: 52.8ms     20%|==========>----------------------------------------| Remaining: 51.3ms     22%|===========>---------------------------------------| Remaining: 50.0ms     24%|============>--------------------------------------| Remaining: 48.5ms     26%|=============>-------------------------------------| Remaining: 47.2ms     28%|==============>------------------------------------| Remaining: 46.0ms     30%|===============>-----------------------------------| Remaining: 44.6ms     32%|================>----------------------------------| Remaining: 43.3ms     34%|=================>---------------------------------| Remaining: 42.4ms     36%|==================>--------------------------------| Remaining: 41.4ms     38%|===================>-------------------------------| Remaining: 40.0ms     40%|====================>------------------------------| Remaining: 38.7ms     42%|=====================>-----------------------------| Remaining: 37.4ms     44%|======================>----------------------------| Remaining: 36.0ms     46%|=======================>---------------------------| Remaining: 34.7ms     48%|========================>--------------------------| Remaining: 33.5ms     50%|=========================>-------------------------| Remaining: 32.1ms     52%|==========================>------------------------| Remaining: 30.9ms     54%|===========================>-----------------------| Remaining: 29.5ms     56%|============================>----------------------| Remaining: 28.3ms     58%|=============================>---------------------| Remaining: 26.9ms     60%|==============================>--------------------| Remaining: 25.8ms     62%|===============================>-------------------| Remaining: 24.5ms     64%|================================>------------------| Remaining: 23.2ms     66%|=================================>-----------------| Remaining: 22.1ms     68%|==================================>----------------| Remaining: 20.8ms     70%|===================================>---------------| Remaining: 19.5ms     72%|====================================>--------------| Remaining: 18.1ms     74%|=====================================>-------------| Remaining: 16.8ms     76%|======================================>------------| Remaining: 15.5ms     78%|=======================================>-----------| Remaining: 14.3ms     80%|========================================>----------| Remaining: 13.2ms     82%|=========================================>---------| Remaining: 12.1ms     84%|==========================================>--------| Remaining: 10.9ms     86%|===========================================>-------| Remaining: 9.7ms     88%|============================================>------| Remaining: 8.4ms     90%|=============================================>-----| Remaining: 7.1ms     92%|==============================================>----| Remaining: 5.8ms     94%|===============================================>---| Remaining: 4.4ms     96%|================================================>--| Remaining: 2.9ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 74.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output" matches output

Simulation time:   30.9ms
Elapsed time:      74.9ms
Coverage:          29 (90.6%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.2ms      3%|=>-------------------------------------------------| Remaining: 11.8ms      5%|==>------------------------------------------------| Remaining: 8.3ms      6%|===>-----------------------------------------------| Remaining: 6.2ms      9%|====>----------------------------------------------| Remaining: 4.1ms     11%|=====>---------------------------------------------| Remaining: 3.5ms     12%|======>--------------------------------------------| Remaining: 3.1ms     15%|=======>-------------------------------------------| Remaining: 2.4ms     17%|========>------------------------------------------| Remaining: 2.2ms     18%|=========>-----------------------------------------| Remaining: 2.0ms     21%|==========>----------------------------------------| Remaining: 1.7ms     23%|===========>---------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.4ms     27%|=============>-------------------------------------| Remaining: 1.2ms     29%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     33%|================>----------------------------------| Remaining: 1.0ms     35%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.9ms     39%|===================>-------------------------------| Remaining: 0.8ms     41%|====================>------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.6ms     47%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input".

temp.blif:
  Nodes:           35
  Connections:     42
  Degree:          1.20
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 119.0ms      2%|=>-------------------------------------------------| Remaining: 68.9ms      4%|==>------------------------------------------------| Remaining: 79.4ms      6%|===>-----------------------------------------------| Remaining: 79.6ms      8%|====>----------------------------------------------| Remaining: 74.3ms     10%|=====>---------------------------------------------| Remaining: 70.5ms     12%|======>--------------------------------------------| Remaining: 68.0ms     14%|=======>-------------------------------------------| Remaining: 69.4ms     16%|========>------------------------------------------| Remaining: 72.3ms     18%|=========>-----------------------------------------| Remaining: 73.0ms     20%|==========>----------------------------------------| Remaining: 69.3ms     22%|===========>---------------------------------------| Remaining: 66.6ms     24%|============>--------------------------------------| Remaining: 63.9ms     26%|=============>-------------------------------------| Remaining: 61.2ms     28%|==============>------------------------------------| Remaining: 58.9ms     30%|===============>-----------------------------------| Remaining: 56.5ms     32%|================>----------------------------------| Remaining: 54.3ms     34%|=================>---------------------------------| Remaining: 52.2ms     36%|==================>--------------------------------| Remaining: 50.2ms     38%|===================>-------------------------------| Remaining: 48.2ms     40%|====================>------------------------------| Remaining: 46.4ms     42%|=====================>-----------------------------| Remaining: 44.5ms     44%|======================>----------------------------| Remaining: 42.7ms     46%|=======================>---------------------------| Remaining: 41.0ms     48%|========================>--------------------------| Remaining: 39.3ms     50%|=========================>-------------------------| Remaining: 37.6ms     52%|==========================>------------------------| Remaining: 36.0ms     54%|===========================>-----------------------| Remaining: 34.3ms     56%|============================>----------------------| Remaining: 32.7ms     58%|=============================>---------------------| Remaining: 31.0ms     60%|==============================>--------------------| Remaining: 29.5ms     62%|===============================>-------------------| Remaining: 28.0ms     64%|================================>------------------| Remaining: 26.4ms     66%|=================================>-----------------| Remaining: 24.9ms     68%|==================================>----------------| Remaining: 23.4ms     70%|===================================>---------------| Remaining: 22.0ms     72%|====================================>--------------| Remaining: 20.5ms     74%|=====================================>-------------| Remaining: 19.0ms     76%|======================================>------------| Remaining: 17.6ms     78%|=======================================>-----------| Remaining: 16.1ms     80%|========================================>----------| Remaining: 14.6ms     82%|=========================================>---------| Remaining: 13.1ms     84%|==========================================>--------| Remaining: 11.6ms     86%|===========================================>-------| Remaining: 10.2ms     88%|============================================>------| Remaining: 8.7ms     90%|=============================================>-----| Remaining: 7.3ms     92%|==============================================>----| Remaining: 5.8ms     94%|===============================================>---| Remaining: 4.4ms     96%|================================================>--| Remaining: 2.9ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 72.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output" matches output

Simulation time:   32.8ms
Elapsed time:      72.6ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.1ms      3%|=>-------------------------------------------------| Remaining: 9.4ms      5%|==>------------------------------------------------| Remaining: 6.5ms      6%|===>-----------------------------------------------| Remaining: 4.8ms      9%|====>----------------------------------------------| Remaining: 3.2ms     11%|=====>---------------------------------------------| Remaining: 2.7ms     12%|======>--------------------------------------------| Remaining: 2.4ms     15%|=======>-------------------------------------------| Remaining: 1.9ms     17%|========>------------------------------------------| Remaining: 1.7ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.3ms     23%|===========>---------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.0ms     29%|==============>------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 0.9ms     33%|================>----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.7ms     39%|===================>-------------------------------| Remaining: 0.7ms     41%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.5ms     47%|=======================>---------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_input".

temp.blif:
  Nodes:           35
  Connections:     42
  Degree:          1.20
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 174.1ms      2%|=>-------------------------------------------------| Remaining: 72.4ms      4%|==>------------------------------------------------| Remaining: 66.8ms      6%|===>-----------------------------------------------| Remaining: 64.7ms      8%|====>----------------------------------------------| Remaining: 62.6ms     10%|=====>---------------------------------------------| Remaining: 60.7ms     12%|======>--------------------------------------------| Remaining: 60.2ms     14%|=======>-------------------------------------------| Remaining: 58.3ms     16%|========>------------------------------------------| Remaining: 56.8ms     18%|=========>-----------------------------------------| Remaining: 55.8ms     20%|==========>----------------------------------------| Remaining: 54.2ms     22%|===========>---------------------------------------| Remaining: 52.6ms     24%|============>--------------------------------------| Remaining: 51.2ms     26%|=============>-------------------------------------| Remaining: 49.8ms     28%|==============>------------------------------------| Remaining: 48.3ms     30%|===============>-----------------------------------| Remaining: 47.0ms     32%|================>----------------------------------| Remaining: 45.6ms     34%|=================>---------------------------------| Remaining: 44.4ms     36%|==================>--------------------------------| Remaining: 43.4ms     38%|===================>-------------------------------| Remaining: 42.1ms     40%|====================>------------------------------| Remaining: 40.7ms     42%|=====================>-----------------------------| Remaining: 39.5ms     44%|======================>----------------------------| Remaining: 38.1ms     46%|=======================>---------------------------| Remaining: 36.6ms     48%|========================>--------------------------| Remaining: 35.3ms     50%|=========================>-------------------------| Remaining: 33.9ms     52%|==========================>------------------------| Remaining: 32.5ms     54%|===========================>-----------------------| Remaining: 31.2ms     56%|============================>----------------------| Remaining: 30.0ms     58%|=============================>---------------------| Remaining: 28.6ms     60%|==============================>--------------------| Remaining: 27.3ms     62%|===============================>-------------------| Remaining: 25.9ms     64%|================================>------------------| Remaining: 24.5ms     66%|=================================>-----------------| Remaining: 23.3ms     68%|==================================>----------------| Remaining: 21.9ms     70%|===================================>---------------| Remaining: 20.6ms     72%|====================================>--------------| Remaining: 19.3ms     74%|=====================================>-------------| Remaining: 18.0ms     76%|======================================>------------| Remaining: 16.7ms     78%|=======================================>-----------| Remaining: 15.3ms     80%|========================================>----------| Remaining: 14.0ms     82%|=========================================>---------| Remaining: 12.8ms     84%|==========================================>--------| Remaining: 11.4ms     86%|===========================================>-------| Remaining: 10.0ms     88%|============================================>------| Remaining: 8.6ms     90%|=============================================>-----| Remaining: 7.3ms     92%|==============================================>----| Remaining: 5.9ms     94%|===============================================>---| Remaining: 4.4ms     96%|================================================>--| Remaining: 3.0ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 75.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_mod_output" matches output

Simulation time:   33.2ms
Elapsed time:      75.6ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log.v:
  Nodes:           17
  Connections:     14
  Degree:          0.82
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 75.4ms      2%|=>-------------------------------------------------| Remaining: 53.5ms      4%|==>------------------------------------------------| Remaining: 48.0ms      6%|===>-----------------------------------------------| Remaining: 46.1ms      8%|====>----------------------------------------------| Remaining: 44.4ms     10%|=====>---------------------------------------------| Remaining: 43.7ms     12%|======>--------------------------------------------| Remaining: 42.0ms     14%|=======>-------------------------------------------| Remaining: 40.6ms     16%|========>------------------------------------------| Remaining: 39.2ms     18%|=========>-----------------------------------------| Remaining: 37.9ms     20%|==========>----------------------------------------| Remaining: 37.2ms     22%|===========>---------------------------------------| Remaining: 36.3ms     24%|============>--------------------------------------| Remaining: 35.4ms     26%|=============>-------------------------------------| Remaining: 34.6ms     28%|==============>------------------------------------| Remaining: 34.2ms     30%|===============>-----------------------------------| Remaining: 34.2ms     32%|================>----------------------------------| Remaining: 33.5ms     34%|=================>---------------------------------| Remaining: 32.5ms     36%|==================>--------------------------------| Remaining: 31.5ms     38%|===================>-------------------------------| Remaining: 30.5ms     40%|====================>------------------------------| Remaining: 29.4ms     42%|=====================>-----------------------------| Remaining: 28.6ms     44%|======================>----------------------------| Remaining: 28.1ms     46%|=======================>---------------------------| Remaining: 27.6ms     48%|========================>--------------------------| Remaining: 26.9ms     50%|=========================>-------------------------| Remaining: 25.7ms     52%|==========================>------------------------| Remaining: 24.6ms     54%|===========================>-----------------------| Remaining: 23.4ms     56%|============================>----------------------| Remaining: 22.3ms     58%|=============================>---------------------| Remaining: 21.1ms     60%|==============================>--------------------| Remaining: 20.0ms     62%|===============================>-------------------| Remaining: 19.0ms     64%|================================>------------------| Remaining: 18.0ms     66%|=================================>-----------------| Remaining: 17.2ms     68%|==================================>----------------| Remaining: 16.3ms     70%|===================================>---------------| Remaining: 15.3ms     72%|====================================>--------------| Remaining: 14.5ms     74%|=====================================>-------------| Remaining: 13.4ms     76%|======================================>------------| Remaining: 12.6ms     78%|=======================================>-----------| Remaining: 11.6ms     80%|========================================>----------| Remaining: 10.7ms     82%|=========================================>---------| Remaining: 9.6ms     84%|==========================================>--------| Remaining: 8.5ms     86%|===========================================>-------| Remaining: 7.4ms     88%|============================================>------| Remaining: 6.3ms     90%|=============================================>-----| Remaining: 5.3ms     92%|==============================================>----| Remaining: 4.2ms     94%|===============================================>---| Remaining: 3.2ms     96%|================================================>--| Remaining: 2.1ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 52.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output" matches output

Simulation time:   15.6ms
Elapsed time:      52.8ms
Coverage:          14 (82.4%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log.v:
  Nodes:           17
  Connections:     14
  Degree:          0.82
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 112.3ms      2%|=>-------------------------------------------------| Remaining: 47.0ms      4%|==>------------------------------------------------| Remaining: 43.6ms      6%|===>-----------------------------------------------| Remaining: 41.4ms      8%|====>----------------------------------------------| Remaining: 40.1ms     10%|=====>---------------------------------------------| Remaining: 39.6ms     12%|======>--------------------------------------------| Remaining: 38.5ms     14%|=======>-------------------------------------------| Remaining: 37.7ms     16%|========>------------------------------------------| Remaining: 37.3ms     18%|=========>-----------------------------------------| Remaining: 36.4ms     20%|==========>----------------------------------------| Remaining: 35.4ms     22%|===========>---------------------------------------| Remaining: 34.8ms     24%|============>--------------------------------------| Remaining: 35.1ms     26%|=============>-------------------------------------| Remaining: 34.9ms     28%|==============>------------------------------------| Remaining: 33.7ms     30%|===============>-----------------------------------| Remaining: 32.6ms     32%|================>----------------------------------| Remaining: 31.5ms     34%|=================>---------------------------------| Remaining: 30.4ms     36%|==================>--------------------------------| Remaining: 29.5ms     38%|===================>-------------------------------| Remaining: 28.7ms     40%|====================>------------------------------| Remaining: 27.7ms     42%|=====================>-----------------------------| Remaining: 26.7ms     44%|======================>----------------------------| Remaining: 25.7ms     46%|=======================>---------------------------| Remaining: 24.7ms     48%|========================>--------------------------| Remaining: 23.7ms     50%|=========================>-------------------------| Remaining: 22.7ms     52%|==========================>------------------------| Remaining: 21.8ms     54%|===========================>-----------------------| Remaining: 20.8ms     56%|============================>----------------------| Remaining: 19.9ms     58%|=============================>---------------------| Remaining: 18.9ms     60%|==============================>--------------------| Remaining: 18.0ms     62%|===============================>-------------------| Remaining: 17.1ms     64%|================================>------------------| Remaining: 16.2ms     66%|=================================>-----------------| Remaining: 15.3ms     68%|==================================>----------------| Remaining: 14.4ms     70%|===================================>---------------| Remaining: 13.4ms     72%|====================================>--------------| Remaining: 12.5ms     74%|=====================================>-------------| Remaining: 11.6ms     76%|======================================>------------| Remaining: 10.7ms     78%|=======================================>-----------| Remaining: 9.8ms     80%|========================================>----------| Remaining: 8.9ms     82%|=========================================>---------| Remaining: 8.0ms     84%|==========================================>--------| Remaining: 7.1ms     86%|===========================================>-------| Remaining: 6.2ms     88%|============================================>------| Remaining: 5.3ms     90%|=============================================>-----| Remaining: 4.4ms     92%|==============================================>----| Remaining: 3.5ms     94%|===============================================>---| Remaining: 2.6ms     96%|================================================>--| Remaining: 1.8ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 44.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output" matches output

Simulation time:   13.6ms
Elapsed time:      44.1ms
Coverage:          14 (82.4%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  3%|=>-------------------------------------------------| Remaining: 0.1ms      5%|==>------------------------------------------------| Remaining: 5.2ms      8%|====>----------------------------------------------| Remaining: 3.6ms     11%|=====>---------------------------------------------| Remaining: 2.6ms     14%|======>--------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.7ms     19%|=========>-----------------------------------------| Remaining: 1.4ms     22%|==========>----------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.1ms     27%|=============>-------------------------------------| Remaining: 0.9ms     30%|==============>------------------------------------| Remaining: 0.8ms     32%|================>----------------------------------| Remaining: 0.7ms     35%|=================>---------------------------------| Remaining: 0.7ms     38%|==================>--------------------------------| Remaining: 0.6ms     41%|====================>------------------------------| Remaining: 0.5ms     43%|=====================>-----------------------------| Remaining: 0.5ms     46%|======================>----------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.4ms     51%|=========================>-------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.3ms     57%|============================>----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.2ms     68%|=================================>-----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     76%|=====================================>-------------| Remaining: 0.1ms     78%|=======================================>-----------| Remaining: 0.1ms     81%|========================================>----------| Remaining: 0.1ms     84%|=========================================>---------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     92%|=============================================>-----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input".

temp.blif:
  Nodes:           19
  Connections:     16
  Degree:          0.84
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 81.8ms      2%|=>-------------------------------------------------| Remaining: 68.4ms      4%|==>------------------------------------------------| Remaining: 65.8ms      6%|===>-----------------------------------------------| Remaining: 58.0ms      8%|====>----------------------------------------------| Remaining: 52.8ms     10%|=====>---------------------------------------------| Remaining: 49.9ms     12%|======>--------------------------------------------| Remaining: 47.1ms     14%|=======>-------------------------------------------| Remaining: 44.9ms     16%|========>------------------------------------------| Remaining: 43.1ms     18%|=========>-----------------------------------------| Remaining: 41.4ms     20%|==========>----------------------------------------| Remaining: 40.2ms     22%|===========>---------------------------------------| Remaining: 38.7ms     24%|============>--------------------------------------| Remaining: 37.3ms     26%|=============>-------------------------------------| Remaining: 36.1ms     28%|==============>------------------------------------| Remaining: 34.9ms     30%|===============>-----------------------------------| Remaining: 33.8ms     32%|================>----------------------------------| Remaining: 32.7ms     34%|=================>---------------------------------| Remaining: 31.5ms     36%|==================>--------------------------------| Remaining: 30.5ms     38%|===================>-------------------------------| Remaining: 29.5ms     40%|====================>------------------------------| Remaining: 28.4ms     42%|=====================>-----------------------------| Remaining: 27.4ms     44%|======================>----------------------------| Remaining: 26.4ms     46%|=======================>---------------------------| Remaining: 25.4ms     48%|========================>--------------------------| Remaining: 24.4ms     50%|=========================>-------------------------| Remaining: 23.4ms     52%|==========================>------------------------| Remaining: 22.5ms     54%|===========================>-----------------------| Remaining: 21.5ms     56%|============================>----------------------| Remaining: 20.5ms     58%|=============================>---------------------| Remaining: 19.5ms     60%|==============================>--------------------| Remaining: 18.6ms     62%|===============================>-------------------| Remaining: 17.7ms     64%|================================>------------------| Remaining: 16.7ms     66%|=================================>-----------------| Remaining: 15.8ms     68%|==================================>----------------| Remaining: 14.8ms     70%|===================================>---------------| Remaining: 13.9ms     72%|====================================>--------------| Remaining: 13.0ms     74%|=====================================>-------------| Remaining: 12.1ms     76%|======================================>------------| Remaining: 11.1ms     78%|=======================================>-----------| Remaining: 10.2ms     80%|========================================>----------| Remaining: 9.2ms     82%|=========================================>---------| Remaining: 8.3ms     84%|==========================================>--------| Remaining: 7.4ms     86%|===========================================>-------| Remaining: 6.5ms     88%|============================================>------| Remaining: 5.6ms     90%|=============================================>-----| Remaining: 4.7ms     92%|==============================================>----| Remaining: 3.7ms     94%|===============================================>---| Remaining: 2.8ms     96%|================================================>--| Remaining: 1.9ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 46.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output" matches output

Simulation time:   15.4ms
Elapsed time:      46.6ms
Coverage:          16 (84.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  3%|=>-------------------------------------------------| Remaining: 0.1ms      5%|==>------------------------------------------------| Remaining: 6.0ms      8%|====>----------------------------------------------| Remaining: 4.2ms     11%|=====>---------------------------------------------| Remaining: 3.1ms     14%|======>--------------------------------------------| Remaining: 2.5ms     16%|========>------------------------------------------| Remaining: 2.0ms     19%|=========>-----------------------------------------| Remaining: 1.7ms     22%|==========>----------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.3ms     27%|=============>-------------------------------------| Remaining: 1.1ms     30%|==============>------------------------------------| Remaining: 1.0ms     32%|================>----------------------------------| Remaining: 0.9ms     35%|=================>---------------------------------| Remaining: 0.8ms     38%|==================>--------------------------------| Remaining: 0.7ms     41%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.6ms     46%|======================>----------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.5ms     51%|=========================>-------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.4ms     57%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     68%|=================================>-----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     76%|=====================================>-------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.1ms     81%|========================================>----------| Remaining: 0.1ms     84%|=========================================>---------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     92%|=============================================>-----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_input".

temp.blif:
  Nodes:           19
  Connections:     16
  Degree:          0.84
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 93.4ms      2%|=>-------------------------------------------------| Remaining: 63.9ms      4%|==>------------------------------------------------| Remaining: 55.9ms      6%|===>-----------------------------------------------| Remaining: 50.8ms      8%|====>----------------------------------------------| Remaining: 47.5ms     10%|=====>---------------------------------------------| Remaining: 45.0ms     12%|======>--------------------------------------------| Remaining: 43.1ms     14%|=======>-------------------------------------------| Remaining: 43.7ms     16%|========>------------------------------------------| Remaining: 43.7ms     18%|=========>-----------------------------------------| Remaining: 42.0ms     20%|==========>----------------------------------------| Remaining: 42.2ms     22%|===========>---------------------------------------| Remaining: 40.8ms     24%|============>--------------------------------------| Remaining: 39.3ms     26%|=============>-------------------------------------| Remaining: 37.9ms     28%|==============>------------------------------------| Remaining: 36.4ms     30%|===============>-----------------------------------| Remaining: 35.1ms     32%|================>----------------------------------| Remaining: 33.9ms     34%|=================>---------------------------------| Remaining: 32.7ms     36%|==================>--------------------------------| Remaining: 31.6ms     38%|===================>-------------------------------| Remaining: 30.5ms     40%|====================>------------------------------| Remaining: 29.3ms     42%|=====================>-----------------------------| Remaining: 28.3ms     44%|======================>----------------------------| Remaining: 27.2ms     46%|=======================>---------------------------| Remaining: 26.1ms     48%|========================>--------------------------| Remaining: 25.4ms     50%|=========================>-------------------------| Remaining: 24.5ms     52%|==========================>------------------------| Remaining: 23.5ms     54%|===========================>-----------------------| Remaining: 22.5ms     56%|============================>----------------------| Remaining: 21.4ms     58%|=============================>---------------------| Remaining: 20.4ms     60%|==============================>--------------------| Remaining: 19.4ms     62%|===============================>-------------------| Remaining: 18.4ms     64%|================================>------------------| Remaining: 17.3ms     66%|=================================>-----------------| Remaining: 16.4ms     68%|==================================>----------------| Remaining: 15.4ms     70%|===================================>---------------| Remaining: 14.4ms     72%|====================================>--------------| Remaining: 13.4ms     74%|=====================================>-------------| Remaining: 12.4ms     76%|======================================>------------| Remaining: 11.4ms     78%|=======================================>-----------| Remaining: 10.4ms     80%|========================================>----------| Remaining: 9.5ms     82%|=========================================>---------| Remaining: 8.5ms     84%|==========================================>--------| Remaining: 7.6ms     86%|===========================================>-------| Remaining: 6.6ms     88%|============================================>------| Remaining: 5.6ms     90%|=============================================>-----| Remaining: 4.7ms     92%|==============================================>----| Remaining: 3.8ms     94%|===============================================>---| Remaining: 2.8ms     96%|================================================>--| Remaining: 1.9ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 46.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_log_output" matches output

Simulation time:   15.7ms
Elapsed time:      46.8ms
Coverage:          16 (84.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm.v:
  Nodes:           22
  Connections:     31
  Degree:          1.41
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 88.7ms      2%|=>-------------------------------------------------| Remaining: 53.1ms      4%|==>------------------------------------------------| Remaining: 49.1ms      6%|===>-----------------------------------------------| Remaining: 46.7ms      8%|====>----------------------------------------------| Remaining: 44.9ms     10%|=====>---------------------------------------------| Remaining: 44.0ms     12%|======>--------------------------------------------| Remaining: 42.8ms     14%|=======>-------------------------------------------| Remaining: 41.6ms     16%|========>------------------------------------------| Remaining: 40.4ms     18%|=========>-----------------------------------------| Remaining: 39.5ms     20%|==========>----------------------------------------| Remaining: 38.4ms     22%|===========>---------------------------------------| Remaining: 37.3ms     24%|============>--------------------------------------| Remaining: 36.3ms     26%|=============>-------------------------------------| Remaining: 35.5ms     28%|==============>------------------------------------| Remaining: 34.5ms     30%|===============>-----------------------------------| Remaining: 33.5ms     32%|================>----------------------------------| Remaining: 32.5ms     34%|=================>---------------------------------| Remaining: 31.4ms     36%|==================>--------------------------------| Remaining: 30.5ms     38%|===================>-------------------------------| Remaining: 29.6ms     40%|====================>------------------------------| Remaining: 28.6ms     42%|=====================>-----------------------------| Remaining: 27.6ms     44%|======================>----------------------------| Remaining: 26.7ms     46%|=======================>---------------------------| Remaining: 25.8ms     48%|========================>--------------------------| Remaining: 24.8ms     50%|=========================>-------------------------| Remaining: 23.8ms     52%|==========================>------------------------| Remaining: 22.9ms     54%|===========================>-----------------------| Remaining: 21.9ms     56%|============================>----------------------| Remaining: 20.9ms     58%|=============================>---------------------| Remaining: 19.9ms     60%|==============================>--------------------| Remaining: 19.0ms     62%|===============================>-------------------| Remaining: 18.1ms     64%|================================>------------------| Remaining: 17.1ms     66%|=================================>-----------------| Remaining: 16.2ms     68%|==================================>----------------| Remaining: 15.2ms     70%|===================================>---------------| Remaining: 14.3ms     72%|====================================>--------------| Remaining: 13.3ms     74%|=====================================>-------------| Remaining: 12.3ms     76%|======================================>------------| Remaining: 11.4ms     78%|=======================================>-----------| Remaining: 10.5ms     80%|========================================>----------| Remaining: 9.5ms     82%|=========================================>---------| Remaining: 8.6ms     84%|==========================================>--------| Remaining: 7.6ms     86%|===========================================>-------| Remaining: 6.7ms     88%|============================================>------| Remaining: 5.7ms     90%|=============================================>-----| Remaining: 4.8ms     92%|==============================================>----| Remaining: 3.9ms     94%|===============================================>---| Remaining: 3.0ms     96%|================================================>--| Remaining: 2.0ms     98%|=================================================>-| Remaining: 1.0ms    100%|==================================================>| Total time: 51.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output" matches output

Simulation time:   18.8ms
Elapsed time:      51.8ms
Coverage:          19 (86.4%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm.v:
  Nodes:           22
  Connections:     31
  Degree:          1.41
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 94.3ms      2%|=>-------------------------------------------------| Remaining: 56.7ms      4%|==>------------------------------------------------| Remaining: 50.2ms      6%|===>-----------------------------------------------| Remaining: 48.9ms      8%|====>----------------------------------------------| Remaining: 47.7ms     10%|=====>---------------------------------------------| Remaining: 47.0ms     12%|======>--------------------------------------------| Remaining: 45.3ms     14%|=======>-------------------------------------------| Remaining: 44.3ms     16%|========>------------------------------------------| Remaining: 43.2ms     18%|=========>-----------------------------------------| Remaining: 41.9ms     20%|==========>----------------------------------------| Remaining: 40.6ms     22%|===========>---------------------------------------| Remaining: 39.6ms     24%|============>--------------------------------------| Remaining: 38.6ms     26%|=============>-------------------------------------| Remaining: 38.1ms     28%|==============>------------------------------------| Remaining: 38.4ms     30%|===============>-----------------------------------| Remaining: 39.3ms     32%|================>----------------------------------| Remaining: 39.4ms     34%|=================>---------------------------------| Remaining: 38.4ms     36%|==================>--------------------------------| Remaining: 37.4ms     38%|===================>-------------------------------| Remaining: 36.5ms     40%|====================>------------------------------| Remaining: 35.4ms     42%|=====================>-----------------------------| Remaining: 34.7ms     44%|======================>----------------------------| Remaining: 33.9ms     46%|=======================>---------------------------| Remaining: 33.3ms     48%|========================>--------------------------| Remaining: 32.0ms     50%|=========================>-------------------------| Remaining: 31.1ms     52%|==========================>------------------------| Remaining: 30.2ms     54%|===========================>-----------------------| Remaining: 29.0ms     56%|============================>----------------------| Remaining: 28.0ms     58%|=============================>---------------------| Remaining: 26.9ms     60%|==============================>--------------------| Remaining: 25.9ms     62%|===============================>-------------------| Remaining: 24.8ms     64%|================================>------------------| Remaining: 23.7ms     66%|=================================>-----------------| Remaining: 22.5ms     68%|==================================>----------------| Remaining: 21.1ms     70%|===================================>---------------| Remaining: 19.7ms     72%|====================================>--------------| Remaining: 18.3ms     74%|=====================================>-------------| Remaining: 17.0ms     76%|======================================>------------| Remaining: 15.6ms     78%|=======================================>-----------| Remaining: 14.3ms     80%|========================================>----------| Remaining: 12.9ms     82%|=========================================>---------| Remaining: 11.6ms     84%|==========================================>--------| Remaining: 10.3ms     86%|===========================================>-------| Remaining: 8.9ms     88%|============================================>------| Remaining: 7.7ms     90%|=============================================>-----| Remaining: 6.4ms     92%|==============================================>----| Remaining: 5.1ms     94%|===============================================>---| Remaining: 3.8ms     96%|================================================>--| Remaining: 2.5ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 62.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output" matches output

Simulation time:   22.0ms
Elapsed time:      62.2ms
Coverage:          19 (86.4%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      3%|=>-------------------------------------------------| Remaining: 15.0ms      4%|==>------------------------------------------------| Remaining: 10.7ms      7%|===>-----------------------------------------------| Remaining: 6.4ms      8%|====>----------------------------------------------| Remaining: 5.3ms     11%|=====>---------------------------------------------| Remaining: 4.0ms     12%|======>--------------------------------------------| Remaining: 3.5ms     15%|=======>-------------------------------------------| Remaining: 2.8ms     16%|========>------------------------------------------| Remaining: 2.6ms     19%|=========>-----------------------------------------| Remaining: 2.1ms     20%|==========>----------------------------------------| Remaining: 2.0ms     23%|===========>---------------------------------------| Remaining: 1.7ms     24%|============>--------------------------------------| Remaining: 1.6ms     27%|=============>-------------------------------------| Remaining: 1.4ms     28%|==============>------------------------------------| Remaining: 1.3ms     31%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.1ms     35%|=================>---------------------------------| Remaining: 1.0ms     36%|==================>--------------------------------| Remaining: 1.0ms     39%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.9ms     43%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     47%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     51%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.6ms     55%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.5ms     59%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     63%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     67%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     75%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     83%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input".

temp.blif:
  Nodes:           24
  Connections:     33
  Degree:          1.38
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 93.0ms      2%|=>-------------------------------------------------| Remaining: 50.8ms      4%|==>------------------------------------------------| Remaining: 48.9ms      6%|===>-----------------------------------------------| Remaining: 48.2ms      8%|====>----------------------------------------------| Remaining: 46.5ms     10%|=====>---------------------------------------------| Remaining: 45.3ms     12%|======>--------------------------------------------| Remaining: 44.3ms     14%|=======>-------------------------------------------| Remaining: 43.3ms     16%|========>------------------------------------------| Remaining: 42.3ms     18%|=========>-----------------------------------------| Remaining: 41.1ms     20%|==========>----------------------------------------| Remaining: 39.9ms     22%|===========>---------------------------------------| Remaining: 39.0ms     24%|============>--------------------------------------| Remaining: 38.2ms     26%|=============>-------------------------------------| Remaining: 38.3ms     28%|==============>------------------------------------| Remaining: 38.7ms     30%|===============>-----------------------------------| Remaining: 37.5ms     32%|================>----------------------------------| Remaining: 36.3ms     34%|=================>---------------------------------| Remaining: 35.2ms     36%|==================>--------------------------------| Remaining: 34.0ms     38%|===================>-------------------------------| Remaining: 32.9ms     40%|====================>------------------------------| Remaining: 31.7ms     42%|=====================>-----------------------------| Remaining: 30.6ms     44%|======================>----------------------------| Remaining: 29.4ms     46%|=======================>---------------------------| Remaining: 28.3ms     48%|========================>--------------------------| Remaining: 27.1ms     50%|=========================>-------------------------| Remaining: 26.1ms     52%|==========================>------------------------| Remaining: 25.1ms     54%|===========================>-----------------------| Remaining: 24.0ms     56%|============================>----------------------| Remaining: 22.8ms     58%|=============================>---------------------| Remaining: 21.8ms     60%|==============================>--------------------| Remaining: 20.8ms     62%|===============================>-------------------| Remaining: 19.9ms     64%|================================>------------------| Remaining: 18.9ms     66%|=================================>-----------------| Remaining: 17.9ms     68%|==================================>----------------| Remaining: 16.9ms     70%|===================================>---------------| Remaining: 15.8ms     72%|====================================>--------------| Remaining: 14.7ms     74%|=====================================>-------------| Remaining: 13.7ms     76%|======================================>------------| Remaining: 12.6ms     78%|=======================================>-----------| Remaining: 11.5ms     80%|========================================>----------| Remaining: 10.5ms     82%|=========================================>---------| Remaining: 9.5ms     84%|==========================================>--------| Remaining: 8.4ms     86%|===========================================>-------| Remaining: 7.3ms     88%|============================================>------| Remaining: 6.3ms     90%|=============================================>-----| Remaining: 5.2ms     92%|==============================================>----| Remaining: 4.2ms     94%|===============================================>---| Remaining: 3.1ms     96%|================================================>--| Remaining: 2.1ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 52.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output" matches output

Simulation time:   20.6ms
Elapsed time:      52.5ms
Coverage:          21 (87.5%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.1ms      3%|=>-------------------------------------------------| Remaining: 12.5ms      4%|==>------------------------------------------------| Remaining: 8.9ms      7%|===>-----------------------------------------------| Remaining: 5.3ms      8%|====>----------------------------------------------| Remaining: 4.4ms     11%|=====>---------------------------------------------| Remaining: 3.3ms     12%|======>--------------------------------------------| Remaining: 2.9ms     15%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.1ms     19%|=========>-----------------------------------------| Remaining: 1.8ms     20%|==========>----------------------------------------| Remaining: 1.7ms     23%|===========>---------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.4ms     27%|=============>-------------------------------------| Remaining: 1.2ms     28%|==============>------------------------------------| Remaining: 1.1ms     31%|===============>-----------------------------------| Remaining: 1.0ms     32%|================>----------------------------------| Remaining: 1.0ms     35%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.8ms     39%|===================>-------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.6ms     47%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.5ms     51%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.2ms     72%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms     96%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_input".

temp.blif:
  Nodes:           24
  Connections:     33
  Degree:          1.38
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 179.1ms      2%|=>-------------------------------------------------| Remaining: 92.5ms      4%|==>------------------------------------------------| Remaining: 88.5ms      6%|===>-----------------------------------------------| Remaining: 86.2ms      8%|====>----------------------------------------------| Remaining: 82.9ms     10%|=====>---------------------------------------------| Remaining: 75.6ms     12%|======>--------------------------------------------| Remaining: 69.6ms     14%|=======>-------------------------------------------| Remaining: 66.0ms     16%|========>------------------------------------------| Remaining: 62.5ms     18%|=========>-----------------------------------------| Remaining: 60.0ms     20%|==========>----------------------------------------| Remaining: 56.7ms     22%|===========>---------------------------------------| Remaining: 54.3ms     24%|============>--------------------------------------| Remaining: 54.0ms     26%|=============>-------------------------------------| Remaining: 51.9ms     28%|==============>------------------------------------| Remaining: 49.6ms     30%|===============>-----------------------------------| Remaining: 47.7ms     32%|================>----------------------------------| Remaining: 45.7ms     34%|=================>---------------------------------| Remaining: 43.8ms     36%|==================>--------------------------------| Remaining: 42.0ms     38%|===================>-------------------------------| Remaining: 40.3ms     40%|====================>------------------------------| Remaining: 38.8ms     42%|=====================>-----------------------------| Remaining: 37.3ms     44%|======================>----------------------------| Remaining: 35.9ms     46%|=======================>---------------------------| Remaining: 34.6ms     48%|========================>--------------------------| Remaining: 33.2ms     50%|=========================>-------------------------| Remaining: 31.7ms     52%|==========================>------------------------| Remaining: 30.3ms     54%|===========================>-----------------------| Remaining: 28.9ms     56%|============================>----------------------| Remaining: 27.5ms     58%|=============================>---------------------| Remaining: 26.1ms     60%|==============================>--------------------| Remaining: 24.7ms     62%|===============================>-------------------| Remaining: 23.4ms     64%|================================>------------------| Remaining: 22.0ms     66%|=================================>-----------------| Remaining: 20.7ms     68%|==================================>----------------| Remaining: 19.3ms     70%|===================================>---------------| Remaining: 18.1ms     72%|====================================>--------------| Remaining: 16.8ms     74%|=====================================>-------------| Remaining: 15.6ms     76%|======================================>------------| Remaining: 14.3ms     78%|=======================================>-----------| Remaining: 13.1ms     80%|========================================>----------| Remaining: 11.9ms     82%|=========================================>---------| Remaining: 10.7ms     84%|==========================================>--------| Remaining: 9.5ms     86%|===========================================>-------| Remaining: 8.3ms     88%|============================================>------| Remaining: 7.1ms     90%|=============================================>-----| Remaining: 5.9ms     92%|==============================================>----| Remaining: 4.7ms     94%|===============================================>---| Remaining: 3.5ms     96%|================================================>--| Remaining: 2.3ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 58.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_lpm_output" matches output

Simulation time:   22.3ms
Elapsed time:      58.6ms
Coverage:          21 (87.5%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod.v:
  Nodes:           32
  Connections:     39
  Degree:          1.22
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 132.1ms      2%|=>-------------------------------------------------| Remaining: 77.3ms      4%|==>------------------------------------------------| Remaining: 79.7ms      6%|===>-----------------------------------------------| Remaining: 74.8ms      8%|====>----------------------------------------------| Remaining: 71.0ms     10%|=====>---------------------------------------------| Remaining: 68.6ms     12%|======>--------------------------------------------| Remaining: 67.1ms     14%|=======>-------------------------------------------| Remaining: 64.6ms     16%|========>------------------------------------------| Remaining: 62.8ms     18%|=========>-----------------------------------------| Remaining: 62.2ms     20%|==========>----------------------------------------| Remaining: 60.7ms     22%|===========>---------------------------------------| Remaining: 58.9ms     24%|============>--------------------------------------| Remaining: 57.3ms     26%|=============>-------------------------------------| Remaining: 55.5ms     28%|==============>------------------------------------| Remaining: 53.8ms     30%|===============>-----------------------------------| Remaining: 52.2ms     32%|================>----------------------------------| Remaining: 50.4ms     34%|=================>---------------------------------| Remaining: 49.0ms     36%|==================>--------------------------------| Remaining: 47.4ms     38%|===================>-------------------------------| Remaining: 45.7ms     40%|====================>------------------------------| Remaining: 44.3ms     42%|=====================>-----------------------------| Remaining: 42.7ms     44%|======================>----------------------------| Remaining: 41.2ms     46%|=======================>---------------------------| Remaining: 39.6ms     48%|========================>--------------------------| Remaining: 38.1ms     50%|=========================>-------------------------| Remaining: 36.4ms     52%|==========================>------------------------| Remaining: 34.8ms     54%|===========================>-----------------------| Remaining: 33.2ms     56%|============================>----------------------| Remaining: 31.5ms     58%|=============================>---------------------| Remaining: 29.9ms     60%|==============================>--------------------| Remaining: 28.4ms     62%|===============================>-------------------| Remaining: 26.8ms     64%|================================>------------------| Remaining: 25.5ms     66%|=================================>-----------------| Remaining: 24.1ms     68%|==================================>----------------| Remaining: 22.7ms     70%|===================================>---------------| Remaining: 21.4ms     72%|====================================>--------------| Remaining: 19.9ms     74%|=====================================>-------------| Remaining: 18.6ms     76%|======================================>------------| Remaining: 17.1ms     78%|=======================================>-----------| Remaining: 15.7ms     80%|========================================>----------| Remaining: 14.3ms     82%|=========================================>---------| Remaining: 12.9ms     84%|==========================================>--------| Remaining: 11.4ms     86%|===========================================>-------| Remaining: 10.0ms     88%|============================================>------| Remaining: 8.6ms     90%|=============================================>-----| Remaining: 7.1ms     92%|==============================================>----| Remaining: 5.7ms     94%|===============================================>---| Remaining: 4.3ms     96%|================================================>--| Remaining: 2.8ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 70.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output" matches output

Simulation time:   29.9ms
Elapsed time:      70.8ms
Coverage:          29 (90.6%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod.v:
  Nodes:           32
  Connections:     39
  Degree:          1.22
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 130.9ms      2%|=>-------------------------------------------------| Remaining: 69.2ms      4%|==>------------------------------------------------| Remaining: 65.7ms      6%|===>-----------------------------------------------| Remaining: 64.7ms      8%|====>----------------------------------------------| Remaining: 62.6ms     10%|=====>---------------------------------------------| Remaining: 61.8ms     12%|======>--------------------------------------------| Remaining: 60.1ms     14%|=======>-------------------------------------------| Remaining: 58.2ms     16%|========>------------------------------------------| Remaining: 56.3ms     18%|=========>-----------------------------------------| Remaining: 55.0ms     20%|==========>----------------------------------------| Remaining: 53.5ms     22%|===========>---------------------------------------| Remaining: 51.8ms     24%|============>--------------------------------------| Remaining: 50.4ms     26%|=============>-------------------------------------| Remaining: 49.0ms     28%|==============>------------------------------------| Remaining: 47.5ms     30%|===============>-----------------------------------| Remaining: 46.4ms     32%|================>----------------------------------| Remaining: 45.0ms     34%|=================>---------------------------------| Remaining: 43.6ms     36%|==================>--------------------------------| Remaining: 42.5ms     38%|===================>-------------------------------| Remaining: 41.0ms     40%|====================>------------------------------| Remaining: 39.6ms     42%|=====================>-----------------------------| Remaining: 38.3ms     44%|======================>----------------------------| Remaining: 36.9ms     46%|=======================>---------------------------| Remaining: 35.5ms     48%|========================>--------------------------| Remaining: 34.2ms     50%|=========================>-------------------------| Remaining: 32.8ms     52%|==========================>------------------------| Remaining: 31.5ms     54%|===========================>-----------------------| Remaining: 30.2ms     56%|============================>----------------------| Remaining: 28.9ms     58%|=============================>---------------------| Remaining: 27.5ms     60%|==============================>--------------------| Remaining: 26.3ms     62%|===============================>-------------------| Remaining: 24.9ms     64%|================================>------------------| Remaining: 23.6ms     66%|=================================>-----------------| Remaining: 22.3ms     68%|==================================>----------------| Remaining: 20.9ms     70%|===================================>---------------| Remaining: 19.6ms     72%|====================================>--------------| Remaining: 18.3ms     74%|=====================================>-------------| Remaining: 17.0ms     76%|======================================>------------| Remaining: 15.7ms     78%|=======================================>-----------| Remaining: 14.3ms     80%|========================================>----------| Remaining: 13.0ms     82%|=========================================>---------| Remaining: 11.7ms     84%|==========================================>--------| Remaining: 10.4ms     86%|===========================================>-------| Remaining: 9.2ms     88%|============================================>------| Remaining: 8.0ms     90%|=============================================>-----| Remaining: 6.8ms     92%|==============================================>----| Remaining: 5.5ms     94%|===============================================>---| Remaining: 4.2ms     96%|================================================>--| Remaining: 2.8ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 72.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output" matches output

Simulation time:   30.4ms
Elapsed time:      72.4ms
Coverage:          29 (90.6%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.3ms      3%|=>-------------------------------------------------| Remaining: 13.3ms      5%|==>------------------------------------------------| Remaining: 9.3ms      6%|===>-----------------------------------------------| Remaining: 7.0ms      9%|====>----------------------------------------------| Remaining: 4.6ms     11%|=====>---------------------------------------------| Remaining: 4.0ms     12%|======>--------------------------------------------| Remaining: 3.4ms     15%|=======>-------------------------------------------| Remaining: 2.7ms     17%|========>------------------------------------------| Remaining: 2.4ms     18%|=========>-----------------------------------------| Remaining: 2.2ms     21%|==========>----------------------------------------| Remaining: 1.9ms     23%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.7ms     27%|=============>-------------------------------------| Remaining: 1.5ms     29%|==============>------------------------------------| Remaining: 1.4ms     30%|===============>-----------------------------------| Remaining: 1.3ms     33%|================>----------------------------------| Remaining: 1.2ms     35%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.1ms     39%|===================>-------------------------------| Remaining: 1.0ms     41%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.9ms     45%|======================>----------------------------| Remaining: 0.8ms     47%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.7ms     53%|==========================>------------------------| Remaining: 0.6ms     55%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     59%|=============================>---------------------| Remaining: 0.5ms     61%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.4ms     65%|================================>------------------| Remaining: 0.4ms     67%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     71%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     83%|=========================================>---------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.2ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input".

temp.blif:
  Nodes:           35
  Connections:     42
  Degree:          1.20
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 183.4ms      2%|=>-------------------------------------------------| Remaining: 98.1ms      4%|==>------------------------------------------------| Remaining: 81.4ms      6%|===>-----------------------------------------------| Remaining: 88.6ms      8%|====>----------------------------------------------| Remaining: 89.4ms     10%|=====>---------------------------------------------| Remaining: 92.8ms     12%|======>--------------------------------------------| Remaining: 94.8ms     14%|=======>-------------------------------------------| Remaining: 93.5ms     16%|========>------------------------------------------| Remaining: 91.7ms     18%|=========>-----------------------------------------| Remaining: 86.7ms     20%|==========>----------------------------------------| Remaining: 82.3ms     22%|===========>---------------------------------------| Remaining: 77.8ms     24%|============>--------------------------------------| Remaining: 73.6ms     26%|=============>-------------------------------------| Remaining: 70.6ms     28%|==============>------------------------------------| Remaining: 68.6ms     30%|===============>-----------------------------------| Remaining: 65.2ms     32%|================>----------------------------------| Remaining: 62.2ms     34%|=================>---------------------------------| Remaining: 59.5ms     36%|==================>--------------------------------| Remaining: 57.7ms     38%|===================>-------------------------------| Remaining: 55.1ms     40%|====================>------------------------------| Remaining: 52.7ms     42%|=====================>-----------------------------| Remaining: 50.3ms     44%|======================>----------------------------| Remaining: 48.1ms     46%|=======================>---------------------------| Remaining: 46.3ms     48%|========================>--------------------------| Remaining: 44.6ms     50%|=========================>-------------------------| Remaining: 43.2ms     52%|==========================>------------------------| Remaining: 42.0ms     54%|===========================>-----------------------| Remaining: 40.4ms     56%|============================>----------------------| Remaining: 38.4ms     58%|=============================>---------------------| Remaining: 37.0ms     60%|==============================>--------------------| Remaining: 35.6ms     62%|===============================>-------------------| Remaining: 33.9ms     64%|================================>------------------| Remaining: 32.3ms     66%|=================================>-----------------| Remaining: 30.6ms     68%|==================================>----------------| Remaining: 28.8ms     70%|===================================>---------------| Remaining: 26.9ms     72%|====================================>--------------| Remaining: 24.9ms     74%|=====================================>-------------| Remaining: 23.3ms     76%|======================================>------------| Remaining: 21.5ms     78%|=======================================>-----------| Remaining: 19.7ms     80%|========================================>----------| Remaining: 17.9ms     82%|=========================================>---------| Remaining: 16.1ms     84%|==========================================>--------| Remaining: 14.3ms     86%|===========================================>-------| Remaining: 12.5ms     88%|============================================>------| Remaining: 10.6ms     90%|=============================================>-----| Remaining: 8.9ms     92%|==============================================>----| Remaining: 7.1ms     94%|===============================================>---| Remaining: 5.3ms     96%|================================================>--| Remaining: 3.5ms     98%|=================================================>-| Remaining: 1.8ms    100%|==================================================>| Total time: 88.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output" matches output

Simulation time:   37.7ms
Elapsed time:      88.2ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.1ms      3%|=>-------------------------------------------------| Remaining: 13.1ms      5%|==>------------------------------------------------| Remaining: 9.3ms      6%|===>-----------------------------------------------| Remaining: 6.9ms      9%|====>----------------------------------------------| Remaining: 4.6ms     11%|=====>---------------------------------------------| Remaining: 4.0ms     12%|======>--------------------------------------------| Remaining: 3.5ms     15%|=======>-------------------------------------------| Remaining: 2.8ms     17%|========>------------------------------------------| Remaining: 2.5ms     18%|=========>-----------------------------------------| Remaining: 2.3ms     21%|==========>----------------------------------------| Remaining: 1.9ms     23%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.7ms     27%|=============>-------------------------------------| Remaining: 1.5ms     29%|==============>------------------------------------| Remaining: 1.4ms     30%|===============>-----------------------------------| Remaining: 1.3ms     33%|================>----------------------------------| Remaining: 1.2ms     35%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.1ms     39%|===================>-------------------------------| Remaining: 0.9ms     41%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.9ms     45%|======================>----------------------------| Remaining: 0.8ms     47%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.7ms     53%|==========================>------------------------| Remaining: 0.6ms     55%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     59%|=============================>---------------------| Remaining: 0.5ms     61%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.4ms     65%|================================>------------------| Remaining: 0.4ms     67%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     71%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     83%|=========================================>---------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.2ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_input".

temp.blif:
  Nodes:           35
  Connections:     42
  Degree:          1.20
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 196.5ms      2%|=>-------------------------------------------------| Remaining: 110.6ms      4%|==>------------------------------------------------| Remaining: 101.5ms      6%|===>-----------------------------------------------| Remaining: 92.1ms      8%|====>----------------------------------------------| Remaining: 91.3ms     10%|=====>---------------------------------------------| Remaining: 87.8ms     12%|======>--------------------------------------------| Remaining: 82.6ms     14%|=======>-------------------------------------------| Remaining: 78.4ms     16%|========>------------------------------------------| Remaining: 75.2ms     18%|=========>-----------------------------------------| Remaining: 71.4ms     20%|==========>----------------------------------------| Remaining: 69.4ms     22%|===========>---------------------------------------| Remaining: 67.1ms     24%|============>--------------------------------------| Remaining: 64.1ms     26%|=============>-------------------------------------| Remaining: 61.3ms     28%|==============>------------------------------------| Remaining: 59.0ms     30%|===============>-----------------------------------| Remaining: 56.6ms     32%|================>----------------------------------| Remaining: 54.4ms     34%|=================>---------------------------------| Remaining: 52.5ms     36%|==================>--------------------------------| Remaining: 50.6ms     38%|===================>-------------------------------| Remaining: 48.7ms     40%|====================>------------------------------| Remaining: 47.8ms     42%|=====================>-----------------------------| Remaining: 47.3ms     44%|======================>----------------------------| Remaining: 46.8ms     46%|=======================>---------------------------| Remaining: 45.8ms     48%|========================>--------------------------| Remaining: 44.4ms     50%|=========================>-------------------------| Remaining: 43.1ms     52%|==========================>------------------------| Remaining: 41.5ms     54%|===========================>-----------------------| Remaining: 40.4ms     56%|============================>----------------------| Remaining: 39.1ms     58%|=============================>---------------------| Remaining: 37.7ms     60%|==============================>--------------------| Remaining: 36.2ms     62%|===============================>-------------------| Remaining: 34.7ms     64%|================================>------------------| Remaining: 33.2ms     66%|=================================>-----------------| Remaining: 31.6ms     68%|==================================>----------------| Remaining: 29.9ms     70%|===================================>---------------| Remaining: 28.1ms     72%|====================================>--------------| Remaining: 26.3ms     74%|=====================================>-------------| Remaining: 24.4ms     76%|======================================>------------| Remaining: 22.6ms     78%|=======================================>-----------| Remaining: 20.8ms     80%|========================================>----------| Remaining: 19.0ms     82%|=========================================>---------| Remaining: 17.1ms     84%|==========================================>--------| Remaining: 15.2ms     86%|===========================================>-------| Remaining: 13.4ms     88%|============================================>------| Remaining: 11.5ms     90%|=============================================>-----| Remaining: 9.6ms     92%|==============================================>----| Remaining: 7.7ms     94%|===============================================>---| Remaining: 5.8ms     96%|================================================>--| Remaining: 3.9ms     98%|=================================================>-| Remaining: 1.9ms    100%|==================================================>| Total time: 97.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag2_mod_output" matches output

Simulation time:   40.6ms
Elapsed time:      97.0ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.2ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod.v:
  Nodes:           57
  Connections:     89
  Degree:          1.56
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 262.6ms      2%|=>-------------------------------------------------| Remaining: 146.7ms      4%|==>------------------------------------------------| Remaining: 143.9ms      6%|===>-----------------------------------------------| Remaining: 141.3ms      8%|====>----------------------------------------------| Remaining: 135.0ms     10%|=====>---------------------------------------------| Remaining: 129.5ms     12%|======>--------------------------------------------| Remaining: 124.8ms     14%|=======>-------------------------------------------| Remaining: 119.0ms     16%|========>------------------------------------------| Remaining: 116.2ms     18%|=========>-----------------------------------------| Remaining: 112.8ms     20%|==========>----------------------------------------| Remaining: 108.8ms     22%|===========>---------------------------------------| Remaining: 104.5ms     24%|============>--------------------------------------| Remaining: 99.6ms     26%|=============>-------------------------------------| Remaining: 95.4ms     28%|==============>------------------------------------| Remaining: 93.9ms     30%|===============>-----------------------------------| Remaining: 91.0ms     32%|================>----------------------------------| Remaining: 88.9ms     34%|=================>---------------------------------| Remaining: 85.3ms     36%|==================>--------------------------------| Remaining: 81.4ms     38%|===================>-------------------------------| Remaining: 77.9ms     40%|====================>------------------------------| Remaining: 74.5ms     42%|=====================>-----------------------------| Remaining: 71.3ms     44%|======================>----------------------------| Remaining: 68.3ms     46%|=======================>---------------------------| Remaining: 65.2ms     48%|========================>--------------------------| Remaining: 62.3ms     50%|=========================>-------------------------| Remaining: 59.4ms     52%|==========================>------------------------| Remaining: 56.7ms     54%|===========================>-----------------------| Remaining: 54.2ms     56%|============================>----------------------| Remaining: 52.2ms     58%|=============================>---------------------| Remaining: 49.7ms     60%|==============================>--------------------| Remaining: 47.6ms     62%|===============================>-------------------| Remaining: 45.4ms     64%|================================>------------------| Remaining: 42.8ms     66%|=================================>-----------------| Remaining: 40.1ms     68%|==================================>----------------| Remaining: 37.5ms     70%|===================================>---------------| Remaining: 35.1ms     72%|====================================>--------------| Remaining: 33.0ms     74%|=====================================>-------------| Remaining: 30.9ms     76%|======================================>------------| Remaining: 28.6ms     78%|=======================================>-----------| Remaining: 26.4ms     80%|========================================>----------| Remaining: 24.2ms     82%|=========================================>---------| Remaining: 21.9ms     84%|==========================================>--------| Remaining: 19.6ms     86%|===========================================>-------| Remaining: 17.3ms     88%|============================================>------| Remaining: 14.9ms     90%|=============================================>-----| Remaining: 12.5ms     92%|==============================================>----| Remaining: 10.0ms     94%|===============================================>---| Remaining: 7.5ms     96%|================================================>--| Remaining: 5.0ms     98%|=================================================>-| Remaining: 2.5ms    100%|==================================================>| Total time: 126.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output" matches output

Simulation time:   71.6ms
Elapsed time:      126.1ms
Coverage:          54 (94.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod.v:
  Nodes:           57
  Connections:     89
  Degree:          1.56
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 273.3ms      2%|=>-------------------------------------------------| Remaining: 159.6ms      4%|==>------------------------------------------------| Remaining: 143.3ms      6%|===>-----------------------------------------------| Remaining: 139.8ms      8%|====>----------------------------------------------| Remaining: 134.6ms     10%|=====>---------------------------------------------| Remaining: 122.2ms     12%|======>--------------------------------------------| Remaining: 114.6ms     14%|=======>-------------------------------------------| Remaining: 114.9ms     16%|========>------------------------------------------| Remaining: 111.6ms     18%|=========>-----------------------------------------| Remaining: 108.1ms     20%|==========>----------------------------------------| Remaining: 106.3ms     22%|===========>---------------------------------------| Remaining: 104.3ms     24%|============>--------------------------------------| Remaining: 101.0ms     26%|=============>-------------------------------------| Remaining: 98.5ms     28%|==============>------------------------------------| Remaining: 94.5ms     30%|===============>-----------------------------------| Remaining: 92.4ms     32%|================>----------------------------------| Remaining: 89.7ms     34%|=================>---------------------------------| Remaining: 87.1ms     36%|==================>--------------------------------| Remaining: 84.2ms     38%|===================>-------------------------------| Remaining: 82.0ms     40%|====================>------------------------------| Remaining: 80.4ms     42%|=====================>-----------------------------| Remaining: 78.4ms     44%|======================>----------------------------| Remaining: 76.3ms     46%|=======================>---------------------------| Remaining: 74.1ms     48%|========================>--------------------------| Remaining: 71.8ms     50%|=========================>-------------------------| Remaining: 69.5ms     52%|==========================>------------------------| Remaining: 67.1ms     54%|===========================>-----------------------| Remaining: 64.7ms     56%|============================>----------------------| Remaining: 62.2ms     58%|=============================>---------------------| Remaining: 59.4ms     60%|==============================>--------------------| Remaining: 56.9ms     62%|===============================>-------------------| Remaining: 54.2ms     64%|================================>------------------| Remaining: 51.4ms     66%|=================================>-----------------| Remaining: 48.6ms     68%|==================================>----------------| Remaining: 45.8ms     70%|===================================>---------------| Remaining: 43.0ms     72%|====================================>--------------| Remaining: 40.3ms     74%|=====================================>-------------| Remaining: 37.4ms     76%|======================================>------------| Remaining: 34.6ms     78%|=======================================>-----------| Remaining: 31.7ms     80%|========================================>----------| Remaining: 28.9ms     82%|=========================================>---------| Remaining: 26.0ms     84%|==========================================>--------| Remaining: 23.2ms     86%|===========================================>-------| Remaining: 20.3ms     88%|============================================>------| Remaining: 17.4ms     90%|=============================================>-----| Remaining: 14.6ms     92%|==============================================>----| Remaining: 11.7ms     94%|===============================================>---| Remaining: 8.8ms     96%|================================================>--| Remaining: 5.8ms     98%|=================================================>-| Remaining: 2.9ms    100%|==================================================>| Total time: 145.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output" matches output

Simulation time:   81.0ms
Elapsed time:      145.4ms
Coverage:          54 (94.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.8ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.7ms      2%|=>-------------------------------------------------| Remaining: 19.6ms      4%|==>------------------------------------------------| Remaining: 10.2ms      6%|===>-----------------------------------------------| Remaining: 6.8ms      8%|====>----------------------------------------------| Remaining: 5.2ms     10%|=====>---------------------------------------------| Remaining: 4.2ms     12%|======>--------------------------------------------| Remaining: 3.5ms     14%|=======>-------------------------------------------| Remaining: 3.0ms     16%|========>------------------------------------------| Remaining: 2.6ms     18%|=========>-----------------------------------------| Remaining: 2.3ms     20%|==========>----------------------------------------| Remaining: 2.1ms     22%|===========>---------------------------------------| Remaining: 1.9ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.5ms     30%|===============>-----------------------------------| Remaining: 1.4ms     32%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.1ms     38%|===================>-------------------------------| Remaining: 1.0ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 0.9ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.7ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     59%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input".

temp.blif:
  Nodes:           60
  Connections:     92
  Degree:          1.53
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 271.4ms      2%|=>-------------------------------------------------| Remaining: 142.9ms      4%|==>------------------------------------------------| Remaining: 123.9ms      6%|===>-----------------------------------------------| Remaining: 114.6ms      8%|====>----------------------------------------------| Remaining: 116.0ms     10%|=====>---------------------------------------------| Remaining: 119.9ms     12%|======>--------------------------------------------| Remaining: 121.5ms     14%|=======>-------------------------------------------| Remaining: 119.1ms     16%|========>------------------------------------------| Remaining: 117.3ms     18%|=========>-----------------------------------------| Remaining: 116.6ms     20%|==========>----------------------------------------| Remaining: 114.2ms     22%|===========>---------------------------------------| Remaining: 109.7ms     24%|============>--------------------------------------| Remaining: 107.0ms     26%|=============>-------------------------------------| Remaining: 105.0ms     28%|==============>------------------------------------| Remaining: 102.7ms     30%|===============>-----------------------------------| Remaining: 100.3ms     32%|================>----------------------------------| Remaining: 97.7ms     34%|=================>---------------------------------| Remaining: 94.8ms     36%|==================>--------------------------------| Remaining: 91.7ms     38%|===================>-------------------------------| Remaining: 88.9ms     40%|====================>------------------------------| Remaining: 86.4ms     42%|=====================>-----------------------------| Remaining: 83.3ms     44%|======================>----------------------------| Remaining: 80.4ms     46%|=======================>---------------------------| Remaining: 77.4ms     48%|========================>--------------------------| Remaining: 74.5ms     50%|=========================>-------------------------| Remaining: 71.5ms     52%|==========================>------------------------| Remaining: 68.8ms     54%|===========================>-----------------------| Remaining: 66.1ms     56%|============================>----------------------| Remaining: 63.3ms     58%|=============================>---------------------| Remaining: 60.3ms     60%|==============================>--------------------| Remaining: 57.5ms     62%|===============================>-------------------| Remaining: 54.4ms     64%|================================>------------------| Remaining: 51.6ms     66%|=================================>-----------------| Remaining: 48.9ms     68%|==================================>----------------| Remaining: 46.2ms     70%|===================================>---------------| Remaining: 43.4ms     72%|====================================>--------------| Remaining: 40.6ms     74%|=====================================>-------------| Remaining: 37.8ms     76%|======================================>------------| Remaining: 34.9ms     78%|=======================================>-----------| Remaining: 32.0ms     80%|========================================>----------| Remaining: 29.2ms     82%|=========================================>---------| Remaining: 26.3ms     84%|==========================================>--------| Remaining: 23.5ms     86%|===========================================>-------| Remaining: 20.5ms     88%|============================================>------| Remaining: 17.6ms     90%|=============================================>-----| Remaining: 14.6ms     92%|==============================================>----| Remaining: 11.7ms     94%|===============================================>---| Remaining: 8.8ms     96%|================================================>--| Remaining: 5.8ms     98%|=================================================>-| Remaining: 2.9ms    100%|==================================================>| Total time: 145.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output" matches output

Simulation time:   84.0ms
Elapsed time:      145.8ms
Coverage:          57 (95.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      2%|=>-------------------------------------------------| Remaining: 13.5ms      4%|==>------------------------------------------------| Remaining: 7.1ms      6%|===>-----------------------------------------------| Remaining: 4.7ms      8%|====>----------------------------------------------| Remaining: 3.6ms     10%|=====>---------------------------------------------| Remaining: 2.8ms     12%|======>--------------------------------------------| Remaining: 2.4ms     14%|=======>-------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.8ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     20%|==========>----------------------------------------| Remaining: 1.5ms     22%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.2ms     26%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.1ms     30%|===============>-----------------------------------| Remaining: 1.0ms     32%|================>----------------------------------| Remaining: 0.9ms     34%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.5ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_input".

temp.blif:
  Nodes:           60
  Connections:     92
  Degree:          1.53
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 236.5ms      2%|=>-------------------------------------------------| Remaining: 108.9ms      4%|==>------------------------------------------------| Remaining: 105.9ms      6%|===>-----------------------------------------------| Remaining: 106.3ms      8%|====>----------------------------------------------| Remaining: 103.7ms     10%|=====>---------------------------------------------| Remaining: 108.5ms     12%|======>--------------------------------------------| Remaining: 110.7ms     14%|=======>-------------------------------------------| Remaining: 110.8ms     16%|========>------------------------------------------| Remaining: 108.7ms     18%|=========>-----------------------------------------| Remaining: 107.9ms     20%|==========>----------------------------------------| Remaining: 105.8ms     22%|===========>---------------------------------------| Remaining: 101.6ms     24%|============>--------------------------------------| Remaining: 97.1ms     26%|=============>-------------------------------------| Remaining: 96.1ms     28%|==============>------------------------------------| Remaining: 95.1ms     30%|===============>-----------------------------------| Remaining: 91.9ms     32%|================>----------------------------------| Remaining: 88.9ms     34%|=================>---------------------------------| Remaining: 86.6ms     36%|==================>--------------------------------| Remaining: 84.4ms     38%|===================>-------------------------------| Remaining: 82.5ms     40%|====================>------------------------------| Remaining: 80.9ms     42%|=====================>-----------------------------| Remaining: 78.4ms     44%|======================>----------------------------| Remaining: 76.3ms     46%|=======================>---------------------------| Remaining: 73.0ms     48%|========================>--------------------------| Remaining: 70.2ms     50%|=========================>-------------------------| Remaining: 67.8ms     52%|==========================>------------------------| Remaining: 64.5ms     54%|===========================>-----------------------| Remaining: 62.1ms     56%|============================>----------------------| Remaining: 59.6ms     58%|=============================>---------------------| Remaining: 57.0ms     60%|==============================>--------------------| Remaining: 54.6ms     62%|===============================>-------------------| Remaining: 52.0ms     64%|================================>------------------| Remaining: 49.5ms     66%|=================================>-----------------| Remaining: 47.0ms     68%|==================================>----------------| Remaining: 44.4ms     70%|===================================>---------------| Remaining: 41.7ms     72%|====================================>--------------| Remaining: 38.8ms     74%|=====================================>-------------| Remaining: 36.0ms     76%|======================================>------------| Remaining: 33.0ms     78%|=======================================>-----------| Remaining: 30.1ms     80%|========================================>----------| Remaining: 27.2ms     82%|=========================================>---------| Remaining: 24.3ms     84%|==========================================>--------| Remaining: 21.4ms     86%|===========================================>-------| Remaining: 18.6ms     88%|============================================>------| Remaining: 15.9ms     90%|=============================================>-----| Remaining: 13.2ms     92%|==============================================>----| Remaining: 10.5ms     94%|===============================================>---| Remaining: 7.8ms     96%|================================================>--| Remaining: 5.2ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 128.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_mod_output" matches output

Simulation time:   75.7ms
Elapsed time:      128.5ms
Coverage:          57 (95.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log.v:
  Nodes:           25
  Connections:     28
  Degree:          1.12
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 89.9ms      2%|=>-------------------------------------------------| Remaining: 53.8ms      4%|==>------------------------------------------------| Remaining: 50.7ms      6%|===>-----------------------------------------------| Remaining: 55.5ms      8%|====>----------------------------------------------| Remaining: 56.4ms     10%|=====>---------------------------------------------| Remaining: 55.2ms     12%|======>--------------------------------------------| Remaining: 53.7ms     14%|=======>-------------------------------------------| Remaining: 53.7ms     16%|========>------------------------------------------| Remaining: 53.4ms     18%|=========>-----------------------------------------| Remaining: 52.8ms     20%|==========>----------------------------------------| Remaining: 51.3ms     22%|===========>---------------------------------------| Remaining: 50.3ms     24%|============>--------------------------------------| Remaining: 48.6ms     26%|=============>-------------------------------------| Remaining: 46.7ms     28%|==============>------------------------------------| Remaining: 45.7ms     30%|===============>-----------------------------------| Remaining: 43.9ms     32%|================>----------------------------------| Remaining: 42.0ms     34%|=================>---------------------------------| Remaining: 40.3ms     36%|==================>--------------------------------| Remaining: 38.8ms     38%|===================>-------------------------------| Remaining: 37.2ms     40%|====================>------------------------------| Remaining: 35.7ms     42%|=====================>-----------------------------| Remaining: 34.2ms     44%|======================>----------------------------| Remaining: 33.2ms     46%|=======================>---------------------------| Remaining: 32.5ms     48%|========================>--------------------------| Remaining: 32.0ms     50%|=========================>-------------------------| Remaining: 30.8ms     52%|==========================>------------------------| Remaining: 29.3ms     54%|===========================>-----------------------| Remaining: 27.9ms     56%|============================>----------------------| Remaining: 26.6ms     58%|=============================>---------------------| Remaining: 25.2ms     60%|==============================>--------------------| Remaining: 23.9ms     62%|===============================>-------------------| Remaining: 23.1ms     64%|================================>------------------| Remaining: 22.0ms     66%|=================================>-----------------| Remaining: 20.9ms     68%|==================================>----------------| Remaining: 20.0ms     70%|===================================>---------------| Remaining: 18.8ms     72%|====================================>--------------| Remaining: 17.8ms     74%|=====================================>-------------| Remaining: 16.7ms     76%|======================================>------------| Remaining: 15.4ms     78%|=======================================>-----------| Remaining: 14.2ms     80%|========================================>----------| Remaining: 12.9ms     82%|=========================================>---------| Remaining: 11.7ms     84%|==========================================>--------| Remaining: 10.4ms     86%|===========================================>-------| Remaining: 9.1ms     88%|============================================>------| Remaining: 7.8ms     90%|=============================================>-----| Remaining: 6.5ms     92%|==============================================>----| Remaining: 5.2ms     94%|===============================================>---| Remaining: 3.9ms     96%|================================================>--| Remaining: 2.6ms     98%|=================================================>-| Remaining: 1.3ms    100%|==================================================>| Total time: 65.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output" matches output

Simulation time:   24.9ms
Elapsed time:      65.0ms
Coverage:          10 (40.0%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log.v:
  Nodes:           25
  Connections:     28
  Degree:          1.12
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 93.6ms      2%|=>-------------------------------------------------| Remaining: 52.8ms      4%|==>------------------------------------------------| Remaining: 52.9ms      6%|===>-----------------------------------------------| Remaining: 54.8ms      8%|====>----------------------------------------------| Remaining: 52.9ms     10%|=====>---------------------------------------------| Remaining: 51.1ms     12%|======>--------------------------------------------| Remaining: 48.8ms     14%|=======>-------------------------------------------| Remaining: 47.3ms     16%|========>------------------------------------------| Remaining: 45.9ms     18%|=========>-----------------------------------------| Remaining: 44.8ms     20%|==========>----------------------------------------| Remaining: 43.6ms     22%|===========>---------------------------------------| Remaining: 42.2ms     24%|============>--------------------------------------| Remaining: 40.9ms     26%|=============>-------------------------------------| Remaining: 40.1ms     28%|==============>------------------------------------| Remaining: 38.9ms     30%|===============>-----------------------------------| Remaining: 37.8ms     32%|================>----------------------------------| Remaining: 36.8ms     34%|=================>---------------------------------| Remaining: 35.6ms     36%|==================>--------------------------------| Remaining: 34.5ms     38%|===================>-------------------------------| Remaining: 34.2ms     40%|====================>------------------------------| Remaining: 33.6ms     42%|=====================>-----------------------------| Remaining: 32.8ms     44%|======================>----------------------------| Remaining: 32.5ms     46%|=======================>---------------------------| Remaining: 32.2ms     48%|========================>--------------------------| Remaining: 31.6ms     50%|=========================>-------------------------| Remaining: 30.6ms     52%|==========================>------------------------| Remaining: 29.1ms     54%|===========================>-----------------------| Remaining: 27.7ms     56%|============================>----------------------| Remaining: 26.5ms     58%|=============================>---------------------| Remaining: 25.3ms     60%|==============================>--------------------| Remaining: 24.2ms     62%|===============================>-------------------| Remaining: 23.2ms     64%|================================>------------------| Remaining: 22.3ms     66%|=================================>-----------------| Remaining: 21.3ms     68%|==================================>----------------| Remaining: 20.1ms     70%|===================================>---------------| Remaining: 18.9ms     72%|====================================>--------------| Remaining: 17.6ms     74%|=====================================>-------------| Remaining: 16.3ms     76%|======================================>------------| Remaining: 15.1ms     78%|=======================================>-----------| Remaining: 14.0ms     80%|========================================>----------| Remaining: 12.8ms     82%|=========================================>---------| Remaining: 11.5ms     84%|==========================================>--------| Remaining: 10.2ms     86%|===========================================>-------| Remaining: 8.9ms     88%|============================================>------| Remaining: 7.7ms     90%|=============================================>-----| Remaining: 6.4ms     92%|==============================================>----| Remaining: 5.1ms     94%|===============================================>---| Remaining: 3.8ms     96%|================================================>--| Remaining: 2.5ms     98%|=================================================>-| Remaining: 1.3ms    100%|==================================================>| Total time: 63.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output" matches output

Simulation time:   24.1ms
Elapsed time:      63.4ms
Coverage:          10 (40.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      3%|=>-------------------------------------------------| Remaining: 11.2ms      4%|==>------------------------------------------------| Remaining: 8.0ms      7%|===>-----------------------------------------------| Remaining: 4.7ms      9%|====>----------------------------------------------| Remaining: 3.9ms     10%|=====>---------------------------------------------| Remaining: 3.4ms     13%|======>--------------------------------------------| Remaining: 2.5ms     15%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.1ms     19%|=========>-----------------------------------------| Remaining: 1.7ms     21%|==========>----------------------------------------| Remaining: 1.6ms     22%|===========>---------------------------------------| Remaining: 1.5ms     25%|============>--------------------------------------| Remaining: 1.3ms     27%|=============>-------------------------------------| Remaining: 1.2ms     28%|==============>------------------------------------| Remaining: 1.2ms     31%|===============>-----------------------------------| Remaining: 1.0ms     33%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 0.9ms     37%|==================>--------------------------------| Remaining: 0.8ms     39%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     49%|========================>--------------------------| Remaining: 0.6ms     51%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     57%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     63%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     81%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input".

temp.blif:
  Nodes:           27
  Connections:     30
  Degree:          1.11
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 100.0ms      2%|=>-------------------------------------------------| Remaining: 78.8ms      4%|==>------------------------------------------------| Remaining: 78.1ms      6%|===>-----------------------------------------------| Remaining: 79.4ms      8%|====>----------------------------------------------| Remaining: 77.5ms     10%|=====>---------------------------------------------| Remaining: 76.7ms     12%|======>--------------------------------------------| Remaining: 75.3ms     14%|=======>-------------------------------------------| Remaining: 74.0ms     16%|========>------------------------------------------| Remaining: 72.2ms     18%|=========>-----------------------------------------| Remaining: 67.9ms     20%|==========>----------------------------------------| Remaining: 63.7ms     22%|===========>---------------------------------------| Remaining: 60.3ms     24%|============>--------------------------------------| Remaining: 57.2ms     26%|=============>-------------------------------------| Remaining: 55.2ms     28%|==============>------------------------------------| Remaining: 52.6ms     30%|===============>-----------------------------------| Remaining: 50.4ms     32%|================>----------------------------------| Remaining: 48.4ms     34%|=================>---------------------------------| Remaining: 46.9ms     36%|==================>--------------------------------| Remaining: 44.9ms     38%|===================>-------------------------------| Remaining: 43.0ms     40%|====================>------------------------------| Remaining: 41.3ms     42%|=====================>-----------------------------| Remaining: 40.3ms     44%|======================>----------------------------| Remaining: 39.5ms     46%|=======================>---------------------------| Remaining: 38.6ms     48%|========================>--------------------------| Remaining: 37.0ms     50%|=========================>-------------------------| Remaining: 36.0ms     52%|==========================>------------------------| Remaining: 35.0ms     54%|===========================>-----------------------| Remaining: 33.8ms     56%|============================>----------------------| Remaining: 32.5ms     58%|=============================>---------------------| Remaining: 31.0ms     60%|==============================>--------------------| Remaining: 29.5ms     62%|===============================>-------------------| Remaining: 27.8ms     64%|================================>------------------| Remaining: 26.2ms     66%|=================================>-----------------| Remaining: 24.5ms     68%|==================================>----------------| Remaining: 23.0ms     70%|===================================>---------------| Remaining: 21.6ms     72%|====================================>--------------| Remaining: 20.0ms     74%|=====================================>-------------| Remaining: 18.6ms     76%|======================================>------------| Remaining: 17.2ms     78%|=======================================>-----------| Remaining: 15.8ms     80%|========================================>----------| Remaining: 14.4ms     82%|=========================================>---------| Remaining: 13.1ms     84%|==========================================>--------| Remaining: 11.7ms     86%|===========================================>-------| Remaining: 10.2ms     88%|============================================>------| Remaining: 8.7ms     90%|=============================================>-----| Remaining: 7.2ms     92%|==============================================>----| Remaining: 5.8ms     94%|===============================================>---| Remaining: 4.3ms     96%|================================================>--| Remaining: 2.9ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 70.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output" matches output

Simulation time:   28.2ms
Elapsed time:      70.9ms
Coverage:          10 (37.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.1ms      3%|=>-------------------------------------------------| Remaining: 10.8ms      4%|==>------------------------------------------------| Remaining: 7.7ms      7%|===>-----------------------------------------------| Remaining: 4.6ms      9%|====>----------------------------------------------| Remaining: 3.8ms     10%|=====>---------------------------------------------| Remaining: 3.3ms     13%|======>--------------------------------------------| Remaining: 2.6ms     15%|=======>-------------------------------------------| Remaining: 2.4ms     16%|========>------------------------------------------| Remaining: 2.1ms     19%|=========>-----------------------------------------| Remaining: 1.8ms     21%|==========>----------------------------------------| Remaining: 1.7ms     22%|===========>---------------------------------------| Remaining: 1.6ms     25%|============>--------------------------------------| Remaining: 1.4ms     27%|=============>-------------------------------------| Remaining: 1.3ms     28%|==============>------------------------------------| Remaining: 1.2ms     31%|===============>-----------------------------------| Remaining: 1.1ms     33%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 1.0ms     37%|==================>--------------------------------| Remaining: 0.9ms     39%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.8ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.7ms     46%|=======================>---------------------------| Remaining: 0.6ms     49%|========================>--------------------------| Remaining: 0.6ms     51%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     57%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     63%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     81%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_input".

temp.blif:
  Nodes:           27
  Connections:     30
  Degree:          1.11
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 108.0ms      2%|=>-------------------------------------------------| Remaining: 68.6ms      4%|==>------------------------------------------------| Remaining: 65.3ms      6%|===>-----------------------------------------------| Remaining: 63.6ms      8%|====>----------------------------------------------| Remaining: 59.7ms     10%|=====>---------------------------------------------| Remaining: 56.1ms     12%|======>--------------------------------------------| Remaining: 53.8ms     14%|=======>-------------------------------------------| Remaining: 51.7ms     16%|========>------------------------------------------| Remaining: 51.2ms     18%|=========>-----------------------------------------| Remaining: 51.0ms     20%|==========>----------------------------------------| Remaining: 51.0ms     22%|===========>---------------------------------------| Remaining: 51.5ms     24%|============>--------------------------------------| Remaining: 50.9ms     26%|=============>-------------------------------------| Remaining: 49.4ms     28%|==============>------------------------------------| Remaining: 47.5ms     30%|===============>-----------------------------------| Remaining: 45.8ms     32%|================>----------------------------------| Remaining: 44.2ms     34%|=================>---------------------------------| Remaining: 42.4ms     36%|==================>--------------------------------| Remaining: 40.9ms     38%|===================>-------------------------------| Remaining: 39.3ms     40%|====================>------------------------------| Remaining: 37.9ms     42%|=====================>-----------------------------| Remaining: 36.5ms     44%|======================>----------------------------| Remaining: 35.1ms     46%|=======================>---------------------------| Remaining: 33.7ms     48%|========================>--------------------------| Remaining: 32.6ms     50%|=========================>-------------------------| Remaining: 31.9ms     52%|==========================>------------------------| Remaining: 31.2ms     54%|===========================>-----------------------| Remaining: 29.7ms     56%|============================>----------------------| Remaining: 28.9ms     58%|=============================>---------------------| Remaining: 27.4ms     60%|==============================>--------------------| Remaining: 26.3ms     62%|===============================>-------------------| Remaining: 25.2ms     64%|================================>------------------| Remaining: 23.9ms     66%|=================================>-----------------| Remaining: 22.5ms     68%|==================================>----------------| Remaining: 21.3ms     70%|===================================>---------------| Remaining: 20.1ms     72%|====================================>--------------| Remaining: 18.8ms     74%|=====================================>-------------| Remaining: 17.6ms     76%|======================================>------------| Remaining: 16.2ms     78%|=======================================>-----------| Remaining: 14.8ms     80%|========================================>----------| Remaining: 13.3ms     82%|=========================================>---------| Remaining: 12.0ms     84%|==========================================>--------| Remaining: 10.8ms     86%|===========================================>-------| Remaining: 9.5ms     88%|============================================>------| Remaining: 8.2ms     90%|=============================================>-----| Remaining: 6.8ms     92%|==============================================>----| Remaining: 5.5ms     94%|===============================================>---| Remaining: 4.1ms     96%|================================================>--| Remaining: 2.7ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 68.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_log_output" matches output

Simulation time:   27.3ms
Elapsed time:      68.0ms
Coverage:          10 (37.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod.v:
  Nodes:           59
  Connections:     94
  Degree:          1.59
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 289.4ms      2%|=>-------------------------------------------------| Remaining: 137.4ms      4%|==>------------------------------------------------| Remaining: 126.2ms      6%|===>-----------------------------------------------| Remaining: 122.1ms      8%|====>----------------------------------------------| Remaining: 120.2ms     10%|=====>---------------------------------------------| Remaining: 119.4ms     12%|======>--------------------------------------------| Remaining: 119.9ms     14%|=======>-------------------------------------------| Remaining: 115.6ms     16%|========>------------------------------------------| Remaining: 114.7ms     18%|=========>-----------------------------------------| Remaining: 113.9ms     20%|==========>----------------------------------------| Remaining: 112.1ms     22%|===========>---------------------------------------| Remaining: 109.8ms     24%|============>--------------------------------------| Remaining: 106.1ms     26%|=============>-------------------------------------| Remaining: 100.9ms     28%|==============>------------------------------------| Remaining: 96.9ms     30%|===============>-----------------------------------| Remaining: 93.4ms     32%|================>----------------------------------| Remaining: 90.7ms     34%|=================>---------------------------------| Remaining: 87.9ms     36%|==================>--------------------------------| Remaining: 84.5ms     38%|===================>-------------------------------| Remaining: 80.7ms     40%|====================>------------------------------| Remaining: 77.4ms     42%|=====================>-----------------------------| Remaining: 74.3ms     44%|======================>----------------------------| Remaining: 71.4ms     46%|=======================>---------------------------| Remaining: 69.2ms     48%|========================>--------------------------| Remaining: 66.8ms     50%|=========================>-------------------------| Remaining: 64.3ms     52%|==========================>------------------------| Remaining: 61.7ms     54%|===========================>-----------------------| Remaining: 59.5ms     56%|============================>----------------------| Remaining: 57.2ms     58%|=============================>---------------------| Remaining: 54.5ms     60%|==============================>--------------------| Remaining: 52.2ms     62%|===============================>-------------------| Remaining: 49.9ms     64%|================================>------------------| Remaining: 47.6ms     66%|=================================>-----------------| Remaining: 45.2ms     68%|==================================>----------------| Remaining: 42.7ms     70%|===================================>---------------| Remaining: 40.0ms     72%|====================================>--------------| Remaining: 37.3ms     74%|=====================================>-------------| Remaining: 34.4ms     76%|======================================>------------| Remaining: 31.8ms     78%|=======================================>-----------| Remaining: 29.3ms     80%|========================================>----------| Remaining: 26.8ms     82%|=========================================>---------| Remaining: 24.1ms     84%|==========================================>--------| Remaining: 21.5ms     86%|===========================================>-------| Remaining: 18.9ms     88%|============================================>------| Remaining: 16.3ms     90%|=============================================>-----| Remaining: 13.6ms     92%|==============================================>----| Remaining: 10.9ms     94%|===============================================>---| Remaining: 8.2ms     96%|================================================>--| Remaining: 5.4ms     98%|=================================================>-| Remaining: 2.7ms    100%|==================================================>| Total time: 135.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output" matches output

Simulation time:   77.7ms
Elapsed time:      135.7ms
Coverage:          56 (94.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod.v:
  Nodes:           59
  Connections:     94
  Degree:          1.59
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 283.9ms      2%|=>-------------------------------------------------| Remaining: 156.2ms      4%|==>------------------------------------------------| Remaining: 147.9ms      6%|===>-----------------------------------------------| Remaining: 144.4ms      8%|====>----------------------------------------------| Remaining: 137.8ms     10%|=====>---------------------------------------------| Remaining: 133.8ms     12%|======>--------------------------------------------| Remaining: 129.8ms     14%|=======>-------------------------------------------| Remaining: 127.1ms     16%|========>------------------------------------------| Remaining: 124.6ms     18%|=========>-----------------------------------------| Remaining: 122.2ms     20%|==========>----------------------------------------| Remaining: 118.7ms     22%|===========>---------------------------------------| Remaining: 115.5ms     24%|============>--------------------------------------| Remaining: 112.1ms     26%|=============>-------------------------------------| Remaining: 108.8ms     28%|==============>------------------------------------| Remaining: 105.7ms     30%|===============>-----------------------------------| Remaining: 102.4ms     32%|================>----------------------------------| Remaining: 99.2ms     34%|=================>---------------------------------| Remaining: 96.5ms     36%|==================>--------------------------------| Remaining: 94.0ms     38%|===================>-------------------------------| Remaining: 92.3ms     40%|====================>------------------------------| Remaining: 89.4ms     42%|=====================>-----------------------------| Remaining: 86.4ms     44%|======================>----------------------------| Remaining: 83.5ms     46%|=======================>---------------------------| Remaining: 80.3ms     48%|========================>--------------------------| Remaining: 77.3ms     50%|=========================>-------------------------| Remaining: 74.6ms     52%|==========================>------------------------| Remaining: 71.9ms     54%|===========================>-----------------------| Remaining: 68.9ms     56%|============================>----------------------| Remaining: 65.9ms     58%|=============================>---------------------| Remaining: 62.8ms     60%|==============================>--------------------| Remaining: 59.9ms     62%|===============================>-------------------| Remaining: 56.9ms     64%|================================>------------------| Remaining: 53.8ms     66%|=================================>-----------------| Remaining: 50.8ms     68%|==================================>----------------| Remaining: 47.8ms     70%|===================================>---------------| Remaining: 44.9ms     72%|====================================>--------------| Remaining: 41.9ms     74%|=====================================>-------------| Remaining: 39.0ms     76%|======================================>------------| Remaining: 36.0ms     78%|=======================================>-----------| Remaining: 33.0ms     80%|========================================>----------| Remaining: 30.0ms     82%|=========================================>---------| Remaining: 27.0ms     84%|==========================================>--------| Remaining: 24.0ms     86%|===========================================>-------| Remaining: 21.0ms     88%|============================================>------| Remaining: 18.0ms     90%|=============================================>-----| Remaining: 15.0ms     92%|==============================================>----| Remaining: 12.0ms     94%|===============================================>---| Remaining: 9.0ms     96%|================================================>--| Remaining: 5.9ms     98%|=================================================>-| Remaining: 3.0ms    100%|==================================================>| Total time: 147.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output" matches output

Simulation time:   82.6ms
Elapsed time:      147.6ms
Coverage:          56 (94.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.6ms      2%|=>-------------------------------------------------| Remaining: 15.3ms      4%|==>------------------------------------------------| Remaining: 9.4ms      6%|===>-----------------------------------------------| Remaining: 6.6ms      8%|====>----------------------------------------------| Remaining: 4.7ms     10%|=====>---------------------------------------------| Remaining: 3.9ms     12%|======>--------------------------------------------| Remaining: 3.4ms     15%|=======>-------------------------------------------| Remaining: 2.9ms     16%|========>------------------------------------------| Remaining: 2.6ms     18%|=========>-----------------------------------------| Remaining: 2.3ms     20%|==========>----------------------------------------| Remaining: 2.1ms     22%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.4ms     30%|===============>-----------------------------------| Remaining: 1.3ms     32%|================>----------------------------------| Remaining: 1.2ms     35%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.1ms     38%|===================>-------------------------------| Remaining: 1.0ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.9ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.7ms     55%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.6ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.5ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.4ms     75%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input".

temp.blif:
  Nodes:           62
  Connections:     97
  Degree:          1.56
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 283.3ms      2%|=>-------------------------------------------------| Remaining: 167.8ms      4%|==>------------------------------------------------| Remaining: 160.5ms      6%|===>-----------------------------------------------| Remaining: 155.7ms      8%|====>----------------------------------------------| Remaining: 151.3ms     10%|=====>---------------------------------------------| Remaining: 147.7ms     12%|======>--------------------------------------------| Remaining: 144.3ms     14%|=======>-------------------------------------------| Remaining: 140.4ms     16%|========>------------------------------------------| Remaining: 137.8ms     18%|=========>-----------------------------------------| Remaining: 134.5ms     20%|==========>----------------------------------------| Remaining: 130.6ms     22%|===========>---------------------------------------| Remaining: 127.3ms     24%|============>--------------------------------------| Remaining: 124.0ms     26%|=============>-------------------------------------| Remaining: 120.5ms     28%|==============>------------------------------------| Remaining: 117.4ms     30%|===============>-----------------------------------| Remaining: 114.0ms     32%|================>----------------------------------| Remaining: 110.6ms     34%|=================>---------------------------------| Remaining: 107.7ms     36%|==================>--------------------------------| Remaining: 104.2ms     38%|===================>-------------------------------| Remaining: 100.2ms     40%|====================>------------------------------| Remaining: 96.5ms     42%|=====================>-----------------------------| Remaining: 93.2ms     44%|======================>----------------------------| Remaining: 89.7ms     46%|=======================>---------------------------| Remaining: 85.7ms     48%|========================>--------------------------| Remaining: 81.8ms     50%|=========================>-------------------------| Remaining: 78.2ms     52%|==========================>------------------------| Remaining: 74.9ms     54%|===========================>-----------------------| Remaining: 71.2ms     56%|============================>----------------------| Remaining: 67.9ms     58%|=============================>---------------------| Remaining: 64.5ms     60%|==============================>--------------------| Remaining: 61.2ms     62%|===============================>-------------------| Remaining: 57.8ms     64%|================================>------------------| Remaining: 54.3ms     66%|=================================>-----------------| Remaining: 50.9ms     68%|==================================>----------------| Remaining: 47.8ms     70%|===================================>---------------| Remaining: 44.8ms     72%|====================================>--------------| Remaining: 41.6ms     74%|=====================================>-------------| Remaining: 38.7ms     76%|======================================>------------| Remaining: 35.7ms     78%|=======================================>-----------| Remaining: 32.8ms     80%|========================================>----------| Remaining: 29.9ms     82%|=========================================>---------| Remaining: 26.9ms     84%|==========================================>--------| Remaining: 23.9ms     86%|===========================================>-------| Remaining: 20.9ms     88%|============================================>------| Remaining: 17.9ms     90%|=============================================>-----| Remaining: 14.9ms     92%|==============================================>----| Remaining: 11.9ms     94%|===============================================>---| Remaining: 8.9ms     96%|================================================>--| Remaining: 5.9ms     98%|=================================================>-| Remaining: 3.0ms    100%|==================================================>| Total time: 148.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output" matches output

Simulation time:   86.1ms
Elapsed time:      148.5ms
Coverage:          59 (95.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.5ms      2%|=>-------------------------------------------------| Remaining: 10.5ms      4%|==>------------------------------------------------| Remaining: 6.5ms      6%|===>-----------------------------------------------| Remaining: 4.6ms      8%|====>----------------------------------------------| Remaining: 3.3ms     10%|=====>---------------------------------------------| Remaining: 2.7ms     12%|======>--------------------------------------------| Remaining: 2.4ms     15%|=======>-------------------------------------------| Remaining: 2.0ms     16%|========>------------------------------------------| Remaining: 1.8ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     20%|==========>----------------------------------------| Remaining: 1.5ms     22%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.2ms     26%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 0.9ms     32%|================>----------------------------------| Remaining: 0.9ms     35%|=================>---------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     75%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_input".

temp.blif:
  Nodes:           62
  Connections:     97
  Degree:          1.56
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 206.6ms      2%|=>-------------------------------------------------| Remaining: 142.3ms      4%|==>------------------------------------------------| Remaining: 130.5ms      6%|===>-----------------------------------------------| Remaining: 123.7ms      8%|====>----------------------------------------------| Remaining: 113.6ms     10%|=====>---------------------------------------------| Remaining: 107.3ms     12%|======>--------------------------------------------| Remaining: 102.3ms     14%|=======>-------------------------------------------| Remaining: 98.3ms     16%|========>------------------------------------------| Remaining: 94.6ms     18%|=========>-----------------------------------------| Remaining: 92.6ms     20%|==========>----------------------------------------| Remaining: 92.5ms     22%|===========>---------------------------------------| Remaining: 91.9ms     24%|============>--------------------------------------| Remaining: 89.9ms     26%|=============>-------------------------------------| Remaining: 88.4ms     28%|==============>------------------------------------| Remaining: 87.4ms     30%|===============>-----------------------------------| Remaining: 86.4ms     32%|================>----------------------------------| Remaining: 83.6ms     34%|=================>---------------------------------| Remaining: 80.8ms     36%|==================>--------------------------------| Remaining: 79.1ms     38%|===================>-------------------------------| Remaining: 77.5ms     40%|====================>------------------------------| Remaining: 75.0ms     42%|=====================>-----------------------------| Remaining: 72.0ms     44%|======================>----------------------------| Remaining: 69.0ms     46%|=======================>---------------------------| Remaining: 66.2ms     48%|========================>--------------------------| Remaining: 63.4ms     50%|=========================>-------------------------| Remaining: 60.8ms     52%|==========================>------------------------| Remaining: 58.9ms     54%|===========================>-----------------------| Remaining: 56.9ms     56%|============================>----------------------| Remaining: 54.9ms     58%|=============================>---------------------| Remaining: 52.5ms     60%|==============================>--------------------| Remaining: 50.4ms     62%|===============================>-------------------| Remaining: 48.2ms     64%|================================>------------------| Remaining: 46.0ms     66%|=================================>-----------------| Remaining: 43.8ms     68%|==================================>----------------| Remaining: 41.5ms     70%|===================================>---------------| Remaining: 39.1ms     72%|====================================>--------------| Remaining: 36.2ms     74%|=====================================>-------------| Remaining: 33.4ms     76%|======================================>------------| Remaining: 30.7ms     78%|=======================================>-----------| Remaining: 28.0ms     80%|========================================>----------| Remaining: 25.3ms     82%|=========================================>---------| Remaining: 22.6ms     84%|==========================================>--------| Remaining: 20.1ms     86%|===========================================>-------| Remaining: 17.7ms     88%|============================================>------| Remaining: 15.1ms     90%|=============================================>-----| Remaining: 12.6ms     92%|==============================================>----| Remaining: 10.1ms     94%|===============================================>---| Remaining: 7.7ms     96%|================================================>--| Remaining: 5.1ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 129.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_mod_output" matches output

Simulation time:   76.8ms
Elapsed time:      129.2ms
Coverage:          59 (95.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log.v:
  Nodes:           29
  Connections:     40
  Degree:          1.38
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 146.1ms      2%|=>-------------------------------------------------| Remaining: 91.3ms      4%|==>------------------------------------------------| Remaining: 83.5ms      6%|===>-----------------------------------------------| Remaining: 79.1ms      8%|====>----------------------------------------------| Remaining: 74.4ms     10%|=====>---------------------------------------------| Remaining: 69.0ms     12%|======>--------------------------------------------| Remaining: 65.5ms     14%|=======>-------------------------------------------| Remaining: 65.0ms     16%|========>------------------------------------------| Remaining: 64.4ms     18%|=========>-----------------------------------------| Remaining: 63.6ms     20%|==========>----------------------------------------| Remaining: 62.9ms     22%|===========>---------------------------------------| Remaining: 61.4ms     24%|============>--------------------------------------| Remaining: 59.7ms     26%|=============>-------------------------------------| Remaining: 58.0ms     28%|==============>------------------------------------| Remaining: 56.6ms     30%|===============>-----------------------------------| Remaining: 55.3ms     32%|================>----------------------------------| Remaining: 53.8ms     34%|=================>---------------------------------| Remaining: 52.4ms     36%|==================>--------------------------------| Remaining: 50.8ms     38%|===================>-------------------------------| Remaining: 49.0ms     40%|====================>------------------------------| Remaining: 47.2ms     42%|=====================>-----------------------------| Remaining: 45.6ms     44%|======================>----------------------------| Remaining: 44.1ms     46%|=======================>---------------------------| Remaining: 42.1ms     48%|========================>--------------------------| Remaining: 40.3ms     50%|=========================>-------------------------| Remaining: 38.3ms     52%|==========================>------------------------| Remaining: 36.5ms     54%|===========================>-----------------------| Remaining: 34.8ms     56%|============================>----------------------| Remaining: 33.3ms     58%|=============================>---------------------| Remaining: 31.8ms     60%|==============================>--------------------| Remaining: 30.1ms     62%|===============================>-------------------| Remaining: 28.6ms     64%|================================>------------------| Remaining: 27.2ms     66%|=================================>-----------------| Remaining: 25.8ms     68%|==================================>----------------| Remaining: 24.2ms     70%|===================================>---------------| Remaining: 22.5ms     72%|====================================>--------------| Remaining: 20.9ms     74%|=====================================>-------------| Remaining: 19.3ms     76%|======================================>------------| Remaining: 17.7ms     78%|=======================================>-----------| Remaining: 16.1ms     80%|========================================>----------| Remaining: 14.7ms     82%|=========================================>---------| Remaining: 13.3ms     84%|==========================================>--------| Remaining: 11.8ms     86%|===========================================>-------| Remaining: 10.4ms     88%|============================================>------| Remaining: 8.9ms     90%|=============================================>-----| Remaining: 7.4ms     92%|==============================================>----| Remaining: 5.9ms     94%|===============================================>---| Remaining: 4.4ms     96%|================================================>--| Remaining: 3.0ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 74.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output" matches output

Simulation time:   31.0ms
Elapsed time:      74.7ms
Coverage:          15 (51.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log.v:
  Nodes:           29
  Connections:     40
  Degree:          1.38
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 155.9ms      2%|=>-------------------------------------------------| Remaining: 62.3ms      4%|==>------------------------------------------------| Remaining: 58.3ms      6%|===>-----------------------------------------------| Remaining: 55.6ms      8%|====>----------------------------------------------| Remaining: 54.1ms     10%|=====>---------------------------------------------| Remaining: 54.1ms     12%|======>--------------------------------------------| Remaining: 52.9ms     14%|=======>-------------------------------------------| Remaining: 51.4ms     16%|========>------------------------------------------| Remaining: 51.0ms     18%|=========>-----------------------------------------| Remaining: 51.3ms     20%|==========>----------------------------------------| Remaining: 49.8ms     22%|===========>---------------------------------------| Remaining: 48.7ms     24%|============>--------------------------------------| Remaining: 46.8ms     26%|=============>-------------------------------------| Remaining: 45.1ms     28%|==============>------------------------------------| Remaining: 43.6ms     30%|===============>-----------------------------------| Remaining: 42.1ms     32%|================>----------------------------------| Remaining: 40.6ms     34%|=================>---------------------------------| Remaining: 39.8ms     36%|==================>--------------------------------| Remaining: 38.6ms     38%|===================>-------------------------------| Remaining: 38.0ms     40%|====================>------------------------------| Remaining: 37.6ms     42%|=====================>-----------------------------| Remaining: 36.5ms     44%|======================>----------------------------| Remaining: 35.0ms     46%|=======================>---------------------------| Remaining: 33.6ms     48%|========================>--------------------------| Remaining: 32.2ms     50%|=========================>-------------------------| Remaining: 31.0ms     52%|==========================>------------------------| Remaining: 29.7ms     54%|===========================>-----------------------| Remaining: 28.4ms     56%|============================>----------------------| Remaining: 27.0ms     58%|=============================>---------------------| Remaining: 25.6ms     60%|==============================>--------------------| Remaining: 24.4ms     62%|===============================>-------------------| Remaining: 23.4ms     64%|================================>------------------| Remaining: 22.1ms     66%|=================================>-----------------| Remaining: 20.9ms     68%|==================================>----------------| Remaining: 19.6ms     70%|===================================>---------------| Remaining: 18.4ms     72%|====================================>--------------| Remaining: 17.1ms     74%|=====================================>-------------| Remaining: 15.8ms     76%|======================================>------------| Remaining: 14.6ms     78%|=======================================>-----------| Remaining: 13.3ms     80%|========================================>----------| Remaining: 12.1ms     82%|=========================================>---------| Remaining: 10.9ms     84%|==========================================>--------| Remaining: 9.7ms     86%|===========================================>-------| Remaining: 8.5ms     88%|============================================>------| Remaining: 7.3ms     90%|=============================================>-----| Remaining: 6.0ms     92%|==============================================>----| Remaining: 4.8ms     94%|===============================================>---| Remaining: 3.6ms     96%|================================================>--| Remaining: 2.4ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 60.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output" matches output

Simulation time:   26.0ms
Elapsed time:      60.5ms
Coverage:          15 (51.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      2%|=>-------------------------------------------------| Remaining: 12.5ms      4%|==>------------------------------------------------| Remaining: 6.6ms      6%|===>-----------------------------------------------| Remaining: 4.4ms      8%|====>----------------------------------------------| Remaining: 3.3ms     11%|=====>---------------------------------------------| Remaining: 2.7ms     13%|======>--------------------------------------------| Remaining: 2.2ms     15%|=======>-------------------------------------------| Remaining: 1.9ms     17%|========>------------------------------------------| Remaining: 1.6ms     19%|=========>-----------------------------------------| Remaining: 1.4ms     20%|==========>----------------------------------------| Remaining: 1.3ms     22%|===========>---------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.1ms     26%|=============>-------------------------------------| Remaining: 1.0ms     28%|==============>------------------------------------| Remaining: 0.9ms     31%|===============>-----------------------------------| Remaining: 0.8ms     33%|================>----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     37%|==================>--------------------------------| Remaining: 0.6ms     39%|===================>-------------------------------| Remaining: 0.6ms     40%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.5ms     44%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.4ms     51%|=========================>-------------------------| Remaining: 0.4ms     53%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     57%|============================>----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.3ms     60%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.2ms     66%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.0ms     95%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input".

temp.blif:
  Nodes:           31
  Connections:     42
  Degree:          1.35
  Stages:          9

  0%|>--------------------------------------------------| Remaining: 144.8ms      2%|=>-------------------------------------------------| Remaining: 74.5ms      4%|==>------------------------------------------------| Remaining: 64.1ms      6%|===>-----------------------------------------------| Remaining: 60.8ms      8%|====>----------------------------------------------| Remaining: 58.3ms     10%|=====>---------------------------------------------| Remaining: 60.0ms     12%|======>--------------------------------------------| Remaining: 61.1ms     14%|=======>-------------------------------------------| Remaining: 60.6ms     16%|========>------------------------------------------| Remaining: 61.4ms     18%|=========>-----------------------------------------| Remaining: 60.5ms     20%|==========>----------------------------------------| Remaining: 59.4ms     22%|===========>---------------------------------------| Remaining: 58.6ms     24%|============>--------------------------------------| Remaining: 56.6ms     26%|=============>-------------------------------------| Remaining: 55.7ms     28%|==============>------------------------------------| Remaining: 55.1ms     30%|===============>-----------------------------------| Remaining: 53.7ms     32%|================>----------------------------------| Remaining: 51.4ms     34%|=================>---------------------------------| Remaining: 49.4ms     36%|==================>--------------------------------| Remaining: 48.0ms     38%|===================>-------------------------------| Remaining: 46.1ms     40%|====================>------------------------------| Remaining: 44.4ms     42%|=====================>-----------------------------| Remaining: 42.7ms     44%|======================>----------------------------| Remaining: 40.9ms     46%|=======================>---------------------------| Remaining: 39.4ms     48%|========================>--------------------------| Remaining: 37.8ms     50%|=========================>-------------------------| Remaining: 36.1ms     52%|==========================>------------------------| Remaining: 34.6ms     54%|===========================>-----------------------| Remaining: 33.1ms     56%|============================>----------------------| Remaining: 31.4ms     58%|=============================>---------------------| Remaining: 29.8ms     60%|==============================>--------------------| Remaining: 28.3ms     62%|===============================>-------------------| Remaining: 26.7ms     64%|================================>------------------| Remaining: 25.1ms     66%|=================================>-----------------| Remaining: 23.7ms     68%|==================================>----------------| Remaining: 22.2ms     70%|===================================>---------------| Remaining: 20.7ms     72%|====================================>--------------| Remaining: 19.3ms     74%|=====================================>-------------| Remaining: 17.9ms     76%|======================================>------------| Remaining: 16.5ms     78%|=======================================>-----------| Remaining: 15.1ms     80%|========================================>----------| Remaining: 13.8ms     82%|=========================================>---------| Remaining: 12.5ms     84%|==========================================>--------| Remaining: 11.1ms     86%|===========================================>-------| Remaining: 9.8ms     88%|============================================>------| Remaining: 8.4ms     90%|=============================================>-----| Remaining: 7.1ms     92%|==============================================>----| Remaining: 5.7ms     94%|===============================================>---| Remaining: 4.3ms     96%|================================================>--| Remaining: 2.9ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 72.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output" matches output

Simulation time:   31.7ms
Elapsed time:      72.6ms
Coverage:          15 (48.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      2%|=>-------------------------------------------------| Remaining: 11.4ms      4%|==>------------------------------------------------| Remaining: 6.0ms      6%|===>-----------------------------------------------| Remaining: 4.0ms      8%|====>----------------------------------------------| Remaining: 3.1ms     11%|=====>---------------------------------------------| Remaining: 2.5ms     13%|======>--------------------------------------------| Remaining: 2.0ms     15%|=======>-------------------------------------------| Remaining: 1.7ms     17%|========>------------------------------------------| Remaining: 1.5ms     19%|=========>-----------------------------------------| Remaining: 1.4ms     20%|==========>----------------------------------------| Remaining: 1.3ms     22%|===========>---------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.0ms     26%|=============>-------------------------------------| Remaining: 1.0ms     28%|==============>------------------------------------| Remaining: 0.9ms     31%|===============>-----------------------------------| Remaining: 0.8ms     33%|================>----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     37%|==================>--------------------------------| Remaining: 0.6ms     39%|===================>-------------------------------| Remaining: 0.6ms     40%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.5ms     44%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.4ms     51%|=========================>-------------------------| Remaining: 0.4ms     53%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.3ms     57%|============================>----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.3ms     60%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.2ms     66%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.0ms     95%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_input".

temp.blif:
  Nodes:           31
  Connections:     42
  Degree:          1.35
  Stages:          9

  0%|>--------------------------------------------------| Remaining: 115.3ms      2%|=>-------------------------------------------------| Remaining: 63.5ms      4%|==>------------------------------------------------| Remaining: 61.6ms      6%|===>-----------------------------------------------| Remaining: 58.5ms      8%|====>----------------------------------------------| Remaining: 56.9ms     10%|=====>---------------------------------------------| Remaining: 54.9ms     12%|======>--------------------------------------------| Remaining: 53.1ms     14%|=======>-------------------------------------------| Remaining: 51.6ms     16%|========>------------------------------------------| Remaining: 50.5ms     18%|=========>-----------------------------------------| Remaining: 49.2ms     20%|==========>----------------------------------------| Remaining: 47.7ms     22%|===========>---------------------------------------| Remaining: 46.4ms     24%|============>--------------------------------------| Remaining: 45.1ms     26%|=============>-------------------------------------| Remaining: 43.8ms     28%|==============>------------------------------------| Remaining: 42.5ms     30%|===============>-----------------------------------| Remaining: 41.3ms     32%|================>----------------------------------| Remaining: 40.0ms     34%|=================>---------------------------------| Remaining: 38.7ms     36%|==================>--------------------------------| Remaining: 37.5ms     38%|===================>-------------------------------| Remaining: 36.3ms     40%|====================>------------------------------| Remaining: 35.1ms     42%|=====================>-----------------------------| Remaining: 33.9ms     44%|======================>----------------------------| Remaining: 32.7ms     46%|=======================>---------------------------| Remaining: 31.5ms     48%|========================>--------------------------| Remaining: 30.3ms     50%|=========================>-------------------------| Remaining: 29.2ms     52%|==========================>------------------------| Remaining: 28.0ms     54%|===========================>-----------------------| Remaining: 26.8ms     56%|============================>----------------------| Remaining: 25.7ms     58%|=============================>---------------------| Remaining: 24.6ms     60%|==============================>--------------------| Remaining: 23.4ms     62%|===============================>-------------------| Remaining: 22.3ms     64%|================================>------------------| Remaining: 21.1ms     66%|=================================>-----------------| Remaining: 19.9ms     68%|==================================>----------------| Remaining: 18.8ms     70%|===================================>---------------| Remaining: 17.6ms     72%|====================================>--------------| Remaining: 16.4ms     74%|=====================================>-------------| Remaining: 15.2ms     76%|======================================>------------| Remaining: 14.1ms     78%|=======================================>-----------| Remaining: 12.9ms     80%|========================================>----------| Remaining: 11.7ms     82%|=========================================>---------| Remaining: 10.5ms     84%|==========================================>--------| Remaining: 9.4ms     86%|===========================================>-------| Remaining: 8.2ms     88%|============================================>------| Remaining: 7.0ms     90%|=============================================>-----| Remaining: 5.9ms     92%|==============================================>----| Remaining: 4.7ms     94%|===============================================>---| Remaining: 3.5ms     96%|================================================>--| Remaining: 2.4ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 59.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_log_output" matches output

Simulation time:   27.5ms
Elapsed time:      59.5ms
Coverage:          15 (48.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod.v:
  Nodes:           77
  Connections:     148
  Degree:          1.92
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 279.5ms      2%|=>-------------------------------------------------| Remaining: 181.5ms      4%|==>------------------------------------------------| Remaining: 155.8ms      6%|===>-----------------------------------------------| Remaining: 150.9ms      8%|====>----------------------------------------------| Remaining: 153.5ms     10%|=====>---------------------------------------------| Remaining: 150.1ms     12%|======>--------------------------------------------| Remaining: 140.4ms     14%|=======>-------------------------------------------| Remaining: 132.5ms     16%|========>------------------------------------------| Remaining: 128.6ms     18%|=========>-----------------------------------------| Remaining: 122.8ms     20%|==========>----------------------------------------| Remaining: 117.1ms     22%|===========>---------------------------------------| Remaining: 116.1ms     24%|============>--------------------------------------| Remaining: 115.1ms     26%|=============>-------------------------------------| Remaining: 110.5ms     28%|==============>------------------------------------| Remaining: 106.0ms     30%|===============>-----------------------------------| Remaining: 101.8ms     32%|================>----------------------------------| Remaining: 98.3ms     34%|=================>---------------------------------| Remaining: 95.0ms     36%|==================>--------------------------------| Remaining: 91.5ms     38%|===================>-------------------------------| Remaining: 87.9ms     40%|====================>------------------------------| Remaining: 84.6ms     42%|=====================>-----------------------------| Remaining: 82.0ms     44%|======================>----------------------------| Remaining: 79.5ms     46%|=======================>---------------------------| Remaining: 76.4ms     48%|========================>--------------------------| Remaining: 74.1ms     50%|=========================>-------------------------| Remaining: 71.9ms     52%|==========================>------------------------| Remaining: 69.5ms     54%|===========================>-----------------------| Remaining: 67.1ms     56%|============================>----------------------| Remaining: 64.4ms     58%|=============================>---------------------| Remaining: 61.5ms     60%|==============================>--------------------| Remaining: 58.7ms     62%|===============================>-------------------| Remaining: 56.0ms     64%|================================>------------------| Remaining: 53.5ms     66%|=================================>-----------------| Remaining: 50.8ms     68%|==================================>----------------| Remaining: 47.8ms     70%|===================================>---------------| Remaining: 45.0ms     72%|====================================>--------------| Remaining: 42.2ms     74%|=====================================>-------------| Remaining: 39.3ms     76%|======================================>------------| Remaining: 36.2ms     78%|=======================================>-----------| Remaining: 33.0ms     80%|========================================>----------| Remaining: 29.9ms     82%|=========================================>---------| Remaining: 26.8ms     84%|==========================================>--------| Remaining: 23.7ms     86%|===========================================>-------| Remaining: 20.6ms     88%|============================================>------| Remaining: 17.6ms     90%|=============================================>-----| Remaining: 14.6ms     92%|==============================================>----| Remaining: 11.6ms     94%|===============================================>---| Remaining: 8.7ms     96%|================================================>--| Remaining: 5.8ms     98%|=================================================>-| Remaining: 2.9ms    100%|==================================================>| Total time: 144.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output" matches output

Simulation time:   93.3ms
Elapsed time:      144.0ms
Coverage:          74 (96.1%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 2.0ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod.v:
  Nodes:           77
  Connections:     148
  Degree:          1.92
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 411.2ms      2%|=>-------------------------------------------------| Remaining: 174.7ms      4%|==>------------------------------------------------| Remaining: 170.1ms      6%|===>-----------------------------------------------| Remaining: 171.2ms      8%|====>----------------------------------------------| Remaining: 171.3ms     10%|=====>---------------------------------------------| Remaining: 161.5ms     12%|======>--------------------------------------------| Remaining: 157.1ms     14%|=======>-------------------------------------------| Remaining: 153.1ms     16%|========>------------------------------------------| Remaining: 148.3ms     18%|=========>-----------------------------------------| Remaining: 140.5ms     20%|==========>----------------------------------------| Remaining: 133.1ms     22%|===========>---------------------------------------| Remaining: 126.5ms     24%|============>--------------------------------------| Remaining: 120.5ms     26%|=============>-------------------------------------| Remaining: 114.7ms     28%|==============>------------------------------------| Remaining: 109.6ms     30%|===============>-----------------------------------| Remaining: 104.9ms     32%|================>----------------------------------| Remaining: 100.5ms     34%|=================>---------------------------------| Remaining: 96.3ms     36%|==================>--------------------------------| Remaining: 93.7ms     38%|===================>-------------------------------| Remaining: 91.6ms     40%|====================>------------------------------| Remaining: 88.0ms     42%|=====================>-----------------------------| Remaining: 84.6ms     44%|======================>----------------------------| Remaining: 81.6ms     46%|=======================>---------------------------| Remaining: 78.9ms     48%|========================>--------------------------| Remaining: 75.5ms     50%|=========================>-------------------------| Remaining: 72.5ms     52%|==========================>------------------------| Remaining: 70.4ms     54%|===========================>-----------------------| Remaining: 67.8ms     56%|============================>----------------------| Remaining: 64.4ms     58%|=============================>---------------------| Remaining: 61.4ms     60%|==============================>--------------------| Remaining: 58.6ms     62%|===============================>-------------------| Remaining: 55.5ms     64%|================================>------------------| Remaining: 52.3ms     66%|=================================>-----------------| Remaining: 49.5ms     68%|==================================>----------------| Remaining: 46.8ms     70%|===================================>---------------| Remaining: 44.0ms     72%|====================================>--------------| Remaining: 41.2ms     74%|=====================================>-------------| Remaining: 38.2ms     76%|======================================>------------| Remaining: 35.3ms     78%|=======================================>-----------| Remaining: 32.5ms     80%|========================================>----------| Remaining: 29.6ms     82%|=========================================>---------| Remaining: 26.8ms     84%|==========================================>--------| Remaining: 23.9ms     86%|===========================================>-------| Remaining: 21.0ms     88%|============================================>------| Remaining: 18.0ms     90%|=============================================>-----| Remaining: 15.1ms     92%|==============================================>----| Remaining: 12.1ms     94%|===============================================>---| Remaining: 9.1ms     96%|================================================>--| Remaining: 6.1ms     98%|=================================================>-| Remaining: 3.1ms    100%|==================================================>| Total time: 152.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output" matches output

Simulation time:   98.3ms
Elapsed time:      152.1ms
Coverage:          74 (96.1%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.8ms      2%|=>-------------------------------------------------| Remaining: 15.1ms      4%|==>------------------------------------------------| Remaining: 8.0ms      6%|===>-----------------------------------------------| Remaining: 5.4ms      8%|====>----------------------------------------------| Remaining: 4.2ms     10%|=====>---------------------------------------------| Remaining: 3.3ms     12%|======>--------------------------------------------| Remaining: 2.8ms     14%|=======>-------------------------------------------| Remaining: 2.4ms     16%|========>------------------------------------------| Remaining: 2.1ms     18%|=========>-----------------------------------------| Remaining: 1.9ms     20%|==========>----------------------------------------| Remaining: 1.7ms     22%|===========>---------------------------------------| Remaining: 1.6ms     24%|============>--------------------------------------| Remaining: 1.5ms     26%|=============>-------------------------------------| Remaining: 1.4ms     28%|==============>------------------------------------| Remaining: 1.3ms     30%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.1ms     34%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.0ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input".

temp.blif:
  Nodes:           80
  Connections:     151
  Degree:          1.89
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 249.6ms      2%|=>-------------------------------------------------| Remaining: 143.2ms      4%|==>------------------------------------------------| Remaining: 147.8ms      6%|===>-----------------------------------------------| Remaining: 146.7ms      8%|====>----------------------------------------------| Remaining: 140.2ms     10%|=====>---------------------------------------------| Remaining: 136.4ms     12%|======>--------------------------------------------| Remaining: 135.2ms     14%|=======>-------------------------------------------| Remaining: 132.3ms     16%|========>------------------------------------------| Remaining: 128.2ms     18%|=========>-----------------------------------------| Remaining: 124.7ms     20%|==========>----------------------------------------| Remaining: 120.5ms     22%|===========>---------------------------------------| Remaining: 115.4ms     24%|============>--------------------------------------| Remaining: 110.7ms     26%|=============>-------------------------------------| Remaining: 106.5ms     28%|==============>------------------------------------| Remaining: 102.5ms     30%|===============>-----------------------------------| Remaining: 99.4ms     32%|================>----------------------------------| Remaining: 96.7ms     34%|=================>---------------------------------| Remaining: 94.0ms     36%|==================>--------------------------------| Remaining: 91.0ms     38%|===================>-------------------------------| Remaining: 88.4ms     40%|====================>------------------------------| Remaining: 86.8ms     42%|=====================>-----------------------------| Remaining: 85.1ms     44%|======================>----------------------------| Remaining: 83.1ms     46%|=======================>---------------------------| Remaining: 79.5ms     48%|========================>--------------------------| Remaining: 76.0ms     50%|=========================>-------------------------| Remaining: 72.5ms     52%|==========================>------------------------| Remaining: 69.2ms     54%|===========================>-----------------------| Remaining: 65.9ms     56%|============================>----------------------| Remaining: 62.6ms     58%|=============================>---------------------| Remaining: 59.4ms     60%|==============================>--------------------| Remaining: 56.9ms     62%|===============================>-------------------| Remaining: 54.3ms     64%|================================>------------------| Remaining: 51.3ms     66%|=================================>-----------------| Remaining: 48.4ms     68%|==================================>----------------| Remaining: 45.5ms     70%|===================================>---------------| Remaining: 42.9ms     72%|====================================>--------------| Remaining: 40.2ms     74%|=====================================>-------------| Remaining: 37.2ms     76%|======================================>------------| Remaining: 34.2ms     78%|=======================================>-----------| Remaining: 31.5ms     80%|========================================>----------| Remaining: 28.8ms     82%|=========================================>---------| Remaining: 26.1ms     84%|==========================================>--------| Remaining: 23.2ms     86%|===========================================>-------| Remaining: 20.4ms     88%|============================================>------| Remaining: 17.5ms     90%|=============================================>-----| Remaining: 14.6ms     92%|==============================================>----| Remaining: 11.7ms     94%|===============================================>---| Remaining: 8.8ms     96%|================================================>--| Remaining: 5.9ms     98%|=================================================>-| Remaining: 2.9ms    100%|==================================================>| Total time: 147.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output" matches output

Simulation time:   98.0ms
Elapsed time:      147.0ms
Coverage:          77 (96.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.8ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.9ms      2%|=>-------------------------------------------------| Remaining: 18.7ms      4%|==>------------------------------------------------| Remaining: 9.8ms      6%|===>-----------------------------------------------| Remaining: 6.6ms      8%|====>----------------------------------------------| Remaining: 5.2ms     10%|=====>---------------------------------------------| Remaining: 4.1ms     12%|======>--------------------------------------------| Remaining: 3.6ms     14%|=======>-------------------------------------------| Remaining: 3.1ms     16%|========>------------------------------------------| Remaining: 2.8ms     18%|=========>-----------------------------------------| Remaining: 2.5ms     20%|==========>----------------------------------------| Remaining: 2.3ms     22%|===========>---------------------------------------| Remaining: 2.1ms     24%|============>--------------------------------------| Remaining: 1.9ms     26%|=============>-------------------------------------| Remaining: 1.8ms     28%|==============>------------------------------------| Remaining: 1.7ms     30%|===============>-----------------------------------| Remaining: 1.6ms     32%|================>----------------------------------| Remaining: 1.4ms     34%|=================>---------------------------------| Remaining: 1.3ms     36%|==================>--------------------------------| Remaining: 1.3ms     38%|===================>-------------------------------| Remaining: 1.2ms     40%|====================>------------------------------| Remaining: 1.1ms     42%|=====================>-----------------------------| Remaining: 1.1ms     44%|======================>----------------------------| Remaining: 1.0ms     46%|=======================>---------------------------| Remaining: 0.9ms     48%|========================>--------------------------| Remaining: 0.9ms     50%|=========================>-------------------------| Remaining: 0.8ms     52%|==========================>------------------------| Remaining: 0.8ms     54%|===========================>-----------------------| Remaining: 0.7ms     56%|============================>----------------------| Remaining: 0.7ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.6ms     62%|===============================>-------------------| Remaining: 0.6ms     64%|================================>------------------| Remaining: 0.5ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_input".

temp.blif:
  Nodes:           80
  Connections:     151
  Degree:          1.89
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 303.3ms      2%|=>-------------------------------------------------| Remaining: 169.5ms      4%|==>------------------------------------------------| Remaining: 157.2ms      6%|===>-----------------------------------------------| Remaining: 153.1ms      8%|====>----------------------------------------------| Remaining: 148.0ms     10%|=====>---------------------------------------------| Remaining: 145.5ms     12%|======>--------------------------------------------| Remaining: 142.9ms     14%|=======>-------------------------------------------| Remaining: 141.0ms     16%|========>------------------------------------------| Remaining: 136.8ms     18%|=========>-----------------------------------------| Remaining: 131.2ms     20%|==========>----------------------------------------| Remaining: 126.6ms     22%|===========>---------------------------------------| Remaining: 122.0ms     24%|============>--------------------------------------| Remaining: 119.6ms     26%|=============>-------------------------------------| Remaining: 117.9ms     28%|==============>------------------------------------| Remaining: 116.0ms     30%|===============>-----------------------------------| Remaining: 113.7ms     32%|================>----------------------------------| Remaining: 110.0ms     34%|=================>---------------------------------| Remaining: 106.8ms     36%|==================>--------------------------------| Remaining: 103.3ms     38%|===================>-------------------------------| Remaining: 99.2ms     40%|====================>------------------------------| Remaining: 94.9ms     42%|=====================>-----------------------------| Remaining: 90.8ms     44%|======================>----------------------------| Remaining: 87.7ms     46%|=======================>---------------------------| Remaining: 84.7ms     48%|========================>--------------------------| Remaining: 81.5ms     50%|=========================>-------------------------| Remaining: 77.9ms     52%|==========================>------------------------| Remaining: 75.0ms     54%|===========================>-----------------------| Remaining: 71.7ms     56%|============================>----------------------| Remaining: 68.2ms     58%|=============================>---------------------| Remaining: 64.9ms     60%|==============================>--------------------| Remaining: 62.2ms     62%|===============================>-------------------| Remaining: 59.0ms     64%|================================>------------------| Remaining: 55.8ms     66%|=================================>-----------------| Remaining: 52.9ms     68%|==================================>----------------| Remaining: 49.6ms     70%|===================================>---------------| Remaining: 46.2ms     72%|====================================>--------------| Remaining: 43.1ms     74%|=====================================>-------------| Remaining: 40.0ms     76%|======================================>------------| Remaining: 37.0ms     78%|=======================================>-----------| Remaining: 33.9ms     80%|========================================>----------| Remaining: 30.7ms     82%|=========================================>---------| Remaining: 27.5ms     84%|==========================================>--------| Remaining: 24.3ms     86%|===========================================>-------| Remaining: 21.3ms     88%|============================================>------| Remaining: 18.3ms     90%|=============================================>-----| Remaining: 15.2ms     92%|==============================================>----| Remaining: 12.1ms     94%|===============================================>---| Remaining: 9.1ms     96%|================================================>--| Remaining: 6.1ms     98%|=================================================>-| Remaining: 3.1ms    100%|==================================================>| Total time: 151.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_mod_output" matches output

Simulation time:   100.5ms
Elapsed time:      151.9ms
Coverage:          77 (96.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm.v:
  Nodes:           34
  Connections:     67
  Degree:          1.97
  Stages:          9

  0%|>--------------------------------------------------| Remaining: 172.1ms      2%|=>-------------------------------------------------| Remaining: 76.4ms      4%|==>------------------------------------------------| Remaining: 66.7ms      6%|===>-----------------------------------------------| Remaining: 63.3ms      8%|====>----------------------------------------------| Remaining: 61.5ms     10%|=====>---------------------------------------------| Remaining: 60.2ms     12%|======>--------------------------------------------| Remaining: 57.9ms     14%|=======>-------------------------------------------| Remaining: 56.2ms     16%|========>------------------------------------------| Remaining: 54.7ms     18%|=========>-----------------------------------------| Remaining: 53.3ms     20%|==========>----------------------------------------| Remaining: 53.0ms     22%|===========>---------------------------------------| Remaining: 52.4ms     24%|============>--------------------------------------| Remaining: 50.9ms     26%|=============>-------------------------------------| Remaining: 49.2ms     28%|==============>------------------------------------| Remaining: 47.6ms     30%|===============>-----------------------------------| Remaining: 46.7ms     32%|================>----------------------------------| Remaining: 45.2ms     34%|=================>---------------------------------| Remaining: 43.9ms     36%|==================>--------------------------------| Remaining: 42.6ms     38%|===================>-------------------------------| Remaining: 41.1ms     40%|====================>------------------------------| Remaining: 39.6ms     42%|=====================>-----------------------------| Remaining: 38.2ms     44%|======================>----------------------------| Remaining: 36.6ms     46%|=======================>---------------------------| Remaining: 35.2ms     48%|========================>--------------------------| Remaining: 33.8ms     50%|=========================>-------------------------| Remaining: 32.5ms     52%|==========================>------------------------| Remaining: 31.1ms     54%|===========================>-----------------------| Remaining: 29.8ms     56%|============================>----------------------| Remaining: 28.4ms     58%|=============================>---------------------| Remaining: 26.9ms     60%|==============================>--------------------| Remaining: 25.6ms     62%|===============================>-------------------| Remaining: 24.3ms     64%|================================>------------------| Remaining: 23.0ms     66%|=================================>-----------------| Remaining: 21.7ms     68%|==================================>----------------| Remaining: 20.4ms     70%|===================================>---------------| Remaining: 19.1ms     72%|====================================>--------------| Remaining: 17.8ms     74%|=====================================>-------------| Remaining: 16.5ms     76%|======================================>------------| Remaining: 15.2ms     78%|=======================================>-----------| Remaining: 13.9ms     80%|========================================>----------| Remaining: 12.6ms     82%|=========================================>---------| Remaining: 11.4ms     84%|==========================================>--------| Remaining: 10.1ms     86%|===========================================>-------| Remaining: 8.8ms     88%|============================================>------| Remaining: 7.6ms     90%|=============================================>-----| Remaining: 6.3ms     92%|==============================================>----| Remaining: 5.1ms     94%|===============================================>---| Remaining: 3.8ms     96%|================================================>--| Remaining: 2.5ms     98%|=================================================>-| Remaining: 1.3ms    100%|==================================================>| Total time: 63.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output" matches output

Simulation time:   30.2ms
Elapsed time:      63.4ms
Coverage:          25 (73.5%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm.v:
  Nodes:           34
  Connections:     67
  Degree:          1.97
  Stages:          9

  0%|>--------------------------------------------------| Remaining: 159.0ms      2%|=>-------------------------------------------------| Remaining: 77.0ms      4%|==>------------------------------------------------| Remaining: 71.6ms      6%|===>-----------------------------------------------| Remaining: 78.9ms      8%|====>----------------------------------------------| Remaining: 81.6ms     10%|=====>---------------------------------------------| Remaining: 76.2ms     12%|======>--------------------------------------------| Remaining: 71.5ms     14%|=======>-------------------------------------------| Remaining: 67.8ms     16%|========>------------------------------------------| Remaining: 64.8ms     18%|=========>-----------------------------------------| Remaining: 63.0ms     20%|==========>----------------------------------------| Remaining: 63.7ms     22%|===========>---------------------------------------| Remaining: 63.4ms     24%|============>--------------------------------------| Remaining: 62.8ms     26%|=============>-------------------------------------| Remaining: 60.2ms     28%|==============>------------------------------------| Remaining: 58.3ms     30%|===============>-----------------------------------| Remaining: 56.2ms     32%|================>----------------------------------| Remaining: 53.8ms     34%|=================>---------------------------------| Remaining: 51.8ms     36%|==================>--------------------------------| Remaining: 50.5ms     38%|===================>-------------------------------| Remaining: 49.2ms     40%|====================>------------------------------| Remaining: 47.6ms     42%|=====================>-----------------------------| Remaining: 46.1ms     44%|======================>----------------------------| Remaining: 45.1ms     46%|=======================>---------------------------| Remaining: 43.8ms     48%|========================>--------------------------| Remaining: 42.2ms     50%|=========================>-------------------------| Remaining: 40.5ms     52%|==========================>------------------------| Remaining: 38.9ms     54%|===========================>-----------------------| Remaining: 37.4ms     56%|============================>----------------------| Remaining: 35.8ms     58%|=============================>---------------------| Remaining: 34.0ms     60%|==============================>--------------------| Remaining: 32.5ms     62%|===============================>-------------------| Remaining: 30.7ms     64%|================================>------------------| Remaining: 29.0ms     66%|=================================>-----------------| Remaining: 27.2ms     68%|==================================>----------------| Remaining: 25.5ms     70%|===================================>---------------| Remaining: 23.8ms     72%|====================================>--------------| Remaining: 22.2ms     74%|=====================================>-------------| Remaining: 20.6ms     76%|======================================>------------| Remaining: 18.9ms     78%|=======================================>-----------| Remaining: 17.3ms     80%|========================================>----------| Remaining: 15.7ms     82%|=========================================>---------| Remaining: 14.1ms     84%|==========================================>--------| Remaining: 12.5ms     86%|===========================================>-------| Remaining: 10.9ms     88%|============================================>------| Remaining: 9.3ms     90%|=============================================>-----| Remaining: 7.7ms     92%|==============================================>----| Remaining: 6.2ms     94%|===============================================>---| Remaining: 4.6ms     96%|================================================>--| Remaining: 3.1ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 77.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output" matches output

Simulation time:   34.4ms
Elapsed time:      77.7ms
Coverage:          25 (73.5%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      2%|=>-------------------------------------------------| Remaining: 13.0ms      4%|==>------------------------------------------------| Remaining: 6.9ms      6%|===>-----------------------------------------------| Remaining: 4.6ms      8%|====>----------------------------------------------| Remaining: 3.5ms     10%|=====>---------------------------------------------| Remaining: 2.8ms     12%|======>--------------------------------------------| Remaining: 2.3ms     14%|=======>-------------------------------------------| Remaining: 2.0ms     16%|========>------------------------------------------| Remaining: 1.8ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     20%|==========>----------------------------------------| Remaining: 1.4ms     22%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.1ms     27%|=============>-------------------------------------| Remaining: 1.1ms     29%|==============>------------------------------------| Remaining: 1.0ms     31%|===============>-----------------------------------| Remaining: 0.9ms     33%|================>----------------------------------| Remaining: 0.9ms     34%|=================>---------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input".

temp.blif:
  Nodes:           36
  Connections:     69
  Degree:          1.92
  Stages:          10

  0%|>--------------------------------------------------| Remaining: 200.8ms      2%|=>-------------------------------------------------| Remaining: 119.6ms      4%|==>------------------------------------------------| Remaining: 112.3ms      6%|===>-----------------------------------------------| Remaining: 96.0ms      8%|====>----------------------------------------------| Remaining: 93.3ms     10%|=====>---------------------------------------------| Remaining: 91.7ms     12%|======>--------------------------------------------| Remaining: 85.7ms     14%|=======>-------------------------------------------| Remaining: 82.3ms     16%|========>------------------------------------------| Remaining: 78.9ms     18%|=========>-----------------------------------------| Remaining: 77.6ms     20%|==========>----------------------------------------| Remaining: 73.9ms     22%|===========>---------------------------------------| Remaining: 70.2ms     24%|============>--------------------------------------| Remaining: 66.7ms     26%|=============>-------------------------------------| Remaining: 63.7ms     28%|==============>------------------------------------| Remaining: 60.6ms     30%|===============>-----------------------------------| Remaining: 57.9ms     32%|================>----------------------------------| Remaining: 57.0ms     34%|=================>---------------------------------| Remaining: 55.3ms     36%|==================>--------------------------------| Remaining: 54.5ms     38%|===================>-------------------------------| Remaining: 53.2ms     40%|====================>------------------------------| Remaining: 51.7ms     42%|=====================>-----------------------------| Remaining: 49.5ms     44%|======================>----------------------------| Remaining: 48.0ms     46%|=======================>---------------------------| Remaining: 45.9ms     48%|========================>--------------------------| Remaining: 43.9ms     50%|=========================>-------------------------| Remaining: 41.8ms     52%|==========================>------------------------| Remaining: 39.9ms     54%|===========================>-----------------------| Remaining: 38.0ms     56%|============================>----------------------| Remaining: 36.0ms     58%|=============================>---------------------| Remaining: 34.1ms     60%|==============================>--------------------| Remaining: 32.6ms     62%|===============================>-------------------| Remaining: 31.0ms     64%|================================>------------------| Remaining: 29.6ms     66%|=================================>-----------------| Remaining: 28.2ms     68%|==================================>----------------| Remaining: 26.7ms     70%|===================================>---------------| Remaining: 25.1ms     72%|====================================>--------------| Remaining: 23.5ms     74%|=====================================>-------------| Remaining: 21.9ms     76%|======================================>------------| Remaining: 20.3ms     78%|=======================================>-----------| Remaining: 18.5ms     80%|========================================>----------| Remaining: 16.9ms     82%|=========================================>---------| Remaining: 15.2ms     84%|==========================================>--------| Remaining: 13.4ms     86%|===========================================>-------| Remaining: 11.8ms     88%|============================================>------| Remaining: 10.1ms     90%|=============================================>-----| Remaining: 8.5ms     92%|==============================================>----| Remaining: 6.8ms     94%|===============================================>---| Remaining: 5.1ms     96%|================================================>--| Remaining: 3.4ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 85.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output" matches output

Simulation time:   40.2ms
Elapsed time:      85.2ms
Coverage:          26 (72.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      2%|=>-------------------------------------------------| Remaining: 21.5ms      4%|==>------------------------------------------------| Remaining: 11.1ms      6%|===>-----------------------------------------------| Remaining: 7.4ms      8%|====>----------------------------------------------| Remaining: 5.5ms     10%|=====>---------------------------------------------| Remaining: 4.4ms     12%|======>--------------------------------------------| Remaining: 3.6ms     14%|=======>-------------------------------------------| Remaining: 3.1ms     16%|========>------------------------------------------| Remaining: 2.7ms     18%|=========>-----------------------------------------| Remaining: 2.4ms     20%|==========>----------------------------------------| Remaining: 2.2ms     22%|===========>---------------------------------------| Remaining: 2.0ms     24%|============>--------------------------------------| Remaining: 1.8ms     27%|=============>-------------------------------------| Remaining: 1.7ms     29%|==============>------------------------------------| Remaining: 1.5ms     31%|===============>-----------------------------------| Remaining: 1.4ms     33%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.2ms     38%|===================>-------------------------------| Remaining: 1.1ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 0.9ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.7ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     59%|=============================>---------------------| Remaining: 0.6ms     61%|==============================>--------------------| Remaining: 0.5ms     63%|===============================>-------------------| Remaining: 0.5ms     65%|================================>------------------| Remaining: 0.4ms     67%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_input".

temp.blif:
  Nodes:           36
  Connections:     69
  Degree:          1.92
  Stages:          10

  0%|>--------------------------------------------------| Remaining: 147.9ms      2%|=>-------------------------------------------------| Remaining: 73.7ms      4%|==>------------------------------------------------| Remaining: 71.2ms      6%|===>-----------------------------------------------| Remaining: 69.2ms      8%|====>----------------------------------------------| Remaining: 66.5ms     10%|=====>---------------------------------------------| Remaining: 64.2ms     12%|======>--------------------------------------------| Remaining: 61.5ms     14%|=======>-------------------------------------------| Remaining: 59.6ms     16%|========>------------------------------------------| Remaining: 57.8ms     18%|=========>-----------------------------------------| Remaining: 56.2ms     20%|==========>----------------------------------------| Remaining: 54.4ms     22%|===========>---------------------------------------| Remaining: 52.7ms     24%|============>--------------------------------------| Remaining: 51.1ms     26%|=============>-------------------------------------| Remaining: 49.8ms     28%|==============>------------------------------------| Remaining: 48.4ms     30%|===============>-----------------------------------| Remaining: 47.2ms     32%|================>----------------------------------| Remaining: 45.8ms     34%|=================>---------------------------------| Remaining: 44.2ms     36%|==================>--------------------------------| Remaining: 43.0ms     38%|===================>-------------------------------| Remaining: 42.5ms     40%|====================>------------------------------| Remaining: 42.0ms     42%|=====================>-----------------------------| Remaining: 41.2ms     44%|======================>----------------------------| Remaining: 39.6ms     46%|=======================>---------------------------| Remaining: 38.4ms     48%|========================>--------------------------| Remaining: 37.6ms     50%|=========================>-------------------------| Remaining: 36.5ms     52%|==========================>------------------------| Remaining: 35.1ms     54%|===========================>-----------------------| Remaining: 33.4ms     56%|============================>----------------------| Remaining: 32.1ms     58%|=============================>---------------------| Remaining: 31.0ms     60%|==============================>--------------------| Remaining: 29.9ms     62%|===============================>-------------------| Remaining: 28.7ms     64%|================================>------------------| Remaining: 27.2ms     66%|=================================>-----------------| Remaining: 25.7ms     68%|==================================>----------------| Remaining: 24.5ms     70%|===================================>---------------| Remaining: 23.3ms     72%|====================================>--------------| Remaining: 21.9ms     74%|=====================================>-------------| Remaining: 20.3ms     76%|======================================>------------| Remaining: 18.7ms     78%|=======================================>-----------| Remaining: 17.1ms     80%|========================================>----------| Remaining: 15.5ms     82%|=========================================>---------| Remaining: 13.9ms     84%|==========================================>--------| Remaining: 12.3ms     86%|===========================================>-------| Remaining: 10.7ms     88%|============================================>------| Remaining: 9.2ms     90%|=============================================>-----| Remaining: 7.6ms     92%|==============================================>----| Remaining: 6.1ms     94%|===============================================>---| Remaining: 4.5ms     96%|================================================>--| Remaining: 3.0ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 74.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_lpm_output" matches output

Simulation time:   37.1ms
Elapsed time:      74.9ms
Coverage:          26 (72.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod.v:
  Nodes:           62
  Connections:     99
  Degree:          1.60
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 185.4ms      2%|=>-------------------------------------------------| Remaining: 105.1ms      4%|==>------------------------------------------------| Remaining: 99.1ms      6%|===>-----------------------------------------------| Remaining: 96.5ms      8%|====>----------------------------------------------| Remaining: 93.1ms     10%|=====>---------------------------------------------| Remaining: 90.8ms     12%|======>--------------------------------------------| Remaining: 88.2ms     14%|=======>-------------------------------------------| Remaining: 87.4ms     16%|========>------------------------------------------| Remaining: 89.7ms     18%|=========>-----------------------------------------| Remaining: 90.4ms     20%|==========>----------------------------------------| Remaining: 90.2ms     22%|===========>---------------------------------------| Remaining: 89.6ms     24%|============>--------------------------------------| Remaining: 88.5ms     26%|=============>-------------------------------------| Remaining: 86.6ms     28%|==============>------------------------------------| Remaining: 85.4ms     30%|===============>-----------------------------------| Remaining: 82.9ms     32%|================>----------------------------------| Remaining: 80.3ms     34%|=================>---------------------------------| Remaining: 77.4ms     36%|==================>--------------------------------| Remaining: 74.7ms     38%|===================>-------------------------------| Remaining: 71.8ms     40%|====================>------------------------------| Remaining: 69.3ms     42%|=====================>-----------------------------| Remaining: 66.6ms     44%|======================>----------------------------| Remaining: 64.0ms     46%|=======================>---------------------------| Remaining: 61.4ms     48%|========================>--------------------------| Remaining: 58.9ms     50%|=========================>-------------------------| Remaining: 56.4ms     52%|==========================>------------------------| Remaining: 53.9ms     54%|===========================>-----------------------| Remaining: 51.5ms     56%|============================>----------------------| Remaining: 49.1ms     58%|=============================>---------------------| Remaining: 46.6ms     60%|==============================>--------------------| Remaining: 44.3ms     62%|===============================>-------------------| Remaining: 41.9ms     64%|================================>------------------| Remaining: 39.5ms     66%|=================================>-----------------| Remaining: 37.2ms     68%|==================================>----------------| Remaining: 34.9ms     70%|===================================>---------------| Remaining: 32.7ms     72%|====================================>--------------| Remaining: 30.5ms     74%|=====================================>-------------| Remaining: 28.3ms     76%|======================================>------------| Remaining: 26.0ms     78%|=======================================>-----------| Remaining: 23.8ms     80%|========================================>----------| Remaining: 21.8ms     82%|=========================================>---------| Remaining: 19.7ms     84%|==========================================>--------| Remaining: 17.7ms     86%|===========================================>-------| Remaining: 15.6ms     88%|============================================>------| Remaining: 13.4ms     90%|=============================================>-----| Remaining: 11.3ms     92%|==============================================>----| Remaining: 9.1ms     94%|===============================================>---| Remaining: 6.8ms     96%|================================================>--| Remaining: 4.5ms     98%|=================================================>-| Remaining: 2.3ms    100%|==================================================>| Total time: 113.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output" matches output

Simulation time:   69.1ms
Elapsed time:      113.7ms
Coverage:          52 (83.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod.v:
  Nodes:           62
  Connections:     99
  Degree:          1.60
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 184.0ms      2%|=>-------------------------------------------------| Remaining: 108.5ms      4%|==>------------------------------------------------| Remaining: 120.5ms      6%|===>-----------------------------------------------| Remaining: 126.4ms      8%|====>----------------------------------------------| Remaining: 127.8ms     10%|=====>---------------------------------------------| Remaining: 124.3ms     12%|======>--------------------------------------------| Remaining: 124.5ms     14%|=======>-------------------------------------------| Remaining: 120.4ms     16%|========>------------------------------------------| Remaining: 114.8ms     18%|=========>-----------------------------------------| Remaining: 109.4ms     20%|==========>----------------------------------------| Remaining: 104.0ms     22%|===========>---------------------------------------| Remaining: 102.4ms     24%|============>--------------------------------------| Remaining: 100.7ms     26%|=============>-------------------------------------| Remaining: 98.1ms     28%|==============>------------------------------------| Remaining: 95.9ms     30%|===============>-----------------------------------| Remaining: 93.6ms     32%|================>----------------------------------| Remaining: 89.6ms     34%|=================>---------------------------------| Remaining: 87.1ms     36%|==================>--------------------------------| Remaining: 84.3ms     38%|===================>-------------------------------| Remaining: 80.5ms     40%|====================>------------------------------| Remaining: 76.9ms     42%|=====================>-----------------------------| Remaining: 73.7ms     44%|======================>----------------------------| Remaining: 71.0ms     46%|=======================>---------------------------| Remaining: 68.5ms     48%|========================>--------------------------| Remaining: 65.8ms     50%|=========================>-------------------------| Remaining: 63.1ms     52%|==========================>------------------------| Remaining: 60.4ms     54%|===========================>-----------------------| Remaining: 57.5ms     56%|============================>----------------------| Remaining: 54.6ms     58%|=============================>---------------------| Remaining: 51.8ms     60%|==============================>--------------------| Remaining: 49.3ms     62%|===============================>-------------------| Remaining: 46.7ms     64%|================================>------------------| Remaining: 44.1ms     66%|=================================>-----------------| Remaining: 41.5ms     68%|==================================>----------------| Remaining: 39.0ms     70%|===================================>---------------| Remaining: 36.5ms     72%|====================================>--------------| Remaining: 33.9ms     74%|=====================================>-------------| Remaining: 31.6ms     76%|======================================>------------| Remaining: 29.4ms     78%|=======================================>-----------| Remaining: 27.1ms     80%|========================================>----------| Remaining: 24.8ms     82%|=========================================>---------| Remaining: 22.5ms     84%|==========================================>--------| Remaining: 20.1ms     86%|===========================================>-------| Remaining: 17.6ms     88%|============================================>------| Remaining: 15.2ms     90%|=============================================>-----| Remaining: 12.7ms     92%|==============================================>----| Remaining: 10.2ms     94%|===============================================>---| Remaining: 7.7ms     96%|================================================>--| Remaining: 5.2ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 129.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output" matches output

Simulation time:   76.5ms
Elapsed time:      129.8ms
Coverage:          52 (83.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.5ms      3%|=>-------------------------------------------------| Remaining: 10.1ms      4%|==>------------------------------------------------| Remaining: 6.3ms      6%|===>-----------------------------------------------| Remaining: 4.4ms      8%|====>----------------------------------------------| Remaining: 3.4ms     10%|=====>---------------------------------------------| Remaining: 2.8ms     12%|======>--------------------------------------------| Remaining: 2.4ms     14%|=======>-------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.8ms     19%|=========>-----------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.4ms     22%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.2ms     26%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 1.0ms     32%|================>----------------------------------| Remaining: 0.9ms     35%|=================>---------------------------------| Remaining: 0.8ms     37%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input".

temp.blif:
  Nodes:           65
  Connections:     102
  Degree:          1.57
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 285.6ms      2%|=>-------------------------------------------------| Remaining: 163.8ms      4%|==>------------------------------------------------| Remaining: 154.6ms      6%|===>-----------------------------------------------| Remaining: 150.7ms      8%|====>----------------------------------------------| Remaining: 145.9ms     10%|=====>---------------------------------------------| Remaining: 143.1ms     12%|======>--------------------------------------------| Remaining: 140.0ms     14%|=======>-------------------------------------------| Remaining: 136.4ms     16%|========>------------------------------------------| Remaining: 133.3ms     18%|=========>-----------------------------------------| Remaining: 130.3ms     20%|==========>----------------------------------------| Remaining: 127.0ms     22%|===========>---------------------------------------| Remaining: 123.7ms     24%|============>--------------------------------------| Remaining: 120.5ms     26%|=============>-------------------------------------| Remaining: 117.3ms     28%|==============>------------------------------------| Remaining: 114.2ms     30%|===============>-----------------------------------| Remaining: 111.0ms     32%|================>----------------------------------| Remaining: 107.8ms     34%|=================>---------------------------------| Remaining: 104.6ms     36%|==================>--------------------------------| Remaining: 101.5ms     38%|===================>-------------------------------| Remaining: 98.3ms     40%|====================>------------------------------| Remaining: 95.1ms     42%|=====================>-----------------------------| Remaining: 91.9ms     44%|======================>----------------------------| Remaining: 88.7ms     46%|=======================>---------------------------| Remaining: 85.6ms     48%|========================>--------------------------| Remaining: 82.4ms     50%|=========================>-------------------------| Remaining: 79.2ms     52%|==========================>------------------------| Remaining: 76.0ms     54%|===========================>-----------------------| Remaining: 72.8ms     56%|============================>----------------------| Remaining: 69.7ms     58%|=============================>---------------------| Remaining: 66.4ms     60%|==============================>--------------------| Remaining: 63.3ms     62%|===============================>-------------------| Remaining: 60.0ms     64%|================================>------------------| Remaining: 56.7ms     66%|=================================>-----------------| Remaining: 53.4ms     68%|==================================>----------------| Remaining: 50.3ms     70%|===================================>---------------| Remaining: 47.1ms     72%|====================================>--------------| Remaining: 44.0ms     74%|=====================================>-------------| Remaining: 40.9ms     76%|======================================>------------| Remaining: 37.8ms     78%|=======================================>-----------| Remaining: 34.6ms     80%|========================================>----------| Remaining: 31.5ms     82%|=========================================>---------| Remaining: 28.4ms     84%|==========================================>--------| Remaining: 25.2ms     86%|===========================================>-------| Remaining: 22.1ms     88%|============================================>------| Remaining: 18.9ms     90%|=============================================>-----| Remaining: 15.7ms     92%|==============================================>----| Remaining: 12.6ms     94%|===============================================>---| Remaining: 9.4ms     96%|================================================>--| Remaining: 6.3ms     98%|=================================================>-| Remaining: 3.1ms    100%|==================================================>| Total time: 156.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output" matches output

Simulation time:   91.4ms
Elapsed time:      156.3ms
Coverage:          54 (83.1%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.2ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.6ms      3%|=>-------------------------------------------------| Remaining: 12.8ms      4%|==>------------------------------------------------| Remaining: 7.7ms      6%|===>-----------------------------------------------| Remaining: 5.4ms      8%|====>----------------------------------------------| Remaining: 4.1ms     10%|=====>---------------------------------------------| Remaining: 3.4ms     12%|======>--------------------------------------------| Remaining: 2.9ms     14%|=======>-------------------------------------------| Remaining: 2.6ms     16%|========>------------------------------------------| Remaining: 2.3ms     19%|=========>-----------------------------------------| Remaining: 2.0ms     21%|==========>----------------------------------------| Remaining: 1.8ms     22%|===========>---------------------------------------| Remaining: 1.6ms     24%|============>--------------------------------------| Remaining: 1.5ms     26%|=============>-------------------------------------| Remaining: 1.4ms     28%|==============>------------------------------------| Remaining: 1.3ms     30%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.1ms     35%|=================>---------------------------------| Remaining: 1.0ms     37%|==================>--------------------------------| Remaining: 1.0ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.7ms     53%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     69%|==================================>----------------| Remaining: 0.4ms     71%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.2ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_input".

temp.blif:
  Nodes:           65
  Connections:     102
  Degree:          1.57
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 286.5ms      2%|=>-------------------------------------------------| Remaining: 136.1ms      4%|==>------------------------------------------------| Remaining: 136.3ms      6%|===>-----------------------------------------------| Remaining: 132.0ms      8%|====>----------------------------------------------| Remaining: 129.9ms     10%|=====>---------------------------------------------| Remaining: 125.1ms     12%|======>--------------------------------------------| Remaining: 122.5ms     14%|=======>-------------------------------------------| Remaining: 115.6ms     16%|========>------------------------------------------| Remaining: 112.4ms     18%|=========>-----------------------------------------| Remaining: 107.9ms     20%|==========>----------------------------------------| Remaining: 105.0ms     22%|===========>---------------------------------------| Remaining: 103.1ms     24%|============>--------------------------------------| Remaining: 101.4ms     26%|=============>-------------------------------------| Remaining: 99.2ms     28%|==============>------------------------------------| Remaining: 95.2ms     30%|===============>-----------------------------------| Remaining: 91.5ms     32%|================>----------------------------------| Remaining: 89.5ms     34%|=================>---------------------------------| Remaining: 85.9ms     36%|==================>--------------------------------| Remaining: 82.6ms     38%|===================>-------------------------------| Remaining: 79.8ms     40%|====================>------------------------------| Remaining: 78.3ms     42%|=====================>-----------------------------| Remaining: 75.4ms     44%|======================>----------------------------| Remaining: 72.0ms     46%|=======================>---------------------------| Remaining: 69.0ms     48%|========================>--------------------------| Remaining: 65.8ms     50%|=========================>-------------------------| Remaining: 63.4ms     52%|==========================>------------------------| Remaining: 61.1ms     54%|===========================>-----------------------| Remaining: 58.9ms     56%|============================>----------------------| Remaining: 56.4ms     58%|=============================>---------------------| Remaining: 53.4ms     60%|==============================>--------------------| Remaining: 51.1ms     62%|===============================>-------------------| Remaining: 48.8ms     64%|================================>------------------| Remaining: 46.0ms     66%|=================================>-----------------| Remaining: 43.5ms     68%|==================================>----------------| Remaining: 41.4ms     70%|===================================>---------------| Remaining: 39.0ms     72%|====================================>--------------| Remaining: 36.5ms     74%|=====================================>-------------| Remaining: 34.1ms     76%|======================================>------------| Remaining: 31.4ms     78%|=======================================>-----------| Remaining: 28.6ms     80%|========================================>----------| Remaining: 25.9ms     82%|=========================================>---------| Remaining: 23.4ms     84%|==========================================>--------| Remaining: 20.8ms     86%|===========================================>-------| Remaining: 18.2ms     88%|============================================>------| Remaining: 15.5ms     90%|=============================================>-----| Remaining: 12.9ms     92%|==============================================>----| Remaining: 10.3ms     94%|===============================================>---| Remaining: 7.8ms     96%|================================================>--| Remaining: 5.2ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 129.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag3_mod_output" matches output

Simulation time:   78.8ms
Elapsed time:      129.9ms
Coverage:          54 (83.1%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod.v:
  Nodes:           40
  Connections:     55
  Degree:          1.38
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 238.9ms      2%|=>-------------------------------------------------| Remaining: 92.5ms      4%|==>------------------------------------------------| Remaining: 83.9ms      6%|===>-----------------------------------------------| Remaining: 79.5ms      8%|====>----------------------------------------------| Remaining: 81.4ms     10%|=====>---------------------------------------------| Remaining: 86.5ms     12%|======>--------------------------------------------| Remaining: 86.2ms     14%|=======>-------------------------------------------| Remaining: 85.0ms     16%|========>------------------------------------------| Remaining: 81.1ms     18%|=========>-----------------------------------------| Remaining: 79.1ms     20%|==========>----------------------------------------| Remaining: 77.1ms     22%|===========>---------------------------------------| Remaining: 75.0ms     24%|============>--------------------------------------| Remaining: 71.8ms     26%|=============>-------------------------------------| Remaining: 68.6ms     28%|==============>------------------------------------| Remaining: 66.2ms     30%|===============>-----------------------------------| Remaining: 64.5ms     32%|================>----------------------------------| Remaining: 62.3ms     34%|=================>---------------------------------| Remaining: 59.9ms     36%|==================>--------------------------------| Remaining: 58.2ms     38%|===================>-------------------------------| Remaining: 56.1ms     40%|====================>------------------------------| Remaining: 55.1ms     42%|=====================>-----------------------------| Remaining: 53.4ms     44%|======================>----------------------------| Remaining: 51.1ms     46%|=======================>---------------------------| Remaining: 49.0ms     48%|========================>--------------------------| Remaining: 46.8ms     50%|=========================>-------------------------| Remaining: 44.7ms     52%|==========================>------------------------| Remaining: 42.6ms     54%|===========================>-----------------------| Remaining: 40.6ms     56%|============================>----------------------| Remaining: 38.6ms     58%|=============================>---------------------| Remaining: 36.6ms     60%|==============================>--------------------| Remaining: 34.7ms     62%|===============================>-------------------| Remaining: 32.8ms     64%|================================>------------------| Remaining: 31.0ms     66%|=================================>-----------------| Remaining: 29.4ms     68%|==================================>----------------| Remaining: 28.0ms     70%|===================================>---------------| Remaining: 26.2ms     72%|====================================>--------------| Remaining: 24.4ms     74%|=====================================>-------------| Remaining: 22.5ms     76%|======================================>------------| Remaining: 20.7ms     78%|=======================================>-----------| Remaining: 18.9ms     80%|========================================>----------| Remaining: 17.1ms     82%|=========================================>---------| Remaining: 15.3ms     84%|==========================================>--------| Remaining: 13.6ms     86%|===========================================>-------| Remaining: 11.9ms     88%|============================================>------| Remaining: 10.2ms     90%|=============================================>-----| Remaining: 8.5ms     92%|==============================================>----| Remaining: 6.8ms     94%|===============================================>---| Remaining: 5.1ms     96%|================================================>--| Remaining: 3.4ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 84.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output" matches output

Simulation time:   41.0ms
Elapsed time:      84.2ms
Coverage:          37 (92.5%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod.v:
  Nodes:           40
  Connections:     55
  Degree:          1.38
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 136.1ms      2%|=>-------------------------------------------------| Remaining: 79.0ms      4%|==>------------------------------------------------| Remaining: 74.0ms      6%|===>-----------------------------------------------| Remaining: 72.3ms      8%|====>----------------------------------------------| Remaining: 70.2ms     10%|=====>---------------------------------------------| Remaining: 68.7ms     12%|======>--------------------------------------------| Remaining: 67.0ms     14%|=======>-------------------------------------------| Remaining: 65.3ms     16%|========>------------------------------------------| Remaining: 63.8ms     18%|=========>-----------------------------------------| Remaining: 62.3ms     20%|==========>----------------------------------------| Remaining: 60.9ms     22%|===========>---------------------------------------| Remaining: 59.4ms     24%|============>--------------------------------------| Remaining: 57.8ms     26%|=============>-------------------------------------| Remaining: 57.0ms     28%|==============>------------------------------------| Remaining: 56.9ms     30%|===============>-----------------------------------| Remaining: 56.1ms     32%|================>----------------------------------| Remaining: 55.1ms     34%|=================>---------------------------------| Remaining: 55.4ms     36%|==================>--------------------------------| Remaining: 54.8ms     38%|===================>-------------------------------| Remaining: 54.3ms     40%|====================>------------------------------| Remaining: 54.0ms     42%|=====================>-----------------------------| Remaining: 52.6ms     44%|======================>----------------------------| Remaining: 51.1ms     46%|=======================>---------------------------| Remaining: 49.8ms     48%|========================>--------------------------| Remaining: 48.4ms     50%|=========================>-------------------------| Remaining: 47.0ms     52%|==========================>------------------------| Remaining: 45.0ms     54%|===========================>-----------------------| Remaining: 42.8ms     56%|============================>----------------------| Remaining: 41.0ms     58%|=============================>---------------------| Remaining: 39.0ms     60%|==============================>--------------------| Remaining: 37.0ms     62%|===============================>-------------------| Remaining: 35.0ms     64%|================================>------------------| Remaining: 32.9ms     66%|=================================>-----------------| Remaining: 31.2ms     68%|==================================>----------------| Remaining: 29.6ms     70%|===================================>---------------| Remaining: 27.7ms     72%|====================================>--------------| Remaining: 25.7ms     74%|=====================================>-------------| Remaining: 23.8ms     76%|======================================>------------| Remaining: 21.8ms     78%|=======================================>-----------| Remaining: 20.0ms     80%|========================================>----------| Remaining: 18.2ms     82%|=========================================>---------| Remaining: 16.5ms     84%|==========================================>--------| Remaining: 14.7ms     86%|===========================================>-------| Remaining: 12.9ms     88%|============================================>------| Remaining: 11.1ms     90%|=============================================>-----| Remaining: 9.3ms     92%|==============================================>----| Remaining: 7.4ms     94%|===============================================>---| Remaining: 5.6ms     96%|================================================>--| Remaining: 3.7ms     98%|=================================================>-| Remaining: 1.9ms    100%|==================================================>| Total time: 94.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output" matches output

Simulation time:   44.5ms
Elapsed time:      94.1ms
Coverage:          37 (92.5%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.4ms      2%|=>-------------------------------------------------| Remaining: 14.2ms      4%|==>------------------------------------------------| Remaining: 7.3ms      7%|===>-----------------------------------------------| Remaining: 4.9ms      9%|====>----------------------------------------------| Remaining: 3.6ms     11%|=====>---------------------------------------------| Remaining: 2.9ms     12%|======>--------------------------------------------| Remaining: 2.6ms     14%|=======>-------------------------------------------| Remaining: 2.2ms     16%|========>------------------------------------------| Remaining: 1.9ms     19%|=========>-----------------------------------------| Remaining: 1.7ms     21%|==========>----------------------------------------| Remaining: 1.5ms     23%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.3ms     26%|=============>-------------------------------------| Remaining: 1.1ms     29%|==============>------------------------------------| Remaining: 1.0ms     31%|===============>-----------------------------------| Remaining: 1.0ms     33%|================>----------------------------------| Remaining: 0.9ms     34%|=================>---------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.7ms     41%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.5ms     51%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input".

temp.blif:
  Nodes:           43
  Connections:     58
  Degree:          1.35
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 150.6ms      2%|=>-------------------------------------------------| Remaining: 81.1ms      4%|==>------------------------------------------------| Remaining: 78.4ms      6%|===>-----------------------------------------------| Remaining: 75.8ms      8%|====>----------------------------------------------| Remaining: 73.4ms     10%|=====>---------------------------------------------| Remaining: 72.2ms     12%|======>--------------------------------------------| Remaining: 70.9ms     14%|=======>-------------------------------------------| Remaining: 70.1ms     16%|========>------------------------------------------| Remaining: 68.4ms     18%|=========>-----------------------------------------| Remaining: 66.4ms     20%|==========>----------------------------------------| Remaining: 64.6ms     22%|===========>---------------------------------------| Remaining: 62.7ms     24%|============>--------------------------------------| Remaining: 60.9ms     26%|=============>-------------------------------------| Remaining: 59.5ms     28%|==============>------------------------------------| Remaining: 58.2ms     30%|===============>-----------------------------------| Remaining: 56.8ms     32%|================>----------------------------------| Remaining: 55.4ms     34%|=================>---------------------------------| Remaining: 53.9ms     36%|==================>--------------------------------| Remaining: 52.4ms     38%|===================>-------------------------------| Remaining: 51.1ms     40%|====================>------------------------------| Remaining: 49.4ms     42%|=====================>-----------------------------| Remaining: 47.7ms     44%|======================>----------------------------| Remaining: 45.9ms     46%|=======================>---------------------------| Remaining: 44.2ms     48%|========================>--------------------------| Remaining: 42.5ms     50%|=========================>-------------------------| Remaining: 41.1ms     52%|==========================>------------------------| Remaining: 39.5ms     54%|===========================>-----------------------| Remaining: 37.8ms     56%|============================>----------------------| Remaining: 36.1ms     58%|=============================>---------------------| Remaining: 34.3ms     60%|==============================>--------------------| Remaining: 33.1ms     62%|===============================>-------------------| Remaining: 32.0ms     64%|================================>------------------| Remaining: 30.8ms     66%|=================================>-----------------| Remaining: 29.2ms     68%|==================================>----------------| Remaining: 27.6ms     70%|===================================>---------------| Remaining: 26.1ms     72%|====================================>--------------| Remaining: 24.4ms     74%|=====================================>-------------| Remaining: 22.8ms     76%|======================================>------------| Remaining: 21.1ms     78%|=======================================>-----------| Remaining: 19.5ms     80%|========================================>----------| Remaining: 17.9ms     82%|=========================================>---------| Remaining: 16.3ms     84%|==========================================>--------| Remaining: 14.4ms     86%|===========================================>-------| Remaining: 12.6ms     88%|============================================>------| Remaining: 10.8ms     90%|=============================================>-----| Remaining: 9.1ms     92%|==============================================>----| Remaining: 7.3ms     94%|===============================================>---| Remaining: 5.5ms     96%|================================================>--| Remaining: 3.7ms     98%|=================================================>-| Remaining: 1.8ms    100%|==================================================>| Total time: 92.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output" matches output

Simulation time:   46.1ms
Elapsed time:      92.1ms
Coverage:          40 (93.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      2%|=>-------------------------------------------------| Remaining: 13.8ms      4%|==>------------------------------------------------| Remaining: 7.1ms      7%|===>-----------------------------------------------| Remaining: 4.8ms      9%|====>----------------------------------------------| Remaining: 3.5ms     11%|=====>---------------------------------------------| Remaining: 2.9ms     12%|======>--------------------------------------------| Remaining: 2.6ms     14%|=======>-------------------------------------------| Remaining: 2.2ms     16%|========>------------------------------------------| Remaining: 1.9ms     19%|=========>-----------------------------------------| Remaining: 1.7ms     21%|==========>----------------------------------------| Remaining: 1.5ms     23%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.3ms     26%|=============>-------------------------------------| Remaining: 1.1ms     29%|==============>------------------------------------| Remaining: 1.0ms     31%|===============>-----------------------------------| Remaining: 1.0ms     33%|================>----------------------------------| Remaining: 0.9ms     34%|=================>---------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.7ms     41%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.5ms     51%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_input".

temp.blif:
  Nodes:           43
  Connections:     58
  Degree:          1.35
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 293.8ms      2%|=>-------------------------------------------------| Remaining: 138.3ms      4%|==>------------------------------------------------| Remaining: 131.7ms      6%|===>-----------------------------------------------| Remaining: 129.2ms      8%|====>----------------------------------------------| Remaining: 120.0ms     10%|=====>---------------------------------------------| Remaining: 113.2ms     12%|======>--------------------------------------------| Remaining: 109.4ms     14%|=======>-------------------------------------------| Remaining: 102.7ms     16%|========>------------------------------------------| Remaining: 96.9ms     18%|=========>-----------------------------------------| Remaining: 92.7ms     20%|==========>----------------------------------------| Remaining: 92.1ms     22%|===========>---------------------------------------| Remaining: 88.9ms     24%|============>--------------------------------------| Remaining: 85.4ms     26%|=============>-------------------------------------| Remaining: 84.2ms     28%|==============>------------------------------------| Remaining: 80.9ms     30%|===============>-----------------------------------| Remaining: 77.7ms     32%|================>----------------------------------| Remaining: 76.2ms     34%|=================>---------------------------------| Remaining: 74.9ms     36%|==================>--------------------------------| Remaining: 73.5ms     38%|===================>-------------------------------| Remaining: 71.7ms     40%|====================>------------------------------| Remaining: 69.4ms     42%|=====================>-----------------------------| Remaining: 66.0ms     44%|======================>----------------------------| Remaining: 63.0ms     46%|=======================>---------------------------| Remaining: 60.3ms     48%|========================>--------------------------| Remaining: 57.4ms     50%|=========================>-------------------------| Remaining: 54.9ms     52%|==========================>------------------------| Remaining: 52.4ms     54%|===========================>-----------------------| Remaining: 49.7ms     56%|============================>----------------------| Remaining: 47.1ms     58%|=============================>---------------------| Remaining: 44.5ms     60%|==============================>--------------------| Remaining: 42.1ms     62%|===============================>-------------------| Remaining: 39.6ms     64%|================================>------------------| Remaining: 37.2ms     66%|=================================>-----------------| Remaining: 34.9ms     68%|==================================>----------------| Remaining: 32.6ms     70%|===================================>---------------| Remaining: 30.3ms     72%|====================================>--------------| Remaining: 28.1ms     74%|=====================================>-------------| Remaining: 26.0ms     76%|======================================>------------| Remaining: 23.9ms     78%|=======================================>-----------| Remaining: 21.8ms     80%|========================================>----------| Remaining: 19.7ms     82%|=========================================>---------| Remaining: 17.6ms     84%|==========================================>--------| Remaining: 15.6ms     86%|===========================================>-------| Remaining: 13.6ms     88%|============================================>------| Remaining: 11.6ms     90%|=============================================>-----| Remaining: 9.6ms     92%|==============================================>----| Remaining: 7.7ms     94%|===============================================>---| Remaining: 5.7ms     96%|================================================>--| Remaining: 3.8ms     98%|=================================================>-| Remaining: 1.9ms    100%|==================================================>| Total time: 95.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_dag4_mod_output" matches output

Simulation time:   47.9ms
Elapsed time:      95.2ms
Coverage:          40 (93.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux.v:
  Nodes:           124
  Connections:     221
  Degree:          1.78
  Stages:          13

  0%|>--------------------------------------------------| Remaining: 461.2ms      2%|=>-------------------------------------------------| Remaining: 256.6ms      4%|==>------------------------------------------------| Remaining: 242.1ms      6%|===>-----------------------------------------------| Remaining: 233.9ms      8%|====>----------------------------------------------| Remaining: 228.3ms     10%|=====>---------------------------------------------| Remaining: 212.9ms     12%|======>--------------------------------------------| Remaining: 195.7ms     14%|=======>-------------------------------------------| Remaining: 183.0ms     16%|========>------------------------------------------| Remaining: 173.0ms     18%|=========>-----------------------------------------| Remaining: 167.1ms     20%|==========>----------------------------------------| Remaining: 162.3ms     22%|===========>---------------------------------------| Remaining: 158.5ms     24%|============>--------------------------------------| Remaining: 154.1ms     26%|=============>-------------------------------------| Remaining: 151.9ms     28%|==============>------------------------------------| Remaining: 147.5ms     30%|===============>-----------------------------------| Remaining: 143.0ms     32%|================>----------------------------------| Remaining: 139.4ms     34%|=================>---------------------------------| Remaining: 134.3ms     36%|==================>--------------------------------| Remaining: 130.8ms     38%|===================>-------------------------------| Remaining: 127.3ms     40%|====================>------------------------------| Remaining: 122.3ms     42%|=====================>-----------------------------| Remaining: 118.4ms     44%|======================>----------------------------| Remaining: 114.4ms     46%|=======================>---------------------------| Remaining: 109.4ms     48%|========================>--------------------------| Remaining: 104.4ms     50%|=========================>-------------------------| Remaining: 100.4ms     52%|==========================>------------------------| Remaining: 96.6ms     54%|===========================>-----------------------| Remaining: 92.4ms     56%|============================>----------------------| Remaining: 88.0ms     58%|=============================>---------------------| Remaining: 83.6ms     60%|==============================>--------------------| Remaining: 79.2ms     62%|===============================>-------------------| Remaining: 74.7ms     64%|================================>------------------| Remaining: 70.3ms     66%|=================================>-----------------| Remaining: 66.0ms     68%|==================================>----------------| Remaining: 61.7ms     70%|===================================>---------------| Remaining: 57.5ms     72%|====================================>--------------| Remaining: 53.7ms     74%|=====================================>-------------| Remaining: 50.0ms     76%|======================================>------------| Remaining: 46.4ms     78%|=======================================>-----------| Remaining: 42.6ms     80%|========================================>----------| Remaining: 38.6ms     82%|=========================================>---------| Remaining: 34.8ms     84%|==========================================>--------| Remaining: 31.0ms     86%|===========================================>-------| Remaining: 27.2ms     88%|============================================>------| Remaining: 23.3ms     90%|=============================================>-----| Remaining: 19.4ms     92%|==============================================>----| Remaining: 15.5ms     94%|===============================================>---| Remaining: 11.6ms     96%|================================================>--| Remaining: 7.7ms     98%|=================================================>-| Remaining: 3.9ms    100%|==================================================>| Total time: 192.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output" matches output

Simulation time:   149.3ms
Elapsed time:      192.3ms
Coverage:          121 (97.6%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux.v:
  Nodes:           124
  Connections:     221
  Degree:          1.78
  Stages:          13

  0%|>--------------------------------------------------| Remaining: 360.8ms      2%|=>-------------------------------------------------| Remaining: 176.7ms      4%|==>------------------------------------------------| Remaining: 162.0ms      6%|===>-----------------------------------------------| Remaining: 152.3ms      8%|====>----------------------------------------------| Remaining: 148.4ms     10%|=====>---------------------------------------------| Remaining: 145.8ms     12%|======>--------------------------------------------| Remaining: 146.6ms     14%|=======>-------------------------------------------| Remaining: 148.7ms     16%|========>------------------------------------------| Remaining: 151.1ms     18%|=========>-----------------------------------------| Remaining: 152.9ms     20%|==========>----------------------------------------| Remaining: 152.9ms     22%|===========>---------------------------------------| Remaining: 151.5ms     24%|============>--------------------------------------| Remaining: 146.1ms     26%|=============>-------------------------------------| Remaining: 143.9ms     28%|==============>------------------------------------| Remaining: 143.1ms     30%|===============>-----------------------------------| Remaining: 141.5ms     32%|================>----------------------------------| Remaining: 138.1ms     34%|=================>---------------------------------| Remaining: 134.9ms     36%|==================>--------------------------------| Remaining: 129.6ms     38%|===================>-------------------------------| Remaining: 126.0ms     40%|====================>------------------------------| Remaining: 122.6ms     42%|=====================>-----------------------------| Remaining: 119.1ms     44%|======================>----------------------------| Remaining: 115.5ms     46%|=======================>---------------------------| Remaining: 111.9ms     48%|========================>--------------------------| Remaining: 108.1ms     50%|=========================>-------------------------| Remaining: 104.3ms     52%|==========================>------------------------| Remaining: 100.4ms     54%|===========================>-----------------------| Remaining: 95.6ms     56%|============================>----------------------| Remaining: 91.1ms     58%|=============================>---------------------| Remaining: 86.3ms     60%|==============================>--------------------| Remaining: 81.8ms     62%|===============================>-------------------| Remaining: 77.2ms     64%|================================>------------------| Remaining: 72.7ms     66%|=================================>-----------------| Remaining: 68.4ms     68%|==================================>----------------| Remaining: 64.0ms     70%|===================================>---------------| Remaining: 59.8ms     72%|====================================>--------------| Remaining: 55.7ms     74%|=====================================>-------------| Remaining: 51.8ms     76%|======================================>------------| Remaining: 47.9ms     78%|=======================================>-----------| Remaining: 43.9ms     80%|========================================>----------| Remaining: 39.9ms     82%|=========================================>---------| Remaining: 36.1ms     84%|==========================================>--------| Remaining: 32.0ms     86%|===========================================>-------| Remaining: 27.9ms     88%|============================================>------| Remaining: 23.9ms     90%|=============================================>-----| Remaining: 19.9ms     92%|==============================================>----| Remaining: 15.8ms     94%|===============================================>---| Remaining: 11.8ms     96%|================================================>--| Remaining: 7.9ms     98%|=================================================>-| Remaining: 3.9ms    100%|==================================================>| Total time: 194.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output" matches output

Simulation time:   150.8ms
Elapsed time:      194.5ms
Coverage:          121 (97.6%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.2ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.2ms      2%|=>-------------------------------------------------| Remaining: 12.7ms      4%|==>------------------------------------------------| Remaining: 7.2ms      6%|===>-----------------------------------------------| Remaining: 4.8ms      8%|====>----------------------------------------------| Remaining: 3.8ms     10%|=====>---------------------------------------------| Remaining: 3.0ms     12%|======>--------------------------------------------| Remaining: 2.6ms     14%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.1ms     18%|=========>-----------------------------------------| Remaining: 1.8ms     20%|==========>----------------------------------------| Remaining: 1.7ms     22%|===========>---------------------------------------| Remaining: 1.6ms     24%|============>--------------------------------------| Remaining: 1.4ms     26%|=============>-------------------------------------| Remaining: 1.3ms     28%|==============>------------------------------------| Remaining: 1.3ms     30%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.1ms     34%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.0ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input".

temp.blif:
  Nodes:           125
  Connections:     222
  Degree:          1.78
  Stages:          14

  0%|>--------------------------------------------------| Remaining: 348.3ms      2%|=>-------------------------------------------------| Remaining: 182.3ms      4%|==>------------------------------------------------| Remaining: 164.8ms      6%|===>-----------------------------------------------| Remaining: 163.2ms      8%|====>----------------------------------------------| Remaining: 158.0ms     10%|=====>---------------------------------------------| Remaining: 151.5ms     12%|======>--------------------------------------------| Remaining: 146.3ms     14%|=======>-------------------------------------------| Remaining: 142.2ms     16%|========>------------------------------------------| Remaining: 138.2ms     18%|=========>-----------------------------------------| Remaining: 134.1ms     20%|==========>----------------------------------------| Remaining: 130.5ms     22%|===========>---------------------------------------| Remaining: 127.9ms     24%|============>--------------------------------------| Remaining: 126.2ms     26%|=============>-------------------------------------| Remaining: 124.1ms     28%|==============>------------------------------------| Remaining: 120.7ms     30%|===============>-----------------------------------| Remaining: 117.1ms     32%|================>----------------------------------| Remaining: 113.8ms     34%|=================>---------------------------------| Remaining: 110.2ms     36%|==================>--------------------------------| Remaining: 106.5ms     38%|===================>-------------------------------| Remaining: 102.9ms     40%|====================>------------------------------| Remaining: 99.3ms     42%|=====================>-----------------------------| Remaining: 96.3ms     44%|======================>----------------------------| Remaining: 93.0ms     46%|=======================>---------------------------| Remaining: 89.9ms     48%|========================>--------------------------| Remaining: 87.6ms     50%|=========================>-------------------------| Remaining: 85.1ms     52%|==========================>------------------------| Remaining: 82.6ms     54%|===========================>-----------------------| Remaining: 79.1ms     56%|============================>----------------------| Remaining: 75.7ms     58%|=============================>---------------------| Remaining: 72.1ms     60%|==============================>--------------------| Remaining: 68.7ms     62%|===============================>-------------------| Remaining: 65.1ms     64%|================================>------------------| Remaining: 61.6ms     66%|=================================>-----------------| Remaining: 58.2ms     68%|==================================>----------------| Remaining: 54.6ms     70%|===================================>---------------| Remaining: 51.0ms     72%|====================================>--------------| Remaining: 47.5ms     74%|=====================================>-------------| Remaining: 44.1ms     76%|======================================>------------| Remaining: 40.7ms     78%|=======================================>-----------| Remaining: 37.5ms     80%|========================================>----------| Remaining: 34.3ms     82%|=========================================>---------| Remaining: 31.1ms     84%|==========================================>--------| Remaining: 27.8ms     86%|===========================================>-------| Remaining: 24.3ms     88%|============================================>------| Remaining: 20.8ms     90%|=============================================>-----| Remaining: 17.3ms     92%|==============================================>----| Remaining: 13.8ms     94%|===============================================>---| Remaining: 10.4ms     96%|================================================>--| Remaining: 7.0ms     98%|=================================================>-| Remaining: 3.5ms    100%|==================================================>| Total time: 174.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output" matches output

Simulation time:   139.3ms
Elapsed time:      174.1ms
Coverage:          122 (97.6%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.2ms      2%|=>-------------------------------------------------| Remaining: 15.1ms      4%|==>------------------------------------------------| Remaining: 8.5ms      6%|===>-----------------------------------------------| Remaining: 5.7ms      8%|====>----------------------------------------------| Remaining: 4.5ms     10%|=====>---------------------------------------------| Remaining: 3.6ms     12%|======>--------------------------------------------| Remaining: 3.1ms     14%|=======>-------------------------------------------| Remaining: 2.7ms     16%|========>------------------------------------------| Remaining: 2.4ms     18%|=========>-----------------------------------------| Remaining: 2.2ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.5ms     30%|===============>-----------------------------------| Remaining: 1.4ms     32%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.2ms     38%|===================>-------------------------------| Remaining: 1.1ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 1.0ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.9ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.8ms     52%|==========================>------------------------| Remaining: 0.8ms     54%|===========================>-----------------------| Remaining: 0.7ms     56%|============================>----------------------| Remaining: 0.7ms     58%|=============================>---------------------| Remaining: 0.6ms     60%|==============================>--------------------| Remaining: 0.6ms     62%|===============================>-------------------| Remaining: 0.6ms     64%|================================>------------------| Remaining: 0.5ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_input".

temp.blif:
  Nodes:           125
  Connections:     222
  Degree:          1.78
  Stages:          14

  0%|>--------------------------------------------------| Remaining: 334.0ms      2%|=>-------------------------------------------------| Remaining: 175.6ms      4%|==>------------------------------------------------| Remaining: 164.0ms      6%|===>-----------------------------------------------| Remaining: 157.9ms      8%|====>----------------------------------------------| Remaining: 153.2ms     10%|=====>---------------------------------------------| Remaining: 148.1ms     12%|======>--------------------------------------------| Remaining: 143.5ms     14%|=======>-------------------------------------------| Remaining: 139.4ms     16%|========>------------------------------------------| Remaining: 135.3ms     18%|=========>-----------------------------------------| Remaining: 131.7ms     20%|==========>----------------------------------------| Remaining: 128.3ms     22%|===========>---------------------------------------| Remaining: 125.1ms     24%|============>--------------------------------------| Remaining: 122.1ms     26%|=============>-------------------------------------| Remaining: 119.2ms     28%|==============>------------------------------------| Remaining: 115.9ms     30%|===============>-----------------------------------| Remaining: 112.6ms     32%|================>----------------------------------| Remaining: 109.4ms     34%|=================>---------------------------------| Remaining: 106.2ms     36%|==================>--------------------------------| Remaining: 103.0ms     38%|===================>-------------------------------| Remaining: 99.9ms     40%|====================>------------------------------| Remaining: 97.6ms     42%|=====================>-----------------------------| Remaining: 94.9ms     44%|======================>----------------------------| Remaining: 91.7ms     46%|=======================>---------------------------| Remaining: 90.0ms     48%|========================>--------------------------| Remaining: 86.8ms     50%|=========================>-------------------------| Remaining: 84.6ms     52%|==========================>------------------------| Remaining: 82.7ms     54%|===========================>-----------------------| Remaining: 80.2ms     56%|============================>----------------------| Remaining: 76.9ms     58%|=============================>---------------------| Remaining: 73.5ms     60%|==============================>--------------------| Remaining: 69.9ms     62%|===============================>-------------------| Remaining: 66.2ms     64%|================================>------------------| Remaining: 62.5ms     66%|=================================>-----------------| Remaining: 58.8ms     68%|==================================>----------------| Remaining: 55.2ms     70%|===================================>---------------| Remaining: 51.6ms     72%|====================================>--------------| Remaining: 48.1ms     74%|=====================================>-------------| Remaining: 44.5ms     76%|======================================>------------| Remaining: 41.0ms     78%|=======================================>-----------| Remaining: 37.5ms     80%|========================================>----------| Remaining: 34.1ms     82%|=========================================>---------| Remaining: 30.7ms     84%|==========================================>--------| Remaining: 27.3ms     86%|===========================================>-------| Remaining: 23.8ms     88%|============================================>------| Remaining: 20.4ms     90%|=============================================>-----| Remaining: 17.0ms     92%|==============================================>----| Remaining: 13.6ms     94%|===============================================>---| Remaining: 10.2ms     96%|================================================>--| Remaining: 6.8ms     98%|=================================================>-| Remaining: 3.4ms    100%|==================================================>| Total time: 168.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_16_1_mux_output" matches output

Simulation time:   135.1ms
Elapsed time:      168.9ms
Coverage:          122 (97.6%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux.v:
  Nodes:           9
  Connections:     6
  Degree:          0.67
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 56.7ms      2%|=>-------------------------------------------------| Remaining: 30.9ms      4%|==>------------------------------------------------| Remaining: 30.0ms      6%|===>-----------------------------------------------| Remaining: 29.6ms      8%|====>----------------------------------------------| Remaining: 28.4ms     10%|=====>---------------------------------------------| Remaining: 27.9ms     12%|======>--------------------------------------------| Remaining: 27.1ms     14%|=======>-------------------------------------------| Remaining: 26.6ms     16%|========>------------------------------------------| Remaining: 25.8ms     18%|=========>-----------------------------------------| Remaining: 25.5ms     20%|==========>----------------------------------------| Remaining: 24.7ms     22%|===========>---------------------------------------| Remaining: 24.0ms     24%|============>--------------------------------------| Remaining: 23.3ms     26%|=============>-------------------------------------| Remaining: 22.7ms     28%|==============>------------------------------------| Remaining: 22.0ms     30%|===============>-----------------------------------| Remaining: 21.5ms     32%|================>----------------------------------| Remaining: 20.9ms     34%|=================>---------------------------------| Remaining: 20.2ms     36%|==================>--------------------------------| Remaining: 19.6ms     38%|===================>-------------------------------| Remaining: 19.0ms     40%|====================>------------------------------| Remaining: 18.4ms     42%|=====================>-----------------------------| Remaining: 17.8ms     44%|======================>----------------------------| Remaining: 17.3ms     46%|=======================>---------------------------| Remaining: 16.6ms     48%|========================>--------------------------| Remaining: 16.0ms     50%|=========================>-------------------------| Remaining: 15.4ms     52%|==========================>------------------------| Remaining: 14.7ms     54%|===========================>-----------------------| Remaining: 14.1ms     56%|============================>----------------------| Remaining: 13.5ms     58%|=============================>---------------------| Remaining: 12.9ms     60%|==============================>--------------------| Remaining: 12.3ms     62%|===============================>-------------------| Remaining: 11.7ms     64%|================================>------------------| Remaining: 11.1ms     66%|=================================>-----------------| Remaining: 10.4ms     68%|==================================>----------------| Remaining: 9.8ms     70%|===================================>---------------| Remaining: 9.2ms     72%|====================================>--------------| Remaining: 8.6ms     74%|=====================================>-------------| Remaining: 8.0ms     76%|======================================>------------| Remaining: 7.4ms     78%|=======================================>-----------| Remaining: 6.8ms     80%|========================================>----------| Remaining: 6.1ms     82%|=========================================>---------| Remaining: 5.5ms     84%|==========================================>--------| Remaining: 4.9ms     86%|===========================================>-------| Remaining: 4.3ms     88%|============================================>------| Remaining: 3.7ms     90%|=============================================>-----| Remaining: 3.1ms     92%|==============================================>----| Remaining: 2.5ms     94%|===============================================>---| Remaining: 1.8ms     96%|================================================>--| Remaining: 1.2ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 30.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output" matches output

Simulation time:   6.9ms
Elapsed time:      30.8ms
Coverage:          6 (66.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux.v:
  Nodes:           9
  Connections:     6
  Degree:          0.67
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 64.3ms      2%|=>-------------------------------------------------| Remaining: 32.2ms      4%|==>------------------------------------------------| Remaining: 29.9ms      6%|===>-----------------------------------------------| Remaining: 29.0ms      8%|====>----------------------------------------------| Remaining: 28.2ms     10%|=====>---------------------------------------------| Remaining: 27.4ms     12%|======>--------------------------------------------| Remaining: 26.8ms     14%|=======>-------------------------------------------| Remaining: 26.4ms     16%|========>------------------------------------------| Remaining: 25.7ms     18%|=========>-----------------------------------------| Remaining: 25.3ms     20%|==========>----------------------------------------| Remaining: 24.9ms     22%|===========>---------------------------------------| Remaining: 24.8ms     24%|============>--------------------------------------| Remaining: 25.0ms     26%|=============>-------------------------------------| Remaining: 24.4ms     28%|==============>------------------------------------| Remaining: 23.6ms     30%|===============>-----------------------------------| Remaining: 22.8ms     32%|================>----------------------------------| Remaining: 22.0ms     34%|=================>---------------------------------| Remaining: 21.6ms     36%|==================>--------------------------------| Remaining: 20.8ms     38%|===================>-------------------------------| Remaining: 20.1ms     40%|====================>------------------------------| Remaining: 19.4ms     42%|=====================>-----------------------------| Remaining: 18.7ms     44%|======================>----------------------------| Remaining: 18.1ms     46%|=======================>---------------------------| Remaining: 17.4ms     48%|========================>--------------------------| Remaining: 16.8ms     50%|=========================>-------------------------| Remaining: 16.2ms     52%|==========================>------------------------| Remaining: 15.5ms     54%|===========================>-----------------------| Remaining: 14.8ms     56%|============================>----------------------| Remaining: 14.1ms     58%|=============================>---------------------| Remaining: 13.4ms     60%|==============================>--------------------| Remaining: 12.8ms     62%|===============================>-------------------| Remaining: 12.2ms     64%|================================>------------------| Remaining: 11.5ms     66%|=================================>-----------------| Remaining: 10.8ms     68%|==================================>----------------| Remaining: 10.2ms     70%|===================================>---------------| Remaining: 9.6ms     72%|====================================>--------------| Remaining: 8.9ms     74%|=====================================>-------------| Remaining: 8.3ms     76%|======================================>------------| Remaining: 7.6ms     78%|=======================================>-----------| Remaining: 7.0ms     80%|========================================>----------| Remaining: 6.3ms     82%|=========================================>---------| Remaining: 5.7ms     84%|==========================================>--------| Remaining: 5.1ms     86%|===========================================>-------| Remaining: 4.4ms     88%|============================================>------| Remaining: 3.8ms     90%|=============================================>-----| Remaining: 3.2ms     92%|==============================================>----| Remaining: 2.5ms     94%|===============================================>---| Remaining: 1.9ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 31.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output" matches output

Simulation time:   7.1ms
Elapsed time:      31.4ms
Coverage:          6 (66.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  5%|==>------------------------------------------------| Remaining: 0.0ms     11%|=====>---------------------------------------------| Remaining: 2.4ms     16%|=======>-------------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.1ms     26%|=============>-------------------------------------| Remaining: 0.9ms     32%|===============>-----------------------------------| Remaining: 0.7ms     37%|==================>--------------------------------| Remaining: 0.5ms     42%|=====================>-----------------------------| Remaining: 0.4ms     47%|=======================>---------------------------| Remaining: 0.4ms     53%|==========================>------------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.2ms     63%|===============================>-------------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     74%|====================================>--------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input".

temp.blif:
  Nodes:           10
  Connections:     7
  Degree:          0.70
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 60.1ms      2%|=>-------------------------------------------------| Remaining: 33.4ms      4%|==>------------------------------------------------| Remaining: 31.6ms      6%|===>-----------------------------------------------| Remaining: 36.5ms      8%|====>----------------------------------------------| Remaining: 36.5ms     10%|=====>---------------------------------------------| Remaining: 34.7ms     12%|======>--------------------------------------------| Remaining: 33.0ms     14%|=======>-------------------------------------------| Remaining: 31.9ms     16%|========>------------------------------------------| Remaining: 30.4ms     18%|=========>-----------------------------------------| Remaining: 29.4ms     20%|==========>----------------------------------------| Remaining: 28.3ms     22%|===========>---------------------------------------| Remaining: 27.5ms     24%|============>--------------------------------------| Remaining: 26.5ms     26%|=============>-------------------------------------| Remaining: 25.6ms     28%|==============>------------------------------------| Remaining: 24.8ms     30%|===============>-----------------------------------| Remaining: 24.0ms     32%|================>----------------------------------| Remaining: 23.1ms     34%|=================>---------------------------------| Remaining: 22.3ms     36%|==================>--------------------------------| Remaining: 21.6ms     38%|===================>-------------------------------| Remaining: 20.9ms     40%|====================>------------------------------| Remaining: 20.1ms     42%|=====================>-----------------------------| Remaining: 19.4ms     44%|======================>----------------------------| Remaining: 18.7ms     46%|=======================>---------------------------| Remaining: 18.0ms     48%|========================>--------------------------| Remaining: 17.4ms     50%|=========================>-------------------------| Remaining: 16.7ms     52%|==========================>------------------------| Remaining: 15.9ms     54%|===========================>-----------------------| Remaining: 15.2ms     56%|============================>----------------------| Remaining: 14.6ms     58%|=============================>---------------------| Remaining: 13.8ms     60%|==============================>--------------------| Remaining: 13.2ms     62%|===============================>-------------------| Remaining: 12.5ms     64%|================================>------------------| Remaining: 11.9ms     66%|=================================>-----------------| Remaining: 11.2ms     68%|==================================>----------------| Remaining: 10.6ms     70%|===================================>---------------| Remaining: 10.2ms     72%|====================================>--------------| Remaining: 9.6ms     74%|=====================================>-------------| Remaining: 9.0ms     76%|======================================>------------| Remaining: 8.3ms     78%|=======================================>-----------| Remaining: 7.6ms     80%|========================================>----------| Remaining: 6.9ms     82%|=========================================>---------| Remaining: 6.2ms     84%|==========================================>--------| Remaining: 5.5ms     86%|===========================================>-------| Remaining: 4.8ms     88%|============================================>------| Remaining: 4.2ms     90%|=============================================>-----| Remaining: 3.6ms     92%|==============================================>----| Remaining: 2.9ms     94%|===============================================>---| Remaining: 2.2ms     96%|================================================>--| Remaining: 1.4ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 35.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output" matches output

Simulation time:   8.7ms
Elapsed time:      35.8ms
Coverage:          7 (70.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  5%|==>------------------------------------------------| Remaining: 0.1ms     11%|=====>---------------------------------------------| Remaining: 3.2ms     16%|=======>-------------------------------------------| Remaining: 2.1ms     21%|==========>----------------------------------------| Remaining: 1.5ms     26%|=============>-------------------------------------| Remaining: 1.1ms     32%|===============>-----------------------------------| Remaining: 0.9ms     37%|==================>--------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.6ms     47%|=======================>---------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.4ms     58%|============================>----------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.2ms     74%|====================================>--------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_input".

temp.blif:
  Nodes:           10
  Connections:     7
  Degree:          0.70
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 104.3ms      2%|=>-------------------------------------------------| Remaining: 41.4ms      4%|==>------------------------------------------------| Remaining: 36.7ms      6%|===>-----------------------------------------------| Remaining: 33.7ms      8%|====>----------------------------------------------| Remaining: 31.7ms     10%|=====>---------------------------------------------| Remaining: 30.2ms     12%|======>--------------------------------------------| Remaining: 28.9ms     14%|=======>-------------------------------------------| Remaining: 28.4ms     16%|========>------------------------------------------| Remaining: 27.3ms     18%|=========>-----------------------------------------| Remaining: 26.9ms     20%|==========>----------------------------------------| Remaining: 26.0ms     22%|===========>---------------------------------------| Remaining: 25.3ms     24%|============>--------------------------------------| Remaining: 24.6ms     26%|=============>-------------------------------------| Remaining: 24.0ms     28%|==============>------------------------------------| Remaining: 23.5ms     30%|===============>-----------------------------------| Remaining: 22.7ms     32%|================>----------------------------------| Remaining: 22.0ms     34%|=================>---------------------------------| Remaining: 21.3ms     36%|==================>--------------------------------| Remaining: 20.6ms     38%|===================>-------------------------------| Remaining: 20.0ms     40%|====================>------------------------------| Remaining: 19.3ms     42%|=====================>-----------------------------| Remaining: 18.7ms     44%|======================>----------------------------| Remaining: 18.0ms     46%|=======================>---------------------------| Remaining: 17.3ms     48%|========================>--------------------------| Remaining: 16.6ms     50%|=========================>-------------------------| Remaining: 15.9ms     52%|==========================>------------------------| Remaining: 15.3ms     54%|===========================>-----------------------| Remaining: 14.7ms     56%|============================>----------------------| Remaining: 14.0ms     58%|=============================>---------------------| Remaining: 13.4ms     60%|==============================>--------------------| Remaining: 12.7ms     62%|===============================>-------------------| Remaining: 12.1ms     64%|================================>------------------| Remaining: 11.5ms     66%|=================================>-----------------| Remaining: 10.8ms     68%|==================================>----------------| Remaining: 10.2ms     70%|===================================>---------------| Remaining: 9.5ms     72%|====================================>--------------| Remaining: 8.9ms     74%|=====================================>-------------| Remaining: 8.2ms     76%|======================================>------------| Remaining: 7.6ms     78%|=======================================>-----------| Remaining: 7.0ms     80%|========================================>----------| Remaining: 6.4ms     82%|=========================================>---------| Remaining: 5.9ms     84%|==========================================>--------| Remaining: 5.2ms     86%|===========================================>-------| Remaining: 4.6ms     88%|============================================>------| Remaining: 3.9ms     90%|=============================================>-----| Remaining: 3.3ms     92%|==============================================>----| Remaining: 2.6ms     94%|===============================================>---| Remaining: 2.0ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 32.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_1_mux_output" matches output

Simulation time:   8.1ms
Elapsed time:      32.5ms
Coverage:          7 (70.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder.v:
  Nodes:           31
  Connections:     84
  Degree:          2.71
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 189.7ms      2%|=>-------------------------------------------------| Remaining: 83.1ms      4%|==>------------------------------------------------| Remaining: 82.2ms      6%|===>-----------------------------------------------| Remaining: 80.8ms      8%|====>----------------------------------------------| Remaining: 71.1ms     10%|=====>---------------------------------------------| Remaining: 69.9ms     12%|======>--------------------------------------------| Remaining: 69.5ms     14%|=======>-------------------------------------------| Remaining: 67.6ms     16%|========>------------------------------------------| Remaining: 66.3ms     18%|=========>-----------------------------------------| Remaining: 64.3ms     20%|==========>----------------------------------------| Remaining: 61.1ms     22%|===========>---------------------------------------| Remaining: 57.6ms     24%|============>--------------------------------------| Remaining: 54.8ms     26%|=============>-------------------------------------| Remaining: 53.7ms     28%|==============>------------------------------------| Remaining: 52.9ms     30%|===============>-----------------------------------| Remaining: 52.2ms     32%|================>----------------------------------| Remaining: 49.7ms     34%|=================>---------------------------------| Remaining: 48.3ms     36%|==================>--------------------------------| Remaining: 46.6ms     38%|===================>-------------------------------| Remaining: 44.8ms     40%|====================>------------------------------| Remaining: 43.4ms     42%|=====================>-----------------------------| Remaining: 42.2ms     44%|======================>----------------------------| Remaining: 40.2ms     46%|=======================>---------------------------| Remaining: 38.2ms     48%|========================>--------------------------| Remaining: 36.3ms     50%|=========================>-------------------------| Remaining: 34.6ms     52%|==========================>------------------------| Remaining: 32.8ms     54%|===========================>-----------------------| Remaining: 31.1ms     56%|============================>----------------------| Remaining: 29.9ms     58%|=============================>---------------------| Remaining: 28.4ms     60%|==============================>--------------------| Remaining: 26.9ms     62%|===============================>-------------------| Remaining: 25.3ms     64%|================================>------------------| Remaining: 24.2ms     66%|=================================>-----------------| Remaining: 23.1ms     68%|==================================>----------------| Remaining: 21.9ms     70%|===================================>---------------| Remaining: 20.7ms     72%|====================================>--------------| Remaining: 19.4ms     74%|=====================================>-------------| Remaining: 17.9ms     76%|======================================>------------| Remaining: 16.4ms     78%|=======================================>-----------| Remaining: 15.0ms     80%|========================================>----------| Remaining: 13.6ms     82%|=========================================>---------| Remaining: 12.3ms     84%|==========================================>--------| Remaining: 11.0ms     86%|===========================================>-------| Remaining: 9.7ms     88%|============================================>------| Remaining: 8.3ms     90%|=============================================>-----| Remaining: 7.0ms     92%|==============================================>----| Remaining: 5.5ms     94%|===============================================>---| Remaining: 4.2ms     96%|================================================>--| Remaining: 2.8ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 70.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output" matches output

Simulation time:   36.6ms
Elapsed time:      70.7ms
Coverage:          28 (90.3%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder.v:
  Nodes:           31
  Connections:     84
  Degree:          2.71
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 114.9ms      2%|=>-------------------------------------------------| Remaining: 55.2ms      4%|==>------------------------------------------------| Remaining: 57.3ms      6%|===>-----------------------------------------------| Remaining: 55.3ms      8%|====>----------------------------------------------| Remaining: 52.7ms     10%|=====>---------------------------------------------| Remaining: 50.1ms     12%|======>--------------------------------------------| Remaining: 50.0ms     14%|=======>-------------------------------------------| Remaining: 48.3ms     16%|========>------------------------------------------| Remaining: 46.7ms     18%|=========>-----------------------------------------| Remaining: 45.4ms     20%|==========>----------------------------------------| Remaining: 43.8ms     22%|===========>---------------------------------------| Remaining: 42.4ms     24%|============>--------------------------------------| Remaining: 41.9ms     26%|=============>-------------------------------------| Remaining: 41.0ms     28%|==============>------------------------------------| Remaining: 40.0ms     30%|===============>-----------------------------------| Remaining: 39.1ms     32%|================>----------------------------------| Remaining: 37.8ms     34%|=================>---------------------------------| Remaining: 36.9ms     36%|==================>--------------------------------| Remaining: 35.6ms     38%|===================>-------------------------------| Remaining: 34.4ms     40%|====================>------------------------------| Remaining: 33.2ms     42%|=====================>-----------------------------| Remaining: 31.9ms     44%|======================>----------------------------| Remaining: 30.8ms     46%|=======================>---------------------------| Remaining: 29.8ms     48%|========================>--------------------------| Remaining: 29.0ms     50%|=========================>-------------------------| Remaining: 28.1ms     52%|==========================>------------------------| Remaining: 26.9ms     54%|===========================>-----------------------| Remaining: 25.7ms     56%|============================>----------------------| Remaining: 24.5ms     58%|=============================>---------------------| Remaining: 23.3ms     60%|==============================>--------------------| Remaining: 22.2ms     62%|===============================>-------------------| Remaining: 21.0ms     64%|================================>------------------| Remaining: 19.9ms     66%|=================================>-----------------| Remaining: 18.8ms     68%|==================================>----------------| Remaining: 17.6ms     70%|===================================>---------------| Remaining: 16.6ms     72%|====================================>--------------| Remaining: 15.5ms     74%|=====================================>-------------| Remaining: 14.4ms     76%|======================================>------------| Remaining: 13.4ms     78%|=======================================>-----------| Remaining: 12.2ms     80%|========================================>----------| Remaining: 11.1ms     82%|=========================================>---------| Remaining: 9.9ms     84%|==========================================>--------| Remaining: 8.8ms     86%|===========================================>-------| Remaining: 7.7ms     88%|============================================>------| Remaining: 6.6ms     90%|=============================================>-----| Remaining: 5.5ms     92%|==============================================>----| Remaining: 4.4ms     94%|===============================================>---| Remaining: 3.3ms     96%|================================================>--| Remaining: 2.2ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 54.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output" matches output

Simulation time:   29.5ms
Elapsed time:      54.8ms
Coverage:          28 (90.3%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      3%|=>-------------------------------------------------| Remaining: 10.0ms      4%|==>------------------------------------------------| Remaining: 6.3ms      6%|===>-----------------------------------------------| Remaining: 4.6ms      8%|====>----------------------------------------------| Remaining: 3.6ms     11%|=====>---------------------------------------------| Remaining: 2.7ms     12%|======>--------------------------------------------| Remaining: 2.4ms     14%|=======>-------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.9ms     19%|=========>-----------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.5ms     22%|===========>---------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.3ms     27%|=============>-------------------------------------| Remaining: 1.1ms     29%|==============>------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 1.0ms     32%|================>----------------------------------| Remaining: 0.9ms     35%|=================>---------------------------------| Remaining: 0.8ms     37%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.6ms     53%|==========================>------------------------| Remaining: 0.5ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input".

temp.blif:
  Nodes:           35
  Connections:     88
  Degree:          2.51
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 172.9ms      2%|=>-------------------------------------------------| Remaining: 69.6ms      4%|==>------------------------------------------------| Remaining: 61.0ms      6%|===>-----------------------------------------------| Remaining: 58.0ms      8%|====>----------------------------------------------| Remaining: 55.1ms     10%|=====>---------------------------------------------| Remaining: 53.2ms     12%|======>--------------------------------------------| Remaining: 54.9ms     14%|=======>-------------------------------------------| Remaining: 52.8ms     16%|========>------------------------------------------| Remaining: 51.2ms     18%|=========>-----------------------------------------| Remaining: 49.7ms     20%|==========>----------------------------------------| Remaining: 47.8ms     22%|===========>---------------------------------------| Remaining: 46.3ms     24%|============>--------------------------------------| Remaining: 45.3ms     26%|=============>-------------------------------------| Remaining: 44.2ms     28%|==============>------------------------------------| Remaining: 42.7ms     30%|===============>-----------------------------------| Remaining: 41.5ms     32%|================>----------------------------------| Remaining: 40.2ms     34%|=================>---------------------------------| Remaining: 39.0ms     36%|==================>--------------------------------| Remaining: 37.7ms     38%|===================>-------------------------------| Remaining: 36.5ms     40%|====================>------------------------------| Remaining: 35.3ms     42%|=====================>-----------------------------| Remaining: 34.2ms     44%|======================>----------------------------| Remaining: 32.9ms     46%|=======================>---------------------------| Remaining: 31.8ms     48%|========================>--------------------------| Remaining: 30.5ms     50%|=========================>-------------------------| Remaining: 29.3ms     52%|==========================>------------------------| Remaining: 28.1ms     54%|===========================>-----------------------| Remaining: 27.2ms     56%|============================>----------------------| Remaining: 26.0ms     58%|=============================>---------------------| Remaining: 24.8ms     60%|==============================>--------------------| Remaining: 23.6ms     62%|===============================>-------------------| Remaining: 22.4ms     64%|================================>------------------| Remaining: 21.1ms     66%|=================================>-----------------| Remaining: 20.0ms     68%|==================================>----------------| Remaining: 18.8ms     70%|===================================>---------------| Remaining: 17.6ms     72%|====================================>--------------| Remaining: 16.5ms     74%|=====================================>-------------| Remaining: 15.3ms     76%|======================================>------------| Remaining: 14.1ms     78%|=======================================>-----------| Remaining: 12.9ms     80%|========================================>----------| Remaining: 11.7ms     82%|=========================================>---------| Remaining: 10.6ms     84%|==========================================>--------| Remaining: 9.4ms     86%|===========================================>-------| Remaining: 8.2ms     88%|============================================>------| Remaining: 7.0ms     90%|=============================================>-----| Remaining: 5.8ms     92%|==============================================>----| Remaining: 4.7ms     94%|===============================================>---| Remaining: 3.5ms     96%|================================================>--| Remaining: 2.3ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 58.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output" matches output

Simulation time:   34.6ms
Elapsed time:      58.6ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.4ms      3%|=>-------------------------------------------------| Remaining: 11.3ms      4%|==>------------------------------------------------| Remaining: 7.1ms      6%|===>-----------------------------------------------| Remaining: 5.1ms      8%|====>----------------------------------------------| Remaining: 4.0ms     11%|=====>---------------------------------------------| Remaining: 3.0ms     12%|======>--------------------------------------------| Remaining: 2.7ms     14%|=======>-------------------------------------------| Remaining: 2.4ms     16%|========>------------------------------------------| Remaining: 2.1ms     19%|=========>-----------------------------------------| Remaining: 1.8ms     21%|==========>----------------------------------------| Remaining: 1.7ms     22%|===========>---------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.4ms     27%|=============>-------------------------------------| Remaining: 1.3ms     29%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     32%|================>----------------------------------| Remaining: 1.1ms     35%|=================>---------------------------------| Remaining: 1.0ms     37%|==================>--------------------------------| Remaining: 0.9ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.8ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.7ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.6ms     53%|==========================>------------------------| Remaining: 0.5ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_input".

temp.blif:
  Nodes:           35
  Connections:     88
  Degree:          2.51
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 153.5ms      2%|=>-------------------------------------------------| Remaining: 61.2ms      4%|==>------------------------------------------------| Remaining: 59.8ms      6%|===>-----------------------------------------------| Remaining: 59.2ms      8%|====>----------------------------------------------| Remaining: 55.9ms     10%|=====>---------------------------------------------| Remaining: 53.9ms     12%|======>--------------------------------------------| Remaining: 52.7ms     14%|=======>-------------------------------------------| Remaining: 52.4ms     16%|========>------------------------------------------| Remaining: 50.5ms     18%|=========>-----------------------------------------| Remaining: 49.1ms     20%|==========>----------------------------------------| Remaining: 47.7ms     22%|===========>---------------------------------------| Remaining: 46.2ms     24%|============>--------------------------------------| Remaining: 44.9ms     26%|=============>-------------------------------------| Remaining: 44.9ms     28%|==============>------------------------------------| Remaining: 44.3ms     30%|===============>-----------------------------------| Remaining: 42.9ms     32%|================>----------------------------------| Remaining: 41.3ms     34%|=================>---------------------------------| Remaining: 39.8ms     36%|==================>--------------------------------| Remaining: 38.2ms     38%|===================>-------------------------------| Remaining: 36.8ms     40%|====================>------------------------------| Remaining: 35.4ms     42%|=====================>-----------------------------| Remaining: 34.1ms     44%|======================>----------------------------| Remaining: 32.8ms     46%|=======================>---------------------------| Remaining: 31.6ms     48%|========================>--------------------------| Remaining: 30.4ms     50%|=========================>-------------------------| Remaining: 29.1ms     52%|==========================>------------------------| Remaining: 28.0ms     54%|===========================>-----------------------| Remaining: 26.8ms     56%|============================>----------------------| Remaining: 25.5ms     58%|=============================>---------------------| Remaining: 24.2ms     60%|==============================>--------------------| Remaining: 23.2ms     62%|===============================>-------------------| Remaining: 22.0ms     64%|================================>------------------| Remaining: 20.8ms     66%|=================================>-----------------| Remaining: 19.7ms     68%|==================================>----------------| Remaining: 18.5ms     70%|===================================>---------------| Remaining: 17.3ms     72%|====================================>--------------| Remaining: 16.1ms     74%|=====================================>-------------| Remaining: 15.0ms     76%|======================================>------------| Remaining: 13.8ms     78%|=======================================>-----------| Remaining: 12.6ms     80%|========================================>----------| Remaining: 11.5ms     82%|=========================================>---------| Remaining: 10.3ms     84%|==========================================>--------| Remaining: 9.1ms     86%|===========================================>-------| Remaining: 8.0ms     88%|============================================>------| Remaining: 6.8ms     90%|=============================================>-----| Remaining: 5.7ms     92%|==============================================>----| Remaining: 4.6ms     94%|===============================================>---| Remaining: 3.4ms     96%|================================================>--| Remaining: 2.3ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 56.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_4_encoder_output" matches output

Simulation time:   33.5ms
Elapsed time:      56.8ms
Coverage:          32 (91.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops.v:
  Nodes:           9
  Connections:     6
  Degree:          0.67
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 55.6ms      2%|=>-------------------------------------------------| Remaining: 27.2ms      4%|==>------------------------------------------------| Remaining: 27.7ms      6%|===>-----------------------------------------------| Remaining: 27.0ms      8%|====>----------------------------------------------| Remaining: 25.6ms     10%|=====>---------------------------------------------| Remaining: 25.1ms     12%|======>--------------------------------------------| Remaining: 24.1ms     14%|=======>-------------------------------------------| Remaining: 24.5ms     16%|========>------------------------------------------| Remaining: 23.5ms     18%|=========>-----------------------------------------| Remaining: 22.8ms     20%|==========>----------------------------------------| Remaining: 22.0ms     22%|===========>---------------------------------------| Remaining: 21.4ms     24%|============>--------------------------------------| Remaining: 20.7ms     26%|=============>-------------------------------------| Remaining: 20.1ms     28%|==============>------------------------------------| Remaining: 19.5ms     30%|===============>-----------------------------------| Remaining: 18.9ms     32%|================>----------------------------------| Remaining: 18.5ms     34%|=================>---------------------------------| Remaining: 17.8ms     36%|==================>--------------------------------| Remaining: 17.3ms     38%|===================>-------------------------------| Remaining: 16.7ms     40%|====================>------------------------------| Remaining: 16.2ms     42%|=====================>-----------------------------| Remaining: 15.6ms     44%|======================>----------------------------| Remaining: 15.0ms     46%|=======================>---------------------------| Remaining: 14.4ms     48%|========================>--------------------------| Remaining: 13.9ms     50%|=========================>-------------------------| Remaining: 13.3ms     52%|==========================>------------------------| Remaining: 12.8ms     54%|===========================>-----------------------| Remaining: 12.2ms     56%|============================>----------------------| Remaining: 11.7ms     58%|=============================>---------------------| Remaining: 11.1ms     60%|==============================>--------------------| Remaining: 10.7ms     62%|===============================>-------------------| Remaining: 10.1ms     64%|================================>------------------| Remaining: 9.6ms     66%|=================================>-----------------| Remaining: 9.0ms     68%|==================================>----------------| Remaining: 8.5ms     70%|===================================>---------------| Remaining: 7.9ms     72%|====================================>--------------| Remaining: 7.4ms     74%|=====================================>-------------| Remaining: 6.9ms     76%|======================================>------------| Remaining: 6.3ms     78%|=======================================>-----------| Remaining: 5.8ms     80%|========================================>----------| Remaining: 5.3ms     82%|=========================================>---------| Remaining: 4.7ms     84%|==========================================>--------| Remaining: 4.2ms     86%|===========================================>-------| Remaining: 3.7ms     88%|============================================>------| Remaining: 3.1ms     90%|=============================================>-----| Remaining: 2.6ms     92%|==============================================>----| Remaining: 2.1ms     94%|===============================================>---| Remaining: 1.6ms     96%|================================================>--| Remaining: 1.0ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 26.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output" matches output

Simulation time:   7.0ms
Elapsed time:      26.0ms
Coverage:          6 (66.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops.v:
  Nodes:           9
  Connections:     6
  Degree:          0.67
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 56.1ms      2%|=>-------------------------------------------------| Remaining: 25.6ms      4%|==>------------------------------------------------| Remaining: 24.5ms      6%|===>-----------------------------------------------| Remaining: 23.6ms      8%|====>----------------------------------------------| Remaining: 22.9ms     10%|=====>---------------------------------------------| Remaining: 22.3ms     12%|======>--------------------------------------------| Remaining: 21.7ms     14%|=======>-------------------------------------------| Remaining: 21.3ms     16%|========>------------------------------------------| Remaining: 21.2ms     18%|=========>-----------------------------------------| Remaining: 20.9ms     20%|==========>----------------------------------------| Remaining: 21.7ms     22%|===========>---------------------------------------| Remaining: 20.9ms     24%|============>--------------------------------------| Remaining: 20.2ms     26%|=============>-------------------------------------| Remaining: 19.6ms     28%|==============>------------------------------------| Remaining: 19.0ms     30%|===============>-----------------------------------| Remaining: 18.5ms     32%|================>----------------------------------| Remaining: 17.9ms     34%|=================>---------------------------------| Remaining: 17.4ms     36%|==================>--------------------------------| Remaining: 16.8ms     38%|===================>-------------------------------| Remaining: 16.2ms     40%|====================>------------------------------| Remaining: 15.6ms     42%|=====================>-----------------------------| Remaining: 15.1ms     44%|======================>----------------------------| Remaining: 14.6ms     46%|=======================>---------------------------| Remaining: 14.1ms     48%|========================>--------------------------| Remaining: 13.6ms     50%|=========================>-------------------------| Remaining: 13.1ms     52%|==========================>------------------------| Remaining: 12.6ms     54%|===========================>-----------------------| Remaining: 12.0ms     56%|============================>----------------------| Remaining: 11.5ms     58%|=============================>---------------------| Remaining: 10.9ms     60%|==============================>--------------------| Remaining: 10.4ms     62%|===============================>-------------------| Remaining: 9.9ms     64%|================================>------------------| Remaining: 9.4ms     66%|=================================>-----------------| Remaining: 8.8ms     68%|==================================>----------------| Remaining: 8.3ms     70%|===================================>---------------| Remaining: 7.8ms     72%|====================================>--------------| Remaining: 7.3ms     74%|=====================================>-------------| Remaining: 6.7ms     76%|======================================>------------| Remaining: 6.2ms     78%|=======================================>-----------| Remaining: 5.7ms     80%|========================================>----------| Remaining: 5.2ms     82%|=========================================>---------| Remaining: 4.7ms     84%|==========================================>--------| Remaining: 4.1ms     86%|===========================================>-------| Remaining: 3.6ms     88%|============================================>------| Remaining: 3.1ms     90%|=============================================>-----| Remaining: 2.6ms     92%|==============================================>----| Remaining: 2.1ms     94%|===============================================>---| Remaining: 1.6ms     96%|================================================>--| Remaining: 1.1ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 27.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output" matches output

Simulation time:   6.9ms
Elapsed time:      27.5ms
Coverage:          6 (66.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  5%|==>------------------------------------------------| Remaining: 0.0ms     11%|=====>---------------------------------------------| Remaining: 2.1ms     16%|=======>-------------------------------------------| Remaining: 1.4ms     21%|==========>----------------------------------------| Remaining: 1.0ms     26%|=============>-------------------------------------| Remaining: 0.8ms     32%|===============>-----------------------------------| Remaining: 0.6ms     37%|==================>--------------------------------| Remaining: 0.5ms     42%|=====================>-----------------------------| Remaining: 0.4ms     47%|=======================>---------------------------| Remaining: 0.3ms     53%|==========================>------------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.2ms     63%|===============================>-------------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.1ms     74%|====================================>--------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input".

temp.blif:
  Nodes:           11
  Connections:     8
  Degree:          0.73
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 56.2ms      2%|=>-------------------------------------------------| Remaining: 26.9ms      4%|==>------------------------------------------------| Remaining: 25.5ms      6%|===>-----------------------------------------------| Remaining: 24.7ms      8%|====>----------------------------------------------| Remaining: 24.4ms     10%|=====>---------------------------------------------| Remaining: 23.8ms     12%|======>--------------------------------------------| Remaining: 23.3ms     14%|=======>-------------------------------------------| Remaining: 22.8ms     16%|========>------------------------------------------| Remaining: 22.1ms     18%|=========>-----------------------------------------| Remaining: 21.7ms     20%|==========>----------------------------------------| Remaining: 21.0ms     22%|===========>---------------------------------------| Remaining: 20.9ms     24%|============>--------------------------------------| Remaining: 20.3ms     26%|=============>-------------------------------------| Remaining: 19.7ms     28%|==============>------------------------------------| Remaining: 19.2ms     30%|===============>-----------------------------------| Remaining: 18.6ms     32%|================>----------------------------------| Remaining: 18.0ms     34%|=================>---------------------------------| Remaining: 17.5ms     36%|==================>--------------------------------| Remaining: 16.9ms     38%|===================>-------------------------------| Remaining: 16.4ms     40%|====================>------------------------------| Remaining: 15.9ms     42%|=====================>-----------------------------| Remaining: 15.3ms     44%|======================>----------------------------| Remaining: 14.8ms     46%|=======================>---------------------------| Remaining: 14.3ms     48%|========================>--------------------------| Remaining: 13.7ms     50%|=========================>-------------------------| Remaining: 13.2ms     52%|==========================>------------------------| Remaining: 12.7ms     54%|===========================>-----------------------| Remaining: 12.1ms     56%|============================>----------------------| Remaining: 11.6ms     58%|=============================>---------------------| Remaining: 11.0ms     60%|==============================>--------------------| Remaining: 10.5ms     62%|===============================>-------------------| Remaining: 10.0ms     64%|================================>------------------| Remaining: 9.5ms     66%|=================================>-----------------| Remaining: 8.9ms     68%|==================================>----------------| Remaining: 8.4ms     70%|===================================>---------------| Remaining: 7.9ms     72%|====================================>--------------| Remaining: 7.4ms     74%|=====================================>-------------| Remaining: 6.8ms     76%|======================================>------------| Remaining: 6.3ms     78%|=======================================>-----------| Remaining: 5.8ms     80%|========================================>----------| Remaining: 5.2ms     82%|=========================================>---------| Remaining: 4.7ms     84%|==========================================>--------| Remaining: 4.2ms     86%|===========================================>-------| Remaining: 3.7ms     88%|============================================>------| Remaining: 3.1ms     90%|=============================================>-----| Remaining: 2.6ms     92%|==============================================>----| Remaining: 2.1ms     94%|===============================================>---| Remaining: 1.6ms     96%|================================================>--| Remaining: 1.1ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 26.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output" matches output

Simulation time:   7.9ms
Elapsed time:      26.5ms
Coverage:          8 (72.7%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  5%|==>------------------------------------------------| Remaining: 0.1ms     11%|=====>---------------------------------------------| Remaining: 2.0ms     16%|=======>-------------------------------------------| Remaining: 1.4ms     21%|==========>----------------------------------------| Remaining: 1.0ms     26%|=============>-------------------------------------| Remaining: 0.7ms     32%|===============>-----------------------------------| Remaining: 0.6ms     37%|==================>--------------------------------| Remaining: 0.5ms     42%|=====================>-----------------------------| Remaining: 0.4ms     47%|=======================>---------------------------| Remaining: 0.3ms     53%|==========================>------------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.2ms     63%|===============================>-------------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.1ms     74%|====================================>--------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_input".

temp.blif:
  Nodes:           11
  Connections:     8
  Degree:          0.73
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 57.4ms      2%|=>-------------------------------------------------| Remaining: 27.1ms      4%|==>------------------------------------------------| Remaining: 29.1ms      6%|===>-----------------------------------------------| Remaining: 27.7ms      8%|====>----------------------------------------------| Remaining: 26.6ms     10%|=====>---------------------------------------------| Remaining: 26.2ms     12%|======>--------------------------------------------| Remaining: 25.2ms     14%|=======>-------------------------------------------| Remaining: 25.6ms     16%|========>------------------------------------------| Remaining: 25.4ms     18%|=========>-----------------------------------------| Remaining: 24.9ms     20%|==========>----------------------------------------| Remaining: 25.5ms     22%|===========>---------------------------------------| Remaining: 25.8ms     24%|============>--------------------------------------| Remaining: 26.0ms     26%|=============>-------------------------------------| Remaining: 25.0ms     28%|==============>------------------------------------| Remaining: 24.5ms     30%|===============>-----------------------------------| Remaining: 23.7ms     32%|================>----------------------------------| Remaining: 23.2ms     34%|=================>---------------------------------| Remaining: 22.5ms     36%|==================>--------------------------------| Remaining: 22.2ms     38%|===================>-------------------------------| Remaining: 21.4ms     40%|====================>------------------------------| Remaining: 21.1ms     42%|=====================>-----------------------------| Remaining: 20.3ms     44%|======================>----------------------------| Remaining: 19.4ms     46%|=======================>---------------------------| Remaining: 18.5ms     48%|========================>--------------------------| Remaining: 18.1ms     50%|=========================>-------------------------| Remaining: 17.4ms     52%|==========================>------------------------| Remaining: 16.9ms     54%|===========================>-----------------------| Remaining: 16.5ms     56%|============================>----------------------| Remaining: 15.7ms     58%|=============================>---------------------| Remaining: 14.8ms     60%|==============================>--------------------| Remaining: 14.2ms     62%|===============================>-------------------| Remaining: 13.5ms     64%|================================>------------------| Remaining: 12.7ms     66%|=================================>-----------------| Remaining: 11.9ms     68%|==================================>----------------| Remaining: 11.3ms     70%|===================================>---------------| Remaining: 10.7ms     72%|====================================>--------------| Remaining: 10.0ms     74%|=====================================>-------------| Remaining: 9.3ms     76%|======================================>------------| Remaining: 8.5ms     78%|=======================================>-----------| Remaining: 7.8ms     80%|========================================>----------| Remaining: 7.1ms     82%|=========================================>---------| Remaining: 6.4ms     84%|==========================================>--------| Remaining: 5.7ms     86%|===========================================>-------| Remaining: 5.0ms     88%|============================================>------| Remaining: 4.3ms     90%|=============================================>-----| Remaining: 3.6ms     92%|==============================================>----| Remaining: 2.9ms     94%|===============================================>---| Remaining: 2.2ms     96%|================================================>--| Remaining: 1.4ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 35.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_2_cascaded_flip_flops_output" matches output

Simulation time:   9.8ms
Elapsed time:      35.9ms
Coverage:          8 (72.7%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder.v:
  Nodes:           129
  Connections:     416
  Degree:          3.22
  Stages:          10

  0%|>--------------------------------------------------| Remaining: 374.5ms      2%|=>-------------------------------------------------| Remaining: 163.4ms      4%|==>------------------------------------------------| Remaining: 160.7ms      6%|===>-----------------------------------------------| Remaining: 169.7ms      8%|====>----------------------------------------------| Remaining: 173.2ms     10%|=====>---------------------------------------------| Remaining: 171.6ms     12%|======>--------------------------------------------| Remaining: 170.8ms     14%|=======>-------------------------------------------| Remaining: 163.7ms     16%|========>------------------------------------------| Remaining: 156.0ms     18%|=========>-----------------------------------------| Remaining: 149.0ms     20%|==========>----------------------------------------| Remaining: 144.3ms     22%|===========>---------------------------------------| Remaining: 139.0ms     24%|============>--------------------------------------| Remaining: 134.0ms     26%|=============>-------------------------------------| Remaining: 129.5ms     28%|==============>------------------------------------| Remaining: 124.6ms     30%|===============>-----------------------------------| Remaining: 120.3ms     32%|================>----------------------------------| Remaining: 116.4ms     34%|=================>---------------------------------| Remaining: 112.7ms     36%|==================>--------------------------------| Remaining: 109.2ms     38%|===================>-------------------------------| Remaining: 104.9ms     40%|====================>------------------------------| Remaining: 100.9ms     42%|=====================>-----------------------------| Remaining: 97.4ms     44%|======================>----------------------------| Remaining: 93.7ms     46%|=======================>---------------------------| Remaining: 89.8ms     48%|========================>--------------------------| Remaining: 86.1ms     50%|=========================>-------------------------| Remaining: 82.4ms     52%|==========================>------------------------| Remaining: 78.7ms     54%|===========================>-----------------------| Remaining: 75.1ms     56%|============================>----------------------| Remaining: 71.6ms     58%|=============================>---------------------| Remaining: 68.7ms     60%|==============================>--------------------| Remaining: 65.9ms     62%|===============================>-------------------| Remaining: 62.5ms     64%|================================>------------------| Remaining: 59.9ms     66%|=================================>-----------------| Remaining: 57.3ms     68%|==================================>----------------| Remaining: 54.4ms     70%|===================================>---------------| Remaining: 51.2ms     72%|====================================>--------------| Remaining: 48.1ms     74%|=====================================>-------------| Remaining: 44.7ms     76%|======================================>------------| Remaining: 41.4ms     78%|=======================================>-----------| Remaining: 38.1ms     80%|========================================>----------| Remaining: 34.9ms     82%|=========================================>---------| Remaining: 31.5ms     84%|==========================================>--------| Remaining: 28.2ms     86%|===========================================>-------| Remaining: 24.7ms     88%|============================================>------| Remaining: 21.3ms     90%|=============================================>-----| Remaining: 17.8ms     92%|==============================================>----| Remaining: 14.3ms     94%|===============================================>---| Remaining: 10.7ms     96%|================================================>--| Remaining: 7.2ms     98%|=================================================>-| Remaining: 3.6ms    100%|==================================================>| Total time: 179.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output" matches output

Simulation time:   146.1ms
Elapsed time:      179.7ms
Coverage:          126 (97.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder.v:
  Nodes:           129
  Connections:     416
  Degree:          3.22
  Stages:          10

  0%|>--------------------------------------------------| Remaining: 361.8ms      2%|=>-------------------------------------------------| Remaining: 167.3ms      4%|==>------------------------------------------------| Remaining: 156.6ms      6%|===>-----------------------------------------------| Remaining: 150.6ms      8%|====>----------------------------------------------| Remaining: 150.9ms     10%|=====>---------------------------------------------| Remaining: 149.0ms     12%|======>--------------------------------------------| Remaining: 145.1ms     14%|=======>-------------------------------------------| Remaining: 140.8ms     16%|========>------------------------------------------| Remaining: 136.2ms     18%|=========>-----------------------------------------| Remaining: 132.0ms     20%|==========>----------------------------------------| Remaining: 127.5ms     22%|===========>---------------------------------------| Remaining: 123.5ms     24%|============>--------------------------------------| Remaining: 119.6ms     26%|=============>-------------------------------------| Remaining: 116.4ms     28%|==============>------------------------------------| Remaining: 112.9ms     30%|===============>-----------------------------------| Remaining: 109.8ms     32%|================>----------------------------------| Remaining: 106.5ms     34%|=================>---------------------------------| Remaining: 103.3ms     36%|==================>--------------------------------| Remaining: 100.2ms     38%|===================>-------------------------------| Remaining: 97.2ms     40%|====================>------------------------------| Remaining: 93.9ms     42%|=====================>-----------------------------| Remaining: 90.6ms     44%|======================>----------------------------| Remaining: 87.8ms     46%|=======================>---------------------------| Remaining: 85.9ms     48%|========================>--------------------------| Remaining: 83.8ms     50%|=========================>-------------------------| Remaining: 81.2ms     52%|==========================>------------------------| Remaining: 77.7ms     54%|===========================>-----------------------| Remaining: 74.5ms     56%|============================>----------------------| Remaining: 71.0ms     58%|=============================>---------------------| Remaining: 67.6ms     60%|==============================>--------------------| Remaining: 64.3ms     62%|===============================>-------------------| Remaining: 60.9ms     64%|================================>------------------| Remaining: 57.6ms     66%|=================================>-----------------| Remaining: 54.5ms     68%|==================================>----------------| Remaining: 51.2ms     70%|===================================>---------------| Remaining: 47.9ms     72%|====================================>--------------| Remaining: 44.6ms     74%|=====================================>-------------| Remaining: 41.3ms     76%|======================================>------------| Remaining: 38.1ms     78%|=======================================>-----------| Remaining: 34.8ms     80%|========================================>----------| Remaining: 32.0ms     82%|=========================================>---------| Remaining: 29.0ms     84%|==========================================>--------| Remaining: 25.9ms     86%|===========================================>-------| Remaining: 22.6ms     88%|============================================>------| Remaining: 19.4ms     90%|=============================================>-----| Remaining: 16.1ms     92%|==============================================>----| Remaining: 12.9ms     94%|===============================================>---| Remaining: 9.6ms     96%|================================================>--| Remaining: 6.4ms     98%|=================================================>-| Remaining: 3.2ms    100%|==================================================>| Total time: 159.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output" matches output

Simulation time:   131.2ms
Elapsed time:      159.7ms
Coverage:          126 (97.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.2ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.1ms      2%|=>-------------------------------------------------| Remaining: 15.3ms      4%|==>------------------------------------------------| Remaining: 8.5ms      6%|===>-----------------------------------------------| Remaining: 6.0ms      8%|====>----------------------------------------------| Remaining: 4.5ms     10%|=====>---------------------------------------------| Remaining: 3.7ms     12%|======>--------------------------------------------| Remaining: 3.2ms     14%|=======>-------------------------------------------| Remaining: 2.8ms     16%|========>------------------------------------------| Remaining: 2.5ms     18%|=========>-----------------------------------------| Remaining: 2.2ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.9ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.5ms     30%|===============>-----------------------------------| Remaining: 1.4ms     32%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.2ms     38%|===================>-------------------------------| Remaining: 1.1ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 1.0ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.9ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.8ms     52%|==========================>------------------------| Remaining: 0.7ms     54%|===========================>-----------------------| Remaining: 0.7ms     56%|============================>----------------------| Remaining: 0.7ms     58%|=============================>---------------------| Remaining: 0.6ms     60%|==============================>--------------------| Remaining: 0.6ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.5ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input".

temp.blif:
  Nodes:           145
  Connections:     432
  Degree:          2.98
  Stages:          11

  0%|>--------------------------------------------------| Remaining: 422.5ms      2%|=>-------------------------------------------------| Remaining: 195.9ms      4%|==>------------------------------------------------| Remaining: 189.0ms      6%|===>-----------------------------------------------| Remaining: 182.8ms      8%|====>----------------------------------------------| Remaining: 176.8ms     10%|=====>---------------------------------------------| Remaining: 170.9ms     12%|======>--------------------------------------------| Remaining: 168.4ms     14%|=======>-------------------------------------------| Remaining: 164.4ms     16%|========>------------------------------------------| Remaining: 159.4ms     18%|=========>-----------------------------------------| Remaining: 154.5ms     20%|==========>----------------------------------------| Remaining: 149.9ms     22%|===========>---------------------------------------| Remaining: 145.0ms     24%|============>--------------------------------------| Remaining: 140.6ms     26%|=============>-------------------------------------| Remaining: 136.5ms     28%|==============>------------------------------------| Remaining: 133.3ms     30%|===============>-----------------------------------| Remaining: 129.5ms     32%|================>----------------------------------| Remaining: 126.1ms     34%|=================>---------------------------------| Remaining: 122.4ms     36%|==================>--------------------------------| Remaining: 119.2ms     38%|===================>-------------------------------| Remaining: 115.2ms     40%|====================>------------------------------| Remaining: 111.1ms     42%|=====================>-----------------------------| Remaining: 107.0ms     44%|======================>----------------------------| Remaining: 103.0ms     46%|=======================>---------------------------| Remaining: 98.9ms     48%|========================>--------------------------| Remaining: 94.9ms     50%|=========================>-------------------------| Remaining: 91.0ms     52%|==========================>------------------------| Remaining: 88.0ms     54%|===========================>-----------------------| Remaining: 85.4ms     56%|============================>----------------------| Remaining: 82.7ms     58%|=============================>---------------------| Remaining: 79.1ms     60%|==============================>--------------------| Remaining: 76.1ms     62%|===============================>-------------------| Remaining: 72.7ms     64%|================================>------------------| Remaining: 69.7ms     66%|=================================>-----------------| Remaining: 66.4ms     68%|==================================>----------------| Remaining: 63.0ms     70%|===================================>---------------| Remaining: 59.2ms     72%|====================================>--------------| Remaining: 55.8ms     74%|=====================================>-------------| Remaining: 51.9ms     76%|======================================>------------| Remaining: 48.3ms     78%|=======================================>-----------| Remaining: 44.5ms     80%|========================================>----------| Remaining: 40.6ms     82%|=========================================>---------| Remaining: 36.7ms     84%|==========================================>--------| Remaining: 32.6ms     86%|===========================================>-------| Remaining: 28.6ms     88%|============================================>------| Remaining: 24.6ms     90%|=============================================>-----| Remaining: 20.6ms     92%|==============================================>----| Remaining: 16.5ms     94%|===============================================>---| Remaining: 12.4ms     96%|================================================>--| Remaining: 8.3ms     98%|=================================================>-| Remaining: 4.1ms    100%|==================================================>| Total time: 206.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output" matches output

Simulation time:   173.1ms
Elapsed time:      206.6ms
Coverage:          142 (97.9%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.6ms      2%|=>-------------------------------------------------| Remaining: 16.8ms      4%|==>------------------------------------------------| Remaining: 9.5ms      6%|===>-----------------------------------------------| Remaining: 6.9ms      8%|====>----------------------------------------------| Remaining: 5.4ms     10%|=====>---------------------------------------------| Remaining: 4.5ms     12%|======>--------------------------------------------| Remaining: 3.8ms     14%|=======>-------------------------------------------| Remaining: 3.4ms     16%|========>------------------------------------------| Remaining: 3.1ms     18%|=========>-----------------------------------------| Remaining: 2.9ms     20%|==========>----------------------------------------| Remaining: 2.6ms     22%|===========>---------------------------------------| Remaining: 2.5ms     24%|============>--------------------------------------| Remaining: 2.3ms     26%|=============>-------------------------------------| Remaining: 2.1ms     28%|==============>------------------------------------| Remaining: 2.0ms     30%|===============>-----------------------------------| Remaining: 1.9ms     32%|================>----------------------------------| Remaining: 1.8ms     34%|=================>---------------------------------| Remaining: 1.7ms     36%|==================>--------------------------------| Remaining: 1.6ms     38%|===================>-------------------------------| Remaining: 1.5ms     40%|====================>------------------------------| Remaining: 1.4ms     42%|=====================>-----------------------------| Remaining: 1.3ms     44%|======================>----------------------------| Remaining: 1.2ms     46%|=======================>---------------------------| Remaining: 1.2ms     48%|========================>--------------------------| Remaining: 1.1ms     50%|=========================>-------------------------| Remaining: 1.0ms     52%|==========================>------------------------| Remaining: 1.0ms     54%|===========================>-----------------------| Remaining: 0.9ms     56%|============================>----------------------| Remaining: 0.9ms     58%|=============================>---------------------| Remaining: 0.8ms     60%|==============================>--------------------| Remaining: 0.8ms     62%|===============================>-------------------| Remaining: 0.7ms     64%|================================>------------------| Remaining: 0.7ms     66%|=================================>-----------------| Remaining: 0.6ms     68%|==================================>----------------| Remaining: 0.6ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.5ms     74%|=====================================>-------------| Remaining: 0.5ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.4ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.3ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 2.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_input".

temp.blif:
  Nodes:           145
  Connections:     432
  Degree:          2.98
  Stages:          11

  0%|>--------------------------------------------------| Remaining: 467.3ms      2%|=>-------------------------------------------------| Remaining: 205.0ms      4%|==>------------------------------------------------| Remaining: 209.7ms      6%|===>-----------------------------------------------| Remaining: 224.1ms      8%|====>----------------------------------------------| Remaining: 209.8ms     10%|=====>---------------------------------------------| Remaining: 194.8ms     12%|======>--------------------------------------------| Remaining: 184.2ms     14%|=======>-------------------------------------------| Remaining: 175.3ms     16%|========>------------------------------------------| Remaining: 175.3ms     18%|=========>-----------------------------------------| Remaining: 174.6ms     20%|==========>----------------------------------------| Remaining: 173.5ms     22%|===========>---------------------------------------| Remaining: 168.4ms     24%|============>--------------------------------------| Remaining: 162.3ms     26%|=============>-------------------------------------| Remaining: 155.8ms     28%|==============>------------------------------------| Remaining: 150.0ms     30%|===============>-----------------------------------| Remaining: 144.0ms     32%|================>----------------------------------| Remaining: 138.7ms     34%|=================>---------------------------------| Remaining: 133.9ms     36%|==================>--------------------------------| Remaining: 128.8ms     38%|===================>-------------------------------| Remaining: 124.0ms     40%|====================>------------------------------| Remaining: 119.8ms     42%|=====================>-----------------------------| Remaining: 115.4ms     44%|======================>----------------------------| Remaining: 110.9ms     46%|=======================>---------------------------| Remaining: 106.3ms     48%|========================>--------------------------| Remaining: 101.8ms     50%|=========================>-------------------------| Remaining: 97.6ms     52%|==========================>------------------------| Remaining: 93.3ms     54%|===========================>-----------------------| Remaining: 89.1ms     56%|============================>----------------------| Remaining: 84.9ms     58%|=============================>---------------------| Remaining: 80.7ms     60%|==============================>--------------------| Remaining: 76.8ms     62%|===============================>-------------------| Remaining: 72.7ms     64%|================================>------------------| Remaining: 68.7ms     66%|=================================>-----------------| Remaining: 64.7ms     68%|==================================>----------------| Remaining: 60.8ms     70%|===================================>---------------| Remaining: 56.9ms     72%|====================================>--------------| Remaining: 53.0ms     74%|=====================================>-------------| Remaining: 49.1ms     76%|======================================>------------| Remaining: 45.3ms     78%|=======================================>-----------| Remaining: 41.5ms     80%|========================================>----------| Remaining: 37.7ms     82%|=========================================>---------| Remaining: 33.8ms     84%|==========================================>--------| Remaining: 30.1ms     86%|===========================================>-------| Remaining: 26.3ms     88%|============================================>------| Remaining: 22.5ms     90%|=============================================>-----| Remaining: 18.7ms     92%|==============================================>----| Remaining: 14.9ms     94%|===============================================>---| Remaining: 11.2ms     96%|================================================>--| Remaining: 7.5ms     98%|=================================================>-| Remaining: 3.7ms    100%|==================================================>| Total time: 186.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_16_encoder_output" matches output

Simulation time:   158.1ms
Elapsed time:      186.8ms
Coverage:          142 (97.9%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux.v:
  Nodes:           16
  Connections:     16
  Degree:          1.00
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 83.0ms      2%|=>-------------------------------------------------| Remaining: 48.6ms      4%|==>------------------------------------------------| Remaining: 47.3ms      6%|===>-----------------------------------------------| Remaining: 46.0ms      8%|====>----------------------------------------------| Remaining: 46.1ms     10%|=====>---------------------------------------------| Remaining: 44.3ms     12%|======>--------------------------------------------| Remaining: 42.9ms     14%|=======>-------------------------------------------| Remaining: 41.8ms     16%|========>------------------------------------------| Remaining: 43.6ms     18%|=========>-----------------------------------------| Remaining: 44.4ms     20%|==========>----------------------------------------| Remaining: 45.0ms     22%|===========>---------------------------------------| Remaining: 45.3ms     24%|============>--------------------------------------| Remaining: 45.6ms     26%|=============>-------------------------------------| Remaining: 44.4ms     28%|==============>------------------------------------| Remaining: 42.7ms     30%|===============>-----------------------------------| Remaining: 40.8ms     32%|================>----------------------------------| Remaining: 39.1ms     34%|=================>---------------------------------| Remaining: 37.5ms     36%|==================>--------------------------------| Remaining: 35.9ms     38%|===================>-------------------------------| Remaining: 34.4ms     40%|====================>------------------------------| Remaining: 33.0ms     42%|=====================>-----------------------------| Remaining: 31.7ms     44%|======================>----------------------------| Remaining: 30.3ms     46%|=======================>---------------------------| Remaining: 29.0ms     48%|========================>--------------------------| Remaining: 27.7ms     50%|=========================>-------------------------| Remaining: 26.4ms     52%|==========================>------------------------| Remaining: 25.3ms     54%|===========================>-----------------------| Remaining: 24.1ms     56%|============================>----------------------| Remaining: 22.9ms     58%|=============================>---------------------| Remaining: 21.7ms     60%|==============================>--------------------| Remaining: 20.6ms     62%|===============================>-------------------| Remaining: 19.5ms     64%|================================>------------------| Remaining: 18.4ms     66%|=================================>-----------------| Remaining: 17.3ms     68%|==================================>----------------| Remaining: 16.3ms     70%|===================================>---------------| Remaining: 15.3ms     72%|====================================>--------------| Remaining: 14.2ms     74%|=====================================>-------------| Remaining: 13.2ms     76%|======================================>------------| Remaining: 12.2ms     78%|=======================================>-----------| Remaining: 11.2ms     80%|========================================>----------| Remaining: 10.2ms     82%|=========================================>---------| Remaining: 9.3ms     84%|==========================================>--------| Remaining: 8.3ms     86%|===========================================>-------| Remaining: 7.2ms     88%|============================================>------| Remaining: 6.2ms     90%|=============================================>-----| Remaining: 5.1ms     92%|==============================================>----| Remaining: 4.1ms     94%|===============================================>---| Remaining: 3.1ms     96%|================================================>--| Remaining: 2.0ms     98%|=================================================>-| Remaining: 1.0ms    100%|==================================================>| Total time: 50.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output" matches output

Simulation time:   14.4ms
Elapsed time:      50.7ms
Coverage:          13 (81.2%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux.v:
  Nodes:           16
  Connections:     16
  Degree:          1.00
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 92.4ms      2%|=>-------------------------------------------------| Remaining: 52.7ms      4%|==>------------------------------------------------| Remaining: 64.2ms      6%|===>-----------------------------------------------| Remaining: 64.4ms      8%|====>----------------------------------------------| Remaining: 66.3ms     10%|=====>---------------------------------------------| Remaining: 65.7ms     12%|======>--------------------------------------------| Remaining: 64.5ms     14%|=======>-------------------------------------------| Remaining: 62.1ms     16%|========>------------------------------------------| Remaining: 60.5ms     18%|=========>-----------------------------------------| Remaining: 57.4ms     20%|==========>----------------------------------------| Remaining: 54.0ms     22%|===========>---------------------------------------| Remaining: 52.1ms     24%|============>--------------------------------------| Remaining: 49.9ms     26%|=============>-------------------------------------| Remaining: 47.8ms     28%|==============>------------------------------------| Remaining: 45.6ms     30%|===============>-----------------------------------| Remaining: 43.5ms     32%|================>----------------------------------| Remaining: 41.4ms     34%|=================>---------------------------------| Remaining: 39.7ms     36%|==================>--------------------------------| Remaining: 38.0ms     38%|===================>-------------------------------| Remaining: 36.4ms     40%|====================>------------------------------| Remaining: 34.8ms     42%|=====================>-----------------------------| Remaining: 33.3ms     44%|======================>----------------------------| Remaining: 31.8ms     46%|=======================>---------------------------| Remaining: 30.4ms     48%|========================>--------------------------| Remaining: 29.1ms     50%|=========================>-------------------------| Remaining: 27.7ms     52%|==========================>------------------------| Remaining: 26.4ms     54%|===========================>-----------------------| Remaining: 25.1ms     56%|============================>----------------------| Remaining: 23.9ms     58%|=============================>---------------------| Remaining: 22.6ms     60%|==============================>--------------------| Remaining: 21.4ms     62%|===============================>-------------------| Remaining: 20.2ms     64%|================================>------------------| Remaining: 19.1ms     66%|=================================>-----------------| Remaining: 17.9ms     68%|==================================>----------------| Remaining: 16.8ms     70%|===================================>---------------| Remaining: 15.7ms     72%|====================================>--------------| Remaining: 14.6ms     74%|=====================================>-------------| Remaining: 13.5ms     76%|======================================>------------| Remaining: 12.4ms     78%|=======================================>-----------| Remaining: 11.4ms     80%|========================================>----------| Remaining: 10.3ms     82%|=========================================>---------| Remaining: 9.3ms     84%|==========================================>--------| Remaining: 8.3ms     86%|===========================================>-------| Remaining: 7.2ms     88%|============================================>------| Remaining: 6.2ms     90%|=============================================>-----| Remaining: 5.1ms     92%|==============================================>----| Remaining: 4.1ms     94%|===============================================>---| Remaining: 3.1ms     96%|================================================>--| Remaining: 2.0ms     98%|=================================================>-| Remaining: 1.0ms    100%|==================================================>| Total time: 50.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output" matches output

Simulation time:   14.2ms
Elapsed time:      50.7ms
Coverage:          13 (81.2%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  3%|=>-------------------------------------------------| Remaining: 0.1ms      6%|===>-----------------------------------------------| Remaining: 4.4ms      9%|====>----------------------------------------------| Remaining: 3.0ms     12%|======>--------------------------------------------| Remaining: 2.2ms     15%|=======>-------------------------------------------| Remaining: 1.7ms     18%|=========>-----------------------------------------| Remaining: 1.4ms     21%|==========>----------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.0ms     27%|=============>-------------------------------------| Remaining: 0.9ms     30%|===============>-----------------------------------| Remaining: 0.8ms     33%|================>----------------------------------| Remaining: 0.7ms     36%|==================>--------------------------------| Remaining: 0.6ms     39%|===================>-------------------------------| Remaining: 0.5ms     42%|=====================>-----------------------------| Remaining: 0.5ms     45%|======================>----------------------------| Remaining: 0.4ms     48%|========================>--------------------------| Remaining: 0.4ms     52%|=========================>-------------------------| Remaining: 0.3ms     55%|===========================>-----------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.2ms     64%|===============================>-------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     70%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.1ms     76%|=====================================>-------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     82%|========================================>----------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     88%|===========================================>-------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.0ms     94%|==============================================>----| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input".

temp.blif:
  Nodes:           17
  Connections:     17
  Degree:          1.00
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 83.0ms      2%|=>-------------------------------------------------| Remaining: 50.0ms      4%|==>------------------------------------------------| Remaining: 46.2ms      6%|===>-----------------------------------------------| Remaining: 45.0ms      8%|====>----------------------------------------------| Remaining: 45.0ms     10%|=====>---------------------------------------------| Remaining: 43.5ms     12%|======>--------------------------------------------| Remaining: 42.1ms     14%|=======>-------------------------------------------| Remaining: 41.4ms     16%|========>------------------------------------------| Remaining: 40.1ms     18%|=========>-----------------------------------------| Remaining: 38.9ms     20%|==========>----------------------------------------| Remaining: 38.0ms     22%|===========>---------------------------------------| Remaining: 37.2ms     24%|============>--------------------------------------| Remaining: 36.2ms     26%|=============>-------------------------------------| Remaining: 35.2ms     28%|==============>------------------------------------| Remaining: 34.6ms     30%|===============>-----------------------------------| Remaining: 33.7ms     32%|================>----------------------------------| Remaining: 32.8ms     34%|=================>---------------------------------| Remaining: 31.9ms     36%|==================>--------------------------------| Remaining: 30.9ms     38%|===================>-------------------------------| Remaining: 29.9ms     40%|====================>------------------------------| Remaining: 28.9ms     42%|=====================>-----------------------------| Remaining: 27.9ms     44%|======================>----------------------------| Remaining: 26.9ms     46%|=======================>---------------------------| Remaining: 25.9ms     48%|========================>--------------------------| Remaining: 25.0ms     50%|=========================>-------------------------| Remaining: 24.0ms     52%|==========================>------------------------| Remaining: 23.0ms     54%|===========================>-----------------------| Remaining: 22.0ms     56%|============================>----------------------| Remaining: 21.1ms     58%|=============================>---------------------| Remaining: 20.1ms     60%|==============================>--------------------| Remaining: 19.2ms     62%|===============================>-------------------| Remaining: 18.3ms     64%|================================>------------------| Remaining: 17.3ms     66%|=================================>-----------------| Remaining: 16.4ms     68%|==================================>----------------| Remaining: 15.5ms     70%|===================================>---------------| Remaining: 14.5ms     72%|====================================>--------------| Remaining: 13.5ms     74%|=====================================>-------------| Remaining: 12.5ms     76%|======================================>------------| Remaining: 11.5ms     78%|=======================================>-----------| Remaining: 10.6ms     80%|========================================>----------| Remaining: 9.6ms     82%|=========================================>---------| Remaining: 8.6ms     84%|==========================================>--------| Remaining: 7.7ms     86%|===========================================>-------| Remaining: 6.7ms     88%|============================================>------| Remaining: 5.7ms     90%|=============================================>-----| Remaining: 4.8ms     92%|==============================================>----| Remaining: 3.8ms     94%|===============================================>---| Remaining: 2.9ms     96%|================================================>--| Remaining: 1.9ms     98%|=================================================>-| Remaining: 1.0ms    100%|==================================================>| Total time: 47.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output" matches output

Simulation time:   14.9ms
Elapsed time:      47.9ms
Coverage:          14 (82.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  3%|=>-------------------------------------------------| Remaining: 0.2ms      6%|===>-----------------------------------------------| Remaining: 4.7ms      9%|====>----------------------------------------------| Remaining: 3.2ms     12%|======>--------------------------------------------| Remaining: 2.4ms     15%|=======>-------------------------------------------| Remaining: 1.9ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 0.9ms     33%|================>----------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.7ms     39%|===================>-------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.5ms     52%|=========================>-------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     58%|============================>----------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     64%|===============================>-------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.2ms     70%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     76%|=====================================>-------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.1ms     82%|========================================>----------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     88%|===========================================>-------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     94%|==============================================>----| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_input".

temp.blif:
  Nodes:           17
  Connections:     17
  Degree:          1.00
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 132.1ms      2%|=>-------------------------------------------------| Remaining: 57.1ms      4%|==>------------------------------------------------| Remaining: 54.3ms      6%|===>-----------------------------------------------| Remaining: 51.0ms      8%|====>----------------------------------------------| Remaining: 50.8ms     10%|=====>---------------------------------------------| Remaining: 48.9ms     12%|======>--------------------------------------------| Remaining: 48.0ms     14%|=======>-------------------------------------------| Remaining: 47.5ms     16%|========>------------------------------------------| Remaining: 45.9ms     18%|=========>-----------------------------------------| Remaining: 44.8ms     20%|==========>----------------------------------------| Remaining: 43.6ms     22%|===========>---------------------------------------| Remaining: 42.5ms     24%|============>--------------------------------------| Remaining: 41.0ms     26%|=============>-------------------------------------| Remaining: 40.2ms     28%|==============>------------------------------------| Remaining: 39.1ms     30%|===============>-----------------------------------| Remaining: 38.6ms     32%|================>----------------------------------| Remaining: 37.3ms     34%|=================>---------------------------------| Remaining: 36.0ms     36%|==================>--------------------------------| Remaining: 35.1ms     38%|===================>-------------------------------| Remaining: 34.0ms     40%|====================>------------------------------| Remaining: 32.8ms     42%|=====================>-----------------------------| Remaining: 31.8ms     44%|======================>----------------------------| Remaining: 30.6ms     46%|=======================>---------------------------| Remaining: 29.4ms     48%|========================>--------------------------| Remaining: 28.5ms     50%|=========================>-------------------------| Remaining: 27.4ms     52%|==========================>------------------------| Remaining: 26.2ms     54%|===========================>-----------------------| Remaining: 25.1ms     56%|============================>----------------------| Remaining: 24.1ms     58%|=============================>---------------------| Remaining: 22.9ms     60%|==============================>--------------------| Remaining: 21.8ms     62%|===============================>-------------------| Remaining: 20.7ms     64%|================================>------------------| Remaining: 19.6ms     66%|=================================>-----------------| Remaining: 18.5ms     68%|==================================>----------------| Remaining: 17.4ms     70%|===================================>---------------| Remaining: 16.4ms     72%|====================================>--------------| Remaining: 15.2ms     74%|=====================================>-------------| Remaining: 14.1ms     76%|======================================>------------| Remaining: 12.9ms     78%|=======================================>-----------| Remaining: 11.8ms     80%|========================================>----------| Remaining: 10.7ms     82%|=========================================>---------| Remaining: 9.7ms     84%|==========================================>--------| Remaining: 8.7ms     86%|===========================================>-------| Remaining: 7.7ms     88%|============================================>------| Remaining: 6.6ms     90%|=============================================>-----| Remaining: 5.5ms     92%|==============================================>----| Remaining: 4.4ms     94%|===============================================>---| Remaining: 3.3ms     96%|================================================>--| Remaining: 2.2ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 55.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_1_mux_output" matches output

Simulation time:   16.8ms
Elapsed time:      55.5ms
Coverage:          14 (82.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator.v:
  Nodes:           47
  Connections:     86
  Degree:          1.83
  Stages:          10

  0%|>--------------------------------------------------| Remaining: 141.6ms      2%|=>-------------------------------------------------| Remaining: 78.6ms      4%|==>------------------------------------------------| Remaining: 81.1ms      6%|===>-----------------------------------------------| Remaining: 82.7ms      8%|====>----------------------------------------------| Remaining: 78.9ms     10%|=====>---------------------------------------------| Remaining: 75.6ms     12%|======>--------------------------------------------| Remaining: 72.6ms     14%|=======>-------------------------------------------| Remaining: 70.3ms     16%|========>------------------------------------------| Remaining: 68.0ms     18%|=========>-----------------------------------------| Remaining: 65.7ms     20%|==========>----------------------------------------| Remaining: 63.7ms     22%|===========>---------------------------------------| Remaining: 62.0ms     24%|============>--------------------------------------| Remaining: 60.8ms     26%|=============>-------------------------------------| Remaining: 58.7ms     28%|==============>------------------------------------| Remaining: 57.0ms     30%|===============>-----------------------------------| Remaining: 55.7ms     32%|================>----------------------------------| Remaining: 53.8ms     34%|=================>---------------------------------| Remaining: 52.5ms     36%|==================>--------------------------------| Remaining: 51.1ms     38%|===================>-------------------------------| Remaining: 49.2ms     40%|====================>------------------------------| Remaining: 47.7ms     42%|=====================>-----------------------------| Remaining: 46.1ms     44%|======================>----------------------------| Remaining: 44.8ms     46%|=======================>---------------------------| Remaining: 43.1ms     48%|========================>--------------------------| Remaining: 41.6ms     50%|=========================>-------------------------| Remaining: 40.5ms     52%|==========================>------------------------| Remaining: 40.0ms     54%|===========================>-----------------------| Remaining: 38.7ms     56%|============================>----------------------| Remaining: 37.7ms     58%|=============================>---------------------| Remaining: 36.2ms     60%|==============================>--------------------| Remaining: 34.5ms     62%|===============================>-------------------| Remaining: 32.7ms     64%|================================>------------------| Remaining: 30.9ms     66%|=================================>-----------------| Remaining: 29.2ms     68%|==================================>----------------| Remaining: 27.5ms     70%|===================================>---------------| Remaining: 25.7ms     72%|====================================>--------------| Remaining: 23.9ms     74%|=====================================>-------------| Remaining: 22.3ms     76%|======================================>------------| Remaining: 20.6ms     78%|=======================================>-----------| Remaining: 18.9ms     80%|========================================>----------| Remaining: 17.2ms     82%|=========================================>---------| Remaining: 15.4ms     84%|==========================================>--------| Remaining: 13.7ms     86%|===========================================>-------| Remaining: 12.0ms     88%|============================================>------| Remaining: 10.3ms     90%|=============================================>-----| Remaining: 8.6ms     92%|==============================================>----| Remaining: 6.9ms     94%|===============================================>---| Remaining: 5.2ms     96%|================================================>--| Remaining: 3.5ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 87.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output" matches output

Simulation time:   51.1ms
Elapsed time:      87.8ms
Coverage:          44 (93.6%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator.v:
  Nodes:           47
  Connections:     86
  Degree:          1.83
  Stages:          10

  0%|>--------------------------------------------------| Remaining: 142.8ms      2%|=>-------------------------------------------------| Remaining: 91.0ms      4%|==>------------------------------------------------| Remaining: 103.2ms      6%|===>-----------------------------------------------| Remaining: 103.7ms      8%|====>----------------------------------------------| Remaining: 92.8ms     10%|=====>---------------------------------------------| Remaining: 89.8ms     12%|======>--------------------------------------------| Remaining: 87.3ms     14%|=======>-------------------------------------------| Remaining: 85.9ms     16%|========>------------------------------------------| Remaining: 83.7ms     18%|=========>-----------------------------------------| Remaining: 82.1ms     20%|==========>----------------------------------------| Remaining: 80.0ms     22%|===========>---------------------------------------| Remaining: 77.9ms     24%|============>--------------------------------------| Remaining: 76.2ms     26%|=============>-------------------------------------| Remaining: 74.5ms     28%|==============>------------------------------------| Remaining: 70.9ms     30%|===============>-----------------------------------| Remaining: 68.3ms     32%|================>----------------------------------| Remaining: 65.9ms     34%|=================>---------------------------------| Remaining: 62.9ms     36%|==================>--------------------------------| Remaining: 60.2ms     38%|===================>-------------------------------| Remaining: 57.5ms     40%|====================>------------------------------| Remaining: 54.9ms     42%|=====================>-----------------------------| Remaining: 52.5ms     44%|======================>----------------------------| Remaining: 50.1ms     46%|=======================>---------------------------| Remaining: 47.9ms     48%|========================>--------------------------| Remaining: 45.8ms     50%|=========================>-------------------------| Remaining: 43.7ms     52%|==========================>------------------------| Remaining: 41.7ms     54%|===========================>-----------------------| Remaining: 39.7ms     56%|============================>----------------------| Remaining: 37.7ms     58%|=============================>---------------------| Remaining: 35.7ms     60%|==============================>--------------------| Remaining: 33.9ms     62%|===============================>-------------------| Remaining: 32.2ms     64%|================================>------------------| Remaining: 30.9ms     66%|=================================>-----------------| Remaining: 29.3ms     68%|==================================>----------------| Remaining: 27.4ms     70%|===================================>---------------| Remaining: 25.6ms     72%|====================================>--------------| Remaining: 23.8ms     74%|=====================================>-------------| Remaining: 22.0ms     76%|======================================>------------| Remaining: 20.2ms     78%|=======================================>-----------| Remaining: 18.5ms     80%|========================================>----------| Remaining: 16.7ms     82%|=========================================>---------| Remaining: 15.0ms     84%|==========================================>--------| Remaining: 13.3ms     86%|===========================================>-------| Remaining: 11.6ms     88%|============================================>------| Remaining: 9.9ms     90%|=============================================>-----| Remaining: 8.2ms     92%|==============================================>----| Remaining: 6.5ms     94%|===============================================>---| Remaining: 4.9ms     96%|================================================>--| Remaining: 3.3ms     98%|=================================================>-| Remaining: 1.6ms    100%|==================================================>| Total time: 80.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output" matches output

Simulation time:   48.2ms
Elapsed time:      80.9ms
Coverage:          44 (93.6%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      2%|=>-------------------------------------------------| Remaining: 12.3ms      4%|==>------------------------------------------------| Remaining: 6.4ms      6%|===>-----------------------------------------------| Remaining: 4.3ms      8%|====>----------------------------------------------| Remaining: 3.2ms     11%|=====>---------------------------------------------| Remaining: 2.6ms     13%|======>--------------------------------------------| Remaining: 2.2ms     14%|=======>-------------------------------------------| Remaining: 1.9ms     16%|========>------------------------------------------| Remaining: 1.7ms     18%|=========>-----------------------------------------| Remaining: 1.5ms     20%|==========>----------------------------------------| Remaining: 1.3ms     23%|===========>---------------------------------------| Remaining: 1.2ms     25%|============>--------------------------------------| Remaining: 1.1ms     26%|=============>-------------------------------------| Remaining: 1.0ms     28%|==============>------------------------------------| Remaining: 0.9ms     30%|===============>-----------------------------------| Remaining: 0.9ms     32%|================>----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     37%|==================>--------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.6ms     40%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.0ms     94%|===============================================>---| Remaining: 0.0ms     96%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input".

temp.blif:
  Nodes:           50
  Connections:     89
  Degree:          1.78
  Stages:          11

  0%|>--------------------------------------------------| Remaining: 175.8ms      2%|=>-------------------------------------------------| Remaining: 82.2ms      4%|==>------------------------------------------------| Remaining: 76.5ms      6%|===>-----------------------------------------------| Remaining: 74.4ms      8%|====>----------------------------------------------| Remaining: 71.7ms     10%|=====>---------------------------------------------| Remaining: 69.6ms     12%|======>--------------------------------------------| Remaining: 67.9ms     14%|=======>-------------------------------------------| Remaining: 66.1ms     16%|========>------------------------------------------| Remaining: 64.5ms     18%|=========>-----------------------------------------| Remaining: 65.2ms     20%|==========>----------------------------------------| Remaining: 64.9ms     22%|===========>---------------------------------------| Remaining: 65.4ms     24%|============>--------------------------------------| Remaining: 66.6ms     26%|=============>-------------------------------------| Remaining: 64.8ms     28%|==============>------------------------------------| Remaining: 64.2ms     30%|===============>-----------------------------------| Remaining: 63.1ms     32%|================>----------------------------------| Remaining: 61.7ms     34%|=================>---------------------------------| Remaining: 60.3ms     36%|==================>--------------------------------| Remaining: 58.3ms     38%|===================>-------------------------------| Remaining: 56.0ms     40%|====================>------------------------------| Remaining: 53.9ms     42%|=====================>-----------------------------| Remaining: 52.7ms     44%|======================>----------------------------| Remaining: 51.2ms     46%|=======================>---------------------------| Remaining: 50.1ms     48%|========================>--------------------------| Remaining: 47.9ms     50%|=========================>-------------------------| Remaining: 46.4ms     52%|==========================>------------------------| Remaining: 44.7ms     54%|===========================>-----------------------| Remaining: 43.5ms     56%|============================>----------------------| Remaining: 41.8ms     58%|=============================>---------------------| Remaining: 39.8ms     60%|==============================>--------------------| Remaining: 38.1ms     62%|===============================>-------------------| Remaining: 36.4ms     64%|================================>------------------| Remaining: 34.6ms     66%|=================================>-----------------| Remaining: 32.9ms     68%|==================================>----------------| Remaining: 31.0ms     70%|===================================>---------------| Remaining: 29.1ms     72%|====================================>--------------| Remaining: 27.2ms     74%|=====================================>-------------| Remaining: 25.3ms     76%|======================================>------------| Remaining: 23.5ms     78%|=======================================>-----------| Remaining: 21.4ms     80%|========================================>----------| Remaining: 19.4ms     82%|=========================================>---------| Remaining: 17.4ms     84%|==========================================>--------| Remaining: 15.4ms     86%|===========================================>-------| Remaining: 13.4ms     88%|============================================>------| Remaining: 11.5ms     90%|=============================================>-----| Remaining: 9.6ms     92%|==============================================>----| Remaining: 7.6ms     94%|===============================================>---| Remaining: 5.7ms     96%|================================================>--| Remaining: 3.8ms     98%|=================================================>-| Remaining: 1.9ms    100%|==================================================>| Total time: 93.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output" matches output

Simulation time:   57.2ms
Elapsed time:      93.9ms
Coverage:          47 (94.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.3ms      2%|=>-------------------------------------------------| Remaining: 12.0ms      4%|==>------------------------------------------------| Remaining: 6.3ms      6%|===>-----------------------------------------------| Remaining: 4.2ms      8%|====>----------------------------------------------| Remaining: 3.2ms     11%|=====>---------------------------------------------| Remaining: 2.5ms     13%|======>--------------------------------------------| Remaining: 2.1ms     14%|=======>-------------------------------------------| Remaining: 1.9ms     16%|========>------------------------------------------| Remaining: 1.7ms     18%|=========>-----------------------------------------| Remaining: 1.5ms     20%|==========>----------------------------------------| Remaining: 1.3ms     23%|===========>---------------------------------------| Remaining: 1.2ms     25%|============>--------------------------------------| Remaining: 1.1ms     26%|=============>-------------------------------------| Remaining: 1.0ms     28%|==============>------------------------------------| Remaining: 0.9ms     30%|===============>-----------------------------------| Remaining: 0.8ms     32%|================>----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     37%|==================>--------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.6ms     40%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_input".

temp.blif:
  Nodes:           50
  Connections:     89
  Degree:          1.78
  Stages:          11

  0%|>--------------------------------------------------| Remaining: 233.0ms      2%|=>-------------------------------------------------| Remaining: 123.6ms      4%|==>------------------------------------------------| Remaining: 109.5ms      6%|===>-----------------------------------------------| Remaining: 106.8ms      8%|====>----------------------------------------------| Remaining: 95.7ms     10%|=====>---------------------------------------------| Remaining: 88.8ms     12%|======>--------------------------------------------| Remaining: 82.9ms     14%|=======>-------------------------------------------| Remaining: 78.6ms     16%|========>------------------------------------------| Remaining: 75.5ms     18%|=========>-----------------------------------------| Remaining: 72.3ms     20%|==========>----------------------------------------| Remaining: 69.6ms     22%|===========>---------------------------------------| Remaining: 67.1ms     24%|============>--------------------------------------| Remaining: 64.6ms     26%|=============>-------------------------------------| Remaining: 62.4ms     28%|==============>------------------------------------| Remaining: 60.2ms     30%|===============>-----------------------------------| Remaining: 58.2ms     32%|================>----------------------------------| Remaining: 56.3ms     34%|=================>---------------------------------| Remaining: 54.4ms     36%|==================>--------------------------------| Remaining: 52.5ms     38%|===================>-------------------------------| Remaining: 50.6ms     40%|====================>------------------------------| Remaining: 48.7ms     42%|=====================>-----------------------------| Remaining: 47.2ms     44%|======================>----------------------------| Remaining: 46.5ms     46%|=======================>---------------------------| Remaining: 45.6ms     48%|========================>--------------------------| Remaining: 44.5ms     50%|=========================>-------------------------| Remaining: 43.5ms     52%|==========================>------------------------| Remaining: 42.1ms     54%|===========================>-----------------------| Remaining: 40.6ms     56%|============================>----------------------| Remaining: 39.1ms     58%|=============================>---------------------| Remaining: 37.5ms     60%|==============================>--------------------| Remaining: 36.0ms     62%|===============================>-------------------| Remaining: 34.4ms     64%|================================>------------------| Remaining: 32.8ms     66%|=================================>-----------------| Remaining: 31.1ms     68%|==================================>----------------| Remaining: 29.4ms     70%|===================================>---------------| Remaining: 27.7ms     72%|====================================>--------------| Remaining: 25.9ms     74%|=====================================>-------------| Remaining: 24.2ms     76%|======================================>------------| Remaining: 22.4ms     78%|=======================================>-----------| Remaining: 20.6ms     80%|========================================>----------| Remaining: 18.8ms     82%|=========================================>---------| Remaining: 17.0ms     84%|==========================================>--------| Remaining: 15.1ms     86%|===========================================>-------| Remaining: 13.1ms     88%|============================================>------| Remaining: 11.2ms     90%|=============================================>-----| Remaining: 9.4ms     92%|==============================================>----| Remaining: 7.5ms     94%|===============================================>---| Remaining: 5.6ms     96%|================================================>--| Remaining: 3.7ms     98%|=================================================>-| Remaining: 1.9ms    100%|==================================================>| Total time: 92.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_comparator_output" matches output

Simulation time:   56.3ms
Elapsed time:      92.8ms
Coverage:          47 (94.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register.v:
  Nodes:           30
  Connections:     36
  Degree:          1.20
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 159.8ms      2%|=>-------------------------------------------------| Remaining: 84.0ms      4%|==>------------------------------------------------| Remaining: 77.4ms      6%|===>-----------------------------------------------| Remaining: 71.0ms      8%|====>----------------------------------------------| Remaining: 65.6ms     10%|=====>---------------------------------------------| Remaining: 62.5ms     12%|======>--------------------------------------------| Remaining: 59.9ms     14%|=======>-------------------------------------------| Remaining: 58.2ms     16%|========>------------------------------------------| Remaining: 56.5ms     18%|=========>-----------------------------------------| Remaining: 54.6ms     20%|==========>----------------------------------------| Remaining: 53.3ms     22%|===========>---------------------------------------| Remaining: 51.2ms     24%|============>--------------------------------------| Remaining: 49.2ms     26%|=============>-------------------------------------| Remaining: 47.6ms     28%|==============>------------------------------------| Remaining: 46.1ms     30%|===============>-----------------------------------| Remaining: 44.8ms     32%|================>----------------------------------| Remaining: 43.4ms     34%|=================>---------------------------------| Remaining: 42.2ms     36%|==================>--------------------------------| Remaining: 41.3ms     38%|===================>-------------------------------| Remaining: 40.5ms     40%|====================>------------------------------| Remaining: 39.5ms     42%|=====================>-----------------------------| Remaining: 38.5ms     44%|======================>----------------------------| Remaining: 37.5ms     46%|=======================>---------------------------| Remaining: 36.4ms     48%|========================>--------------------------| Remaining: 35.4ms     50%|=========================>-------------------------| Remaining: 34.2ms     52%|==========================>------------------------| Remaining: 33.0ms     54%|===========================>-----------------------| Remaining: 32.0ms     56%|============================>----------------------| Remaining: 30.6ms     58%|=============================>---------------------| Remaining: 28.9ms     60%|==============================>--------------------| Remaining: 27.4ms     62%|===============================>-------------------| Remaining: 25.8ms     64%|================================>------------------| Remaining: 24.3ms     66%|=================================>-----------------| Remaining: 22.9ms     68%|==================================>----------------| Remaining: 21.4ms     70%|===================================>---------------| Remaining: 20.1ms     72%|====================================>--------------| Remaining: 18.8ms     74%|=====================================>-------------| Remaining: 17.4ms     76%|======================================>------------| Remaining: 16.0ms     78%|=======================================>-----------| Remaining: 14.6ms     80%|========================================>----------| Remaining: 13.2ms     82%|=========================================>---------| Remaining: 11.9ms     84%|==========================================>--------| Remaining: 10.5ms     86%|===========================================>-------| Remaining: 9.1ms     88%|============================================>------| Remaining: 7.8ms     90%|=============================================>-----| Remaining: 6.5ms     92%|==============================================>----| Remaining: 5.2ms     94%|===============================================>---| Remaining: 3.9ms     96%|================================================>--| Remaining: 2.6ms     98%|=================================================>-| Remaining: 1.3ms    100%|==================================================>| Total time: 65.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output" matches output

Simulation time:   31.5ms
Elapsed time:      65.5ms
Coverage:          27 (90.0%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register.v:
  Nodes:           30
  Connections:     36
  Degree:          1.20
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 101.0ms      2%|=>-------------------------------------------------| Remaining: 60.1ms      4%|==>------------------------------------------------| Remaining: 64.1ms      6%|===>-----------------------------------------------| Remaining: 59.2ms      8%|====>----------------------------------------------| Remaining: 57.9ms     10%|=====>---------------------------------------------| Remaining: 56.7ms     12%|======>--------------------------------------------| Remaining: 57.9ms     14%|=======>-------------------------------------------| Remaining: 57.6ms     16%|========>------------------------------------------| Remaining: 57.3ms     18%|=========>-----------------------------------------| Remaining: 56.8ms     20%|==========>----------------------------------------| Remaining: 57.0ms     22%|===========>---------------------------------------| Remaining: 55.9ms     24%|============>--------------------------------------| Remaining: 55.0ms     26%|=============>-------------------------------------| Remaining: 53.8ms     28%|==============>------------------------------------| Remaining: 53.1ms     30%|===============>-----------------------------------| Remaining: 51.9ms     32%|================>----------------------------------| Remaining: 50.7ms     34%|=================>---------------------------------| Remaining: 49.8ms     36%|==================>--------------------------------| Remaining: 48.9ms     38%|===================>-------------------------------| Remaining: 47.5ms     40%|====================>------------------------------| Remaining: 46.1ms     42%|=====================>-----------------------------| Remaining: 44.0ms     44%|======================>----------------------------| Remaining: 42.2ms     46%|=======================>---------------------------| Remaining: 40.9ms     48%|========================>--------------------------| Remaining: 39.6ms     50%|=========================>-------------------------| Remaining: 38.2ms     52%|==========================>------------------------| Remaining: 36.7ms     54%|===========================>-----------------------| Remaining: 35.4ms     56%|============================>----------------------| Remaining: 33.6ms     58%|=============================>---------------------| Remaining: 31.9ms     60%|==============================>--------------------| Remaining: 30.1ms     62%|===============================>-------------------| Remaining: 28.3ms     64%|================================>------------------| Remaining: 26.6ms     66%|=================================>-----------------| Remaining: 25.2ms     68%|==================================>----------------| Remaining: 23.8ms     70%|===================================>---------------| Remaining: 22.4ms     72%|====================================>--------------| Remaining: 21.0ms     74%|=====================================>-------------| Remaining: 19.6ms     76%|======================================>------------| Remaining: 18.1ms     78%|=======================================>-----------| Remaining: 16.6ms     80%|========================================>----------| Remaining: 15.1ms     82%|=========================================>---------| Remaining: 13.5ms     84%|==========================================>--------| Remaining: 11.9ms     86%|===========================================>-------| Remaining: 10.4ms     88%|============================================>------| Remaining: 9.0ms     90%|=============================================>-----| Remaining: 7.5ms     92%|==============================================>----| Remaining: 6.0ms     94%|===============================================>---| Remaining: 4.5ms     96%|================================================>--| Remaining: 3.0ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 74.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output" matches output

Simulation time:   34.6ms
Elapsed time:      74.9ms
Coverage:          27 (90.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.1ms      3%|=>-------------------------------------------------| Remaining: 9.6ms      4%|==>------------------------------------------------| Remaining: 6.7ms      7%|===>-----------------------------------------------| Remaining: 4.0ms      9%|====>----------------------------------------------| Remaining: 3.4ms     10%|=====>---------------------------------------------| Remaining: 2.9ms     13%|======>--------------------------------------------| Remaining: 2.2ms     14%|=======>-------------------------------------------| Remaining: 2.0ms     17%|========>------------------------------------------| Remaining: 1.6ms     19%|=========>-----------------------------------------| Remaining: 1.5ms     20%|==========>----------------------------------------| Remaining: 1.4ms     23%|===========>---------------------------------------| Remaining: 1.2ms     25%|============>--------------------------------------| Remaining: 1.1ms     26%|=============>-------------------------------------| Remaining: 1.0ms     29%|==============>------------------------------------| Remaining: 0.9ms     30%|===============>-----------------------------------| Remaining: 0.8ms     33%|================>----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     36%|==================>--------------------------------| Remaining: 0.7ms     39%|===================>-------------------------------| Remaining: 0.6ms     41%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.4ms     51%|=========================>-------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.3ms     57%|============================>----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.2ms     72%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.1ms     78%|=======================================>-----------| Remaining: 0.1ms     81%|========================================>----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     87%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.0ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input".

temp.blif:
  Nodes:           34
  Connections:     40
  Degree:          1.18
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 104.7ms      2%|=>-------------------------------------------------| Remaining: 58.6ms      4%|==>------------------------------------------------| Remaining: 56.6ms      6%|===>-----------------------------------------------| Remaining: 54.1ms      8%|====>----------------------------------------------| Remaining: 53.1ms     10%|=====>---------------------------------------------| Remaining: 51.9ms     12%|======>--------------------------------------------| Remaining: 50.3ms     14%|=======>-------------------------------------------| Remaining: 49.3ms     16%|========>------------------------------------------| Remaining: 48.3ms     18%|=========>-----------------------------------------| Remaining: 49.3ms     20%|==========>----------------------------------------| Remaining: 49.3ms     22%|===========>---------------------------------------| Remaining: 50.2ms     24%|============>--------------------------------------| Remaining: 50.3ms     26%|=============>-------------------------------------| Remaining: 50.7ms     28%|==============>------------------------------------| Remaining: 49.8ms     30%|===============>-----------------------------------| Remaining: 48.4ms     32%|================>----------------------------------| Remaining: 46.8ms     34%|=================>---------------------------------| Remaining: 45.4ms     36%|==================>--------------------------------| Remaining: 43.5ms     38%|===================>-------------------------------| Remaining: 42.1ms     40%|====================>------------------------------| Remaining: 41.0ms     42%|=====================>-----------------------------| Remaining: 39.6ms     44%|======================>----------------------------| Remaining: 37.9ms     46%|=======================>---------------------------| Remaining: 36.2ms     48%|========================>--------------------------| Remaining: 35.4ms     50%|=========================>-------------------------| Remaining: 34.4ms     52%|==========================>------------------------| Remaining: 33.2ms     54%|===========================>-----------------------| Remaining: 32.0ms     56%|============================>----------------------| Remaining: 30.9ms     58%|=============================>---------------------| Remaining: 29.7ms     60%|==============================>--------------------| Remaining: 28.2ms     62%|===============================>-------------------| Remaining: 26.9ms     64%|================================>------------------| Remaining: 25.7ms     66%|=================================>-----------------| Remaining: 24.1ms     68%|==================================>----------------| Remaining: 22.7ms     70%|===================================>---------------| Remaining: 21.3ms     72%|====================================>--------------| Remaining: 20.1ms     74%|=====================================>-------------| Remaining: 18.7ms     76%|======================================>------------| Remaining: 17.3ms     78%|=======================================>-----------| Remaining: 15.8ms     80%|========================================>----------| Remaining: 14.4ms     82%|=========================================>---------| Remaining: 13.0ms     84%|==========================================>--------| Remaining: 11.5ms     86%|===========================================>-------| Remaining: 10.1ms     88%|============================================>------| Remaining: 8.7ms     90%|=============================================>-----| Remaining: 7.2ms     92%|==============================================>----| Remaining: 5.8ms     94%|===============================================>---| Remaining: 4.3ms     96%|================================================>--| Remaining: 2.9ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 72.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output" matches output

Simulation time:   37.1ms
Elapsed time:      72.3ms
Coverage:          31 (91.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.1ms      3%|=>-------------------------------------------------| Remaining: 13.5ms      4%|==>------------------------------------------------| Remaining: 9.3ms      7%|===>-----------------------------------------------| Remaining: 5.5ms      9%|====>----------------------------------------------| Remaining: 4.6ms     10%|=====>---------------------------------------------| Remaining: 3.9ms     13%|======>--------------------------------------------| Remaining: 3.0ms     14%|=======>-------------------------------------------| Remaining: 2.8ms     17%|========>------------------------------------------| Remaining: 2.3ms     19%|=========>-----------------------------------------| Remaining: 2.1ms     20%|==========>----------------------------------------| Remaining: 2.0ms     23%|===========>---------------------------------------| Remaining: 1.7ms     25%|============>--------------------------------------| Remaining: 1.6ms     26%|=============>-------------------------------------| Remaining: 1.5ms     29%|==============>------------------------------------| Remaining: 1.3ms     30%|===============>-----------------------------------| Remaining: 1.3ms     33%|================>----------------------------------| Remaining: 1.1ms     35%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.0ms     39%|===================>-------------------------------| Remaining: 0.9ms     41%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.9ms     45%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     49%|========================>--------------------------| Remaining: 0.7ms     51%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.6ms     55%|===========================>-----------------------| Remaining: 0.5ms     57%|============================>----------------------| Remaining: 0.5ms     59%|=============================>---------------------| Remaining: 0.5ms     61%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.4ms     65%|================================>------------------| Remaining: 0.4ms     67%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     75%|=====================================>-------------| Remaining: 0.3ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     81%|========================================>----------| Remaining: 0.2ms     83%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     87%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     99%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_input".

temp.blif:
  Nodes:           34
  Connections:     40
  Degree:          1.18
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 214.1ms      2%|=>-------------------------------------------------| Remaining: 78.2ms      4%|==>------------------------------------------------| Remaining: 66.7ms      6%|===>-----------------------------------------------| Remaining: 71.8ms      8%|====>----------------------------------------------| Remaining: 74.9ms     10%|=====>---------------------------------------------| Remaining: 76.8ms     12%|======>--------------------------------------------| Remaining: 76.4ms     14%|=======>-------------------------------------------| Remaining: 76.3ms     16%|========>------------------------------------------| Remaining: 75.2ms     18%|=========>-----------------------------------------| Remaining: 70.7ms     20%|==========>----------------------------------------| Remaining: 66.7ms     22%|===========>---------------------------------------| Remaining: 63.9ms     24%|============>--------------------------------------| Remaining: 62.1ms     26%|=============>-------------------------------------| Remaining: 59.3ms     28%|==============>------------------------------------| Remaining: 57.3ms     30%|===============>-----------------------------------| Remaining: 55.3ms     32%|================>----------------------------------| Remaining: 53.4ms     34%|=================>---------------------------------| Remaining: 52.0ms     36%|==================>--------------------------------| Remaining: 50.2ms     38%|===================>-------------------------------| Remaining: 49.2ms     40%|====================>------------------------------| Remaining: 48.3ms     42%|=====================>-----------------------------| Remaining: 47.3ms     44%|======================>----------------------------| Remaining: 45.6ms     46%|=======================>---------------------------| Remaining: 43.5ms     48%|========================>--------------------------| Remaining: 41.6ms     50%|=========================>-------------------------| Remaining: 40.2ms     52%|==========================>------------------------| Remaining: 38.4ms     54%|===========================>-----------------------| Remaining: 36.9ms     56%|============================>----------------------| Remaining: 35.6ms     58%|=============================>---------------------| Remaining: 34.2ms     60%|==============================>--------------------| Remaining: 32.8ms     62%|===============================>-------------------| Remaining: 31.0ms     64%|================================>------------------| Remaining: 29.1ms     66%|=================================>-----------------| Remaining: 27.6ms     68%|==================================>----------------| Remaining: 26.1ms     70%|===================================>---------------| Remaining: 24.4ms     72%|====================================>--------------| Remaining: 22.6ms     74%|=====================================>-------------| Remaining: 21.1ms     76%|======================================>------------| Remaining: 19.5ms     78%|=======================================>-----------| Remaining: 17.9ms     80%|========================================>----------| Remaining: 16.2ms     82%|=========================================>---------| Remaining: 14.5ms     84%|==========================================>--------| Remaining: 12.9ms     86%|===========================================>-------| Remaining: 11.3ms     88%|============================================>------| Remaining: 9.7ms     90%|=============================================>-----| Remaining: 8.1ms     92%|==============================================>----| Remaining: 6.5ms     94%|===============================================>---| Remaining: 4.8ms     96%|================================================>--| Remaining: 3.2ms     98%|=================================================>-| Remaining: 1.6ms    100%|==================================================>| Total time: 79.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_4_bit_shift_register_output" matches output

Simulation time:   39.9ms
Elapsed time:      79.7ms
Coverage:          31 (91.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU.v:
  Nodes:           95
  Connections:     235
  Degree:          2.47
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 305.9ms      2%|=>-------------------------------------------------| Remaining: 142.5ms      4%|==>------------------------------------------------| Remaining: 149.8ms      6%|===>-----------------------------------------------| Remaining: 138.7ms      8%|====>----------------------------------------------| Remaining: 132.3ms     10%|=====>---------------------------------------------| Remaining: 128.5ms     12%|======>--------------------------------------------| Remaining: 124.8ms     14%|=======>-------------------------------------------| Remaining: 123.3ms     16%|========>------------------------------------------| Remaining: 118.8ms     18%|=========>-----------------------------------------| Remaining: 114.6ms     20%|==========>----------------------------------------| Remaining: 111.4ms     22%|===========>---------------------------------------| Remaining: 109.1ms     24%|============>--------------------------------------| Remaining: 107.1ms     26%|=============>-------------------------------------| Remaining: 104.2ms     28%|==============>------------------------------------| Remaining: 100.7ms     30%|===============>-----------------------------------| Remaining: 97.4ms     32%|================>----------------------------------| Remaining: 94.2ms     34%|=================>---------------------------------| Remaining: 90.9ms     36%|==================>--------------------------------| Remaining: 87.7ms     38%|===================>-------------------------------| Remaining: 85.1ms     40%|====================>------------------------------| Remaining: 82.2ms     42%|=====================>-----------------------------| Remaining: 79.1ms     44%|======================>----------------------------| Remaining: 76.0ms     46%|=======================>---------------------------| Remaining: 73.1ms     48%|========================>--------------------------| Remaining: 70.2ms     50%|=========================>-------------------------| Remaining: 67.3ms     52%|==========================>------------------------| Remaining: 64.6ms     54%|===========================>-----------------------| Remaining: 62.0ms     56%|============================>----------------------| Remaining: 59.1ms     58%|=============================>---------------------| Remaining: 56.3ms     60%|==============================>--------------------| Remaining: 53.7ms     62%|===============================>-------------------| Remaining: 51.0ms     64%|================================>------------------| Remaining: 48.3ms     66%|=================================>-----------------| Remaining: 45.7ms     68%|==================================>----------------| Remaining: 43.2ms     70%|===================================>---------------| Remaining: 40.6ms     72%|====================================>--------------| Remaining: 37.8ms     74%|=====================================>-------------| Remaining: 35.2ms     76%|======================================>------------| Remaining: 32.4ms     78%|=======================================>-----------| Remaining: 29.7ms     80%|========================================>----------| Remaining: 27.2ms     82%|=========================================>---------| Remaining: 24.6ms     84%|==========================================>--------| Remaining: 22.0ms     86%|===========================================>-------| Remaining: 19.3ms     88%|============================================>------| Remaining: 16.6ms     90%|=============================================>-----| Remaining: 13.8ms     92%|==============================================>----| Remaining: 11.1ms     94%|===============================================>---| Remaining: 8.3ms     96%|================================================>--| Remaining: 5.5ms     98%|=================================================>-| Remaining: 2.8ms    100%|==================================================>| Total time: 138.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output" matches output

Simulation time:   105.4ms
Elapsed time:      138.3ms
Coverage:          92 (96.8%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU.v:
  Nodes:           95
  Connections:     235
  Degree:          2.47
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 392.5ms      2%|=>-------------------------------------------------| Remaining: 146.1ms      4%|==>------------------------------------------------| Remaining: 136.7ms      6%|===>-----------------------------------------------| Remaining: 129.5ms      8%|====>----------------------------------------------| Remaining: 123.6ms     10%|=====>---------------------------------------------| Remaining: 119.6ms     12%|======>--------------------------------------------| Remaining: 115.9ms     14%|=======>-------------------------------------------| Remaining: 115.1ms     16%|========>------------------------------------------| Remaining: 111.9ms     18%|=========>-----------------------------------------| Remaining: 108.7ms     20%|==========>----------------------------------------| Remaining: 106.3ms     22%|===========>---------------------------------------| Remaining: 103.2ms     24%|============>--------------------------------------| Remaining: 101.1ms     26%|=============>-------------------------------------| Remaining: 98.4ms     28%|==============>------------------------------------| Remaining: 95.4ms     30%|===============>-----------------------------------| Remaining: 92.7ms     32%|================>----------------------------------| Remaining: 89.9ms     34%|=================>---------------------------------| Remaining: 87.0ms     36%|==================>--------------------------------| Remaining: 84.1ms     38%|===================>-------------------------------| Remaining: 81.8ms     40%|====================>------------------------------| Remaining: 80.4ms     42%|=====================>-----------------------------| Remaining: 79.7ms     44%|======================>----------------------------| Remaining: 77.4ms     46%|=======================>---------------------------| Remaining: 75.6ms     48%|========================>--------------------------| Remaining: 72.5ms     50%|=========================>-------------------------| Remaining: 69.5ms     52%|==========================>------------------------| Remaining: 66.6ms     54%|===========================>-----------------------| Remaining: 63.7ms     56%|============================>----------------------| Remaining: 60.8ms     58%|=============================>---------------------| Remaining: 57.9ms     60%|==============================>--------------------| Remaining: 55.7ms     62%|===============================>-------------------| Remaining: 53.8ms     64%|================================>------------------| Remaining: 50.8ms     66%|=================================>-----------------| Remaining: 48.0ms     68%|==================================>----------------| Remaining: 45.0ms     70%|===================================>---------------| Remaining: 42.1ms     72%|====================================>--------------| Remaining: 39.2ms     74%|=====================================>-------------| Remaining: 36.3ms     76%|======================================>------------| Remaining: 33.6ms     78%|=======================================>-----------| Remaining: 30.8ms     80%|========================================>----------| Remaining: 27.9ms     82%|=========================================>---------| Remaining: 25.1ms     84%|==========================================>--------| Remaining: 22.2ms     86%|===========================================>-------| Remaining: 19.4ms     88%|============================================>------| Remaining: 16.6ms     90%|=============================================>-----| Remaining: 13.8ms     92%|==============================================>----| Remaining: 11.0ms     94%|===============================================>---| Remaining: 8.3ms     96%|================================================>--| Remaining: 5.5ms     98%|=================================================>-| Remaining: 2.8ms    100%|==================================================>| Total time: 137.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output" matches output

Simulation time:   104.5ms
Elapsed time:      137.4ms
Coverage:          92 (96.8%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.2ms      2%|=>-------------------------------------------------| Remaining: 15.3ms      4%|==>------------------------------------------------| Remaining: 8.3ms      6%|===>-----------------------------------------------| Remaining: 5.9ms      8%|====>----------------------------------------------| Remaining: 4.4ms     10%|=====>---------------------------------------------| Remaining: 3.7ms     12%|======>--------------------------------------------| Remaining: 3.1ms     14%|=======>-------------------------------------------| Remaining: 2.7ms     16%|========>------------------------------------------| Remaining: 2.3ms     18%|=========>-----------------------------------------| Remaining: 2.1ms     20%|==========>----------------------------------------| Remaining: 1.9ms     22%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.5ms     30%|===============>-----------------------------------| Remaining: 1.4ms     32%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.1ms     38%|===================>-------------------------------| Remaining: 1.0ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.9ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input".

temp.blif:
  Nodes:           99
  Connections:     239
  Degree:          2.41
  Stages:          9

  0%|>--------------------------------------------------| Remaining: 470.6ms      2%|=>-------------------------------------------------| Remaining: 228.2ms      4%|==>------------------------------------------------| Remaining: 213.6ms      6%|===>-----------------------------------------------| Remaining: 208.4ms      8%|====>----------------------------------------------| Remaining: 186.7ms     10%|=====>---------------------------------------------| Remaining: 177.1ms     12%|======>--------------------------------------------| Remaining: 170.4ms     14%|=======>-------------------------------------------| Remaining: 159.7ms     16%|========>------------------------------------------| Remaining: 152.3ms     18%|=========>-----------------------------------------| Remaining: 144.5ms     20%|==========>----------------------------------------| Remaining: 137.8ms     22%|===========>---------------------------------------| Remaining: 131.9ms     24%|============>--------------------------------------| Remaining: 126.3ms     26%|=============>-------------------------------------| Remaining: 121.3ms     28%|==============>------------------------------------| Remaining: 117.7ms     30%|===============>-----------------------------------| Remaining: 114.5ms     32%|================>----------------------------------| Remaining: 110.4ms     34%|=================>---------------------------------| Remaining: 106.5ms     36%|==================>--------------------------------| Remaining: 102.4ms     38%|===================>-------------------------------| Remaining: 98.3ms     40%|====================>------------------------------| Remaining: 94.5ms     42%|=====================>-----------------------------| Remaining: 90.7ms     44%|======================>----------------------------| Remaining: 87.0ms     46%|=======================>---------------------------| Remaining: 83.4ms     48%|========================>--------------------------| Remaining: 79.9ms     50%|=========================>-------------------------| Remaining: 76.4ms     52%|==========================>------------------------| Remaining: 73.8ms     54%|===========================>-----------------------| Remaining: 70.8ms     56%|============================>----------------------| Remaining: 67.9ms     58%|=============================>---------------------| Remaining: 65.0ms     60%|==============================>--------------------| Remaining: 62.2ms     62%|===============================>-------------------| Remaining: 59.3ms     64%|================================>------------------| Remaining: 56.0ms     66%|=================================>-----------------| Remaining: 52.6ms     68%|==================================>----------------| Remaining: 49.4ms     70%|===================================>---------------| Remaining: 46.1ms     72%|====================================>--------------| Remaining: 43.1ms     74%|=====================================>-------------| Remaining: 40.3ms     76%|======================================>------------| Remaining: 37.3ms     78%|=======================================>-----------| Remaining: 34.3ms     80%|========================================>----------| Remaining: 31.2ms     82%|=========================================>---------| Remaining: 28.3ms     84%|==========================================>--------| Remaining: 25.3ms     86%|===========================================>-------| Remaining: 22.2ms     88%|============================================>------| Remaining: 19.0ms     90%|=============================================>-----| Remaining: 15.8ms     92%|==============================================>----| Remaining: 12.7ms     94%|===============================================>---| Remaining: 9.5ms     96%|================================================>--| Remaining: 6.4ms     98%|=================================================>-| Remaining: 3.2ms    100%|==================================================>| Total time: 160.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output" matches output

Simulation time:   123.0ms
Elapsed time:      160.1ms
Coverage:          96 (97.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.1ms      2%|=>-------------------------------------------------| Remaining: 16.8ms      4%|==>------------------------------------------------| Remaining: 8.9ms      6%|===>-----------------------------------------------| Remaining: 6.3ms      8%|====>----------------------------------------------| Remaining: 4.7ms     10%|=====>---------------------------------------------| Remaining: 3.9ms     12%|======>--------------------------------------------| Remaining: 3.2ms     14%|=======>-------------------------------------------| Remaining: 2.8ms     16%|========>------------------------------------------| Remaining: 2.4ms     18%|=========>-----------------------------------------| Remaining: 2.2ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.9ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.5ms     30%|===============>-----------------------------------| Remaining: 1.4ms     32%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.1ms     38%|===================>-------------------------------| Remaining: 1.1ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 0.9ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.7ms     54%|===========================>-----------------------| Remaining: 0.7ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.6ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.5ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.5ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_input".

temp.blif:
  Nodes:           99
  Connections:     239
  Degree:          2.41
  Stages:          9

  0%|>--------------------------------------------------| Remaining: 336.2ms      2%|=>-------------------------------------------------| Remaining: 162.6ms      4%|==>------------------------------------------------| Remaining: 149.2ms      6%|===>-----------------------------------------------| Remaining: 142.5ms      8%|====>----------------------------------------------| Remaining: 136.7ms     10%|=====>---------------------------------------------| Remaining: 131.3ms     12%|======>--------------------------------------------| Remaining: 127.0ms     14%|=======>-------------------------------------------| Remaining: 123.3ms     16%|========>------------------------------------------| Remaining: 119.7ms     18%|=========>-----------------------------------------| Remaining: 116.3ms     20%|==========>----------------------------------------| Remaining: 115.5ms     22%|===========>---------------------------------------| Remaining: 112.1ms     24%|============>--------------------------------------| Remaining: 108.9ms     26%|=============>-------------------------------------| Remaining: 107.6ms     28%|==============>------------------------------------| Remaining: 105.1ms     30%|===============>-----------------------------------| Remaining: 102.5ms     32%|================>----------------------------------| Remaining: 100.2ms     34%|=================>---------------------------------| Remaining: 97.6ms     36%|==================>--------------------------------| Remaining: 95.0ms     38%|===================>-------------------------------| Remaining: 92.4ms     40%|====================>------------------------------| Remaining: 89.6ms     42%|=====================>-----------------------------| Remaining: 86.7ms     44%|======================>----------------------------| Remaining: 84.3ms     46%|=======================>---------------------------| Remaining: 81.4ms     48%|========================>--------------------------| Remaining: 78.2ms     50%|=========================>-------------------------| Remaining: 75.7ms     52%|==========================>------------------------| Remaining: 72.9ms     54%|===========================>-----------------------| Remaining: 70.3ms     56%|============================>----------------------| Remaining: 67.6ms     58%|=============================>---------------------| Remaining: 64.7ms     60%|==============================>--------------------| Remaining: 61.8ms     62%|===============================>-------------------| Remaining: 59.0ms     64%|================================>------------------| Remaining: 56.2ms     66%|=================================>-----------------| Remaining: 53.1ms     68%|==================================>----------------| Remaining: 50.3ms     70%|===================================>---------------| Remaining: 47.4ms     72%|====================================>--------------| Remaining: 44.4ms     74%|=====================================>-------------| Remaining: 41.3ms     76%|======================================>------------| Remaining: 38.0ms     78%|=======================================>-----------| Remaining: 34.6ms     80%|========================================>----------| Remaining: 31.5ms     82%|=========================================>---------| Remaining: 28.3ms     84%|==========================================>--------| Remaining: 25.3ms     86%|===========================================>-------| Remaining: 22.1ms     88%|============================================>------| Remaining: 18.9ms     90%|=============================================>-----| Remaining: 15.7ms     92%|==============================================>----| Remaining: 12.6ms     94%|===============================================>---| Remaining: 9.5ms     96%|================================================>--| Remaining: 6.4ms     98%|=================================================>-| Remaining: 3.2ms    100%|==================================================>| Total time: 159.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_74381_ALU_output" matches output

Simulation time:   121.7ms
Elapsed time:      159.1ms
Coverage:          96 (97.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.3ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x.v:
  Nodes:           72
  Connections:     291
  Degree:          4.04
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 311.4ms      2%|=>-------------------------------------------------| Remaining: 118.1ms      4%|==>------------------------------------------------| Remaining: 108.9ms      6%|===>-----------------------------------------------| Remaining: 101.9ms      8%|====>----------------------------------------------| Remaining: 101.1ms     10%|=====>---------------------------------------------| Remaining: 100.7ms     12%|======>--------------------------------------------| Remaining: 96.2ms     14%|=======>-------------------------------------------| Remaining: 95.0ms     16%|========>------------------------------------------| Remaining: 94.9ms     18%|=========>-----------------------------------------| Remaining: 93.9ms     20%|==========>----------------------------------------| Remaining: 91.5ms     22%|===========>---------------------------------------| Remaining: 87.9ms     24%|============>--------------------------------------| Remaining: 84.5ms     26%|=============>-------------------------------------| Remaining: 81.5ms     28%|==============>------------------------------------| Remaining: 78.4ms     30%|===============>-----------------------------------| Remaining: 75.4ms     32%|================>----------------------------------| Remaining: 72.5ms     34%|=================>---------------------------------| Remaining: 69.8ms     36%|==================>--------------------------------| Remaining: 67.5ms     38%|===================>-------------------------------| Remaining: 66.1ms     40%|====================>------------------------------| Remaining: 63.5ms     42%|=====================>-----------------------------| Remaining: 61.8ms     44%|======================>----------------------------| Remaining: 59.3ms     46%|=======================>---------------------------| Remaining: 56.9ms     48%|========================>--------------------------| Remaining: 54.4ms     50%|=========================>-------------------------| Remaining: 52.1ms     52%|==========================>------------------------| Remaining: 49.8ms     54%|===========================>-----------------------| Remaining: 47.5ms     56%|============================>----------------------| Remaining: 45.2ms     58%|=============================>---------------------| Remaining: 42.9ms     60%|==============================>--------------------| Remaining: 40.8ms     62%|===============================>-------------------| Remaining: 38.6ms     64%|================================>------------------| Remaining: 36.5ms     66%|=================================>-----------------| Remaining: 34.3ms     68%|==================================>----------------| Remaining: 32.2ms     70%|===================================>---------------| Remaining: 30.1ms     72%|====================================>--------------| Remaining: 28.1ms     74%|=====================================>-------------| Remaining: 26.0ms     76%|======================================>------------| Remaining: 23.9ms     78%|=======================================>-----------| Remaining: 21.9ms     80%|========================================>----------| Remaining: 19.8ms     82%|=========================================>---------| Remaining: 17.8ms     84%|==========================================>--------| Remaining: 15.9ms     86%|===========================================>-------| Remaining: 13.9ms     88%|============================================>------| Remaining: 11.8ms     90%|=============================================>-----| Remaining: 9.9ms     92%|==============================================>----| Remaining: 7.9ms     94%|===============================================>---| Remaining: 5.9ms     96%|================================================>--| Remaining: 3.9ms     98%|=================================================>-| Remaining: 2.0ms    100%|==================================================>| Total time: 97.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output" matches output

Simulation time:   76.3ms
Elapsed time:      97.8ms
Coverage:          69 (95.8%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x.v:
  Nodes:           72
  Connections:     291
  Degree:          4.04
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 314.5ms      2%|=>-------------------------------------------------| Remaining: 108.8ms      4%|==>------------------------------------------------| Remaining: 100.2ms      6%|===>-----------------------------------------------| Remaining: 97.3ms      8%|====>----------------------------------------------| Remaining: 94.7ms     10%|=====>---------------------------------------------| Remaining: 91.0ms     12%|======>--------------------------------------------| Remaining: 87.7ms     14%|=======>-------------------------------------------| Remaining: 84.6ms     16%|========>------------------------------------------| Remaining: 81.8ms     18%|=========>-----------------------------------------| Remaining: 79.2ms     20%|==========>----------------------------------------| Remaining: 76.7ms     22%|===========>---------------------------------------| Remaining: 74.6ms     24%|============>--------------------------------------| Remaining: 72.3ms     26%|=============>-------------------------------------| Remaining: 70.2ms     28%|==============>------------------------------------| Remaining: 68.0ms     30%|===============>-----------------------------------| Remaining: 66.7ms     32%|================>----------------------------------| Remaining: 65.4ms     34%|=================>---------------------------------| Remaining: 63.6ms     36%|==================>--------------------------------| Remaining: 61.4ms     38%|===================>-------------------------------| Remaining: 59.5ms     40%|====================>------------------------------| Remaining: 57.5ms     42%|=====================>-----------------------------| Remaining: 55.6ms     44%|======================>----------------------------| Remaining: 53.5ms     46%|=======================>---------------------------| Remaining: 51.5ms     48%|========================>--------------------------| Remaining: 49.5ms     50%|=========================>-------------------------| Remaining: 47.5ms     52%|==========================>------------------------| Remaining: 45.8ms     54%|===========================>-----------------------| Remaining: 44.5ms     56%|============================>----------------------| Remaining: 42.8ms     58%|=============================>---------------------| Remaining: 41.2ms     60%|==============================>--------------------| Remaining: 39.3ms     62%|===============================>-------------------| Remaining: 38.0ms     64%|================================>------------------| Remaining: 36.6ms     66%|=================================>-----------------| Remaining: 35.1ms     68%|==================================>----------------| Remaining: 33.0ms     70%|===================================>---------------| Remaining: 31.0ms     72%|====================================>--------------| Remaining: 29.2ms     74%|=====================================>-------------| Remaining: 27.0ms     76%|======================================>------------| Remaining: 24.8ms     78%|=======================================>-----------| Remaining: 22.9ms     80%|========================================>----------| Remaining: 20.9ms     82%|=========================================>---------| Remaining: 19.1ms     84%|==========================================>--------| Remaining: 17.1ms     86%|===========================================>-------| Remaining: 15.0ms     88%|============================================>------| Remaining: 12.9ms     90%|=============================================>-----| Remaining: 10.8ms     92%|==============================================>----| Remaining: 8.7ms     94%|===============================================>---| Remaining: 6.5ms     96%|================================================>--| Remaining: 4.4ms     98%|=================================================>-| Remaining: 2.2ms    100%|==================================================>| Total time: 110.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output" matches output

Simulation time:   85.0ms
Elapsed time:      110.9ms
Coverage:          69 (95.8%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.9ms      2%|=>-------------------------------------------------| Remaining: 13.1ms      4%|==>------------------------------------------------| Remaining: 7.4ms      6%|===>-----------------------------------------------| Remaining: 5.2ms      8%|====>----------------------------------------------| Remaining: 3.9ms     10%|=====>---------------------------------------------| Remaining: 3.2ms     12%|======>--------------------------------------------| Remaining: 2.7ms     14%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.0ms     18%|=========>-----------------------------------------| Remaining: 1.8ms     20%|==========>----------------------------------------| Remaining: 1.7ms     22%|===========>---------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.4ms     26%|=============>-------------------------------------| Remaining: 1.3ms     28%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     32%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.9ms     38%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.8ms     42%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.7ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.5ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input".

temp.blif:
  Nodes:           79
  Connections:     298
  Degree:          3.77
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 449.9ms      2%|=>-------------------------------------------------| Remaining: 184.3ms      4%|==>------------------------------------------------| Remaining: 137.7ms      6%|===>-----------------------------------------------| Remaining: 134.2ms      8%|====>----------------------------------------------| Remaining: 131.7ms     10%|=====>---------------------------------------------| Remaining: 134.7ms     12%|======>--------------------------------------------| Remaining: 133.8ms     14%|=======>-------------------------------------------| Remaining: 132.4ms     16%|========>------------------------------------------| Remaining: 130.5ms     18%|=========>-----------------------------------------| Remaining: 128.1ms     20%|==========>----------------------------------------| Remaining: 125.3ms     22%|===========>---------------------------------------| Remaining: 119.4ms     24%|============>--------------------------------------| Remaining: 113.0ms     26%|=============>-------------------------------------| Remaining: 109.2ms     28%|==============>------------------------------------| Remaining: 106.2ms     30%|===============>-----------------------------------| Remaining: 101.6ms     32%|================>----------------------------------| Remaining: 96.8ms     34%|=================>---------------------------------| Remaining: 93.2ms     36%|==================>--------------------------------| Remaining: 91.3ms     38%|===================>-------------------------------| Remaining: 89.0ms     40%|====================>------------------------------| Remaining: 84.9ms     42%|=====================>-----------------------------| Remaining: 80.9ms     44%|======================>----------------------------| Remaining: 77.8ms     46%|=======================>---------------------------| Remaining: 74.9ms     48%|========================>--------------------------| Remaining: 71.3ms     50%|=========================>-------------------------| Remaining: 67.8ms     52%|==========================>------------------------| Remaining: 64.5ms     54%|===========================>-----------------------| Remaining: 62.2ms     56%|============================>----------------------| Remaining: 59.2ms     58%|=============================>---------------------| Remaining: 55.9ms     60%|==============================>--------------------| Remaining: 52.9ms     62%|===============================>-------------------| Remaining: 49.8ms     64%|================================>------------------| Remaining: 46.8ms     66%|=================================>-----------------| Remaining: 44.0ms     68%|==================================>----------------| Remaining: 41.3ms     70%|===================================>---------------| Remaining: 38.7ms     72%|====================================>--------------| Remaining: 36.1ms     74%|=====================================>-------------| Remaining: 33.3ms     76%|======================================>------------| Remaining: 30.6ms     78%|=======================================>-----------| Remaining: 28.1ms     80%|========================================>----------| Remaining: 25.5ms     82%|=========================================>---------| Remaining: 22.9ms     84%|==========================================>--------| Remaining: 20.3ms     86%|===========================================>-------| Remaining: 17.7ms     88%|============================================>------| Remaining: 15.1ms     90%|=============================================>-----| Remaining: 12.5ms     92%|==============================================>----| Remaining: 10.0ms     94%|===============================================>---| Remaining: 7.5ms     96%|================================================>--| Remaining: 5.0ms     98%|=================================================>-| Remaining: 2.5ms    100%|==================================================>| Total time: 127.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output" matches output

Simulation time:   99.6ms
Elapsed time:      127.6ms
Coverage:          76 (96.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.0ms      2%|=>-------------------------------------------------| Remaining: 15.6ms      4%|==>------------------------------------------------| Remaining: 8.8ms      6%|===>-----------------------------------------------| Remaining: 6.2ms      8%|====>----------------------------------------------| Remaining: 4.5ms     10%|=====>---------------------------------------------| Remaining: 3.7ms     12%|======>--------------------------------------------| Remaining: 3.2ms     14%|=======>-------------------------------------------| Remaining: 2.8ms     16%|========>------------------------------------------| Remaining: 2.5ms     18%|=========>-----------------------------------------| Remaining: 2.2ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.7ms     24%|============>--------------------------------------| Remaining: 1.6ms     26%|=============>-------------------------------------| Remaining: 1.5ms     28%|==============>------------------------------------| Remaining: 1.4ms     30%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.2ms     34%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.0ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_input".

temp.blif:
  Nodes:           79
  Connections:     298
  Degree:          3.77
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 288.3ms      2%|=>-------------------------------------------------| Remaining: 113.3ms      4%|==>------------------------------------------------| Remaining: 104.7ms      6%|===>-----------------------------------------------| Remaining: 99.4ms      8%|====>----------------------------------------------| Remaining: 97.6ms     10%|=====>---------------------------------------------| Remaining: 95.3ms     12%|======>--------------------------------------------| Remaining: 93.3ms     14%|=======>-------------------------------------------| Remaining: 93.0ms     16%|========>------------------------------------------| Remaining: 94.8ms     18%|=========>-----------------------------------------| Remaining: 95.1ms     20%|==========>----------------------------------------| Remaining: 96.9ms     22%|===========>---------------------------------------| Remaining: 97.8ms     24%|============>--------------------------------------| Remaining: 98.1ms     26%|=============>-------------------------------------| Remaining: 97.8ms     28%|==============>------------------------------------| Remaining: 96.0ms     30%|===============>-----------------------------------| Remaining: 94.3ms     32%|================>----------------------------------| Remaining: 90.2ms     34%|=================>---------------------------------| Remaining: 86.4ms     36%|==================>--------------------------------| Remaining: 82.7ms     38%|===================>-------------------------------| Remaining: 80.6ms     40%|====================>------------------------------| Remaining: 77.7ms     42%|=====================>-----------------------------| Remaining: 74.5ms     44%|======================>----------------------------| Remaining: 71.3ms     46%|=======================>---------------------------| Remaining: 69.2ms     48%|========================>--------------------------| Remaining: 66.6ms     50%|=========================>-------------------------| Remaining: 63.5ms     52%|==========================>------------------------| Remaining: 60.6ms     54%|===========================>-----------------------| Remaining: 57.7ms     56%|============================>----------------------| Remaining: 54.8ms     58%|=============================>---------------------| Remaining: 52.5ms     60%|==============================>--------------------| Remaining: 50.1ms     62%|===============================>-------------------| Remaining: 47.6ms     64%|================================>------------------| Remaining: 44.9ms     66%|=================================>-----------------| Remaining: 42.3ms     68%|==================================>----------------| Remaining: 39.8ms     70%|===================================>---------------| Remaining: 37.2ms     72%|====================================>--------------| Remaining: 35.0ms     74%|=====================================>-------------| Remaining: 32.8ms     76%|======================================>------------| Remaining: 30.4ms     78%|=======================================>-----------| Remaining: 28.0ms     80%|========================================>----------| Remaining: 25.4ms     82%|=========================================>---------| Remaining: 22.9ms     84%|==========================================>--------| Remaining: 20.4ms     86%|===========================================>-------| Remaining: 17.9ms     88%|============================================>------| Remaining: 15.4ms     90%|=============================================>-----| Remaining: 12.8ms     92%|==============================================>----| Remaining: 10.2ms     94%|===============================================>---| Remaining: 7.7ms     96%|================================================>--| Remaining: 5.1ms     98%|=================================================>-| Remaining: 2.5ms    100%|==================================================>| Total time: 127.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_7_segment_without_x_output" matches output

Simulation time:   99.0ms
Elapsed time:      127.0ms
Coverage:          76 (96.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder.v:
  Nodes:           66
  Connections:     140
  Degree:          2.12
  Stages:          15

  0%|>--------------------------------------------------| Remaining: 235.4ms      2%|=>-------------------------------------------------| Remaining: 106.4ms      4%|==>------------------------------------------------| Remaining: 98.6ms      6%|===>-----------------------------------------------| Remaining: 96.2ms      8%|====>----------------------------------------------| Remaining: 97.7ms     10%|=====>---------------------------------------------| Remaining: 94.6ms     12%|======>--------------------------------------------| Remaining: 92.7ms     14%|=======>-------------------------------------------| Remaining: 93.3ms     16%|========>------------------------------------------| Remaining: 96.4ms     18%|=========>-----------------------------------------| Remaining: 92.6ms     20%|==========>----------------------------------------| Remaining: 91.5ms     22%|===========>---------------------------------------| Remaining: 91.4ms     24%|============>--------------------------------------| Remaining: 90.8ms     26%|=============>-------------------------------------| Remaining: 88.2ms     28%|==============>------------------------------------| Remaining: 85.6ms     30%|===============>-----------------------------------| Remaining: 84.7ms     32%|================>----------------------------------| Remaining: 83.5ms     34%|=================>---------------------------------| Remaining: 80.9ms     36%|==================>--------------------------------| Remaining: 77.6ms     38%|===================>-------------------------------| Remaining: 74.4ms     40%|====================>------------------------------| Remaining: 71.1ms     42%|=====================>-----------------------------| Remaining: 68.8ms     44%|======================>----------------------------| Remaining: 66.4ms     46%|=======================>---------------------------| Remaining: 64.5ms     48%|========================>--------------------------| Remaining: 63.0ms     50%|=========================>-------------------------| Remaining: 60.3ms     52%|==========================>------------------------| Remaining: 58.5ms     54%|===========================>-----------------------| Remaining: 56.4ms     56%|============================>----------------------| Remaining: 54.5ms     58%|=============================>---------------------| Remaining: 52.1ms     60%|==============================>--------------------| Remaining: 49.4ms     62%|===============================>-------------------| Remaining: 46.6ms     64%|================================>------------------| Remaining: 43.8ms     66%|=================================>-----------------| Remaining: 41.1ms     68%|==================================>----------------| Remaining: 38.5ms     70%|===================================>---------------| Remaining: 35.9ms     72%|====================================>--------------| Remaining: 33.3ms     74%|=====================================>-------------| Remaining: 30.7ms     76%|======================================>------------| Remaining: 28.2ms     78%|=======================================>-----------| Remaining: 25.7ms     80%|========================================>----------| Remaining: 23.3ms     82%|=========================================>---------| Remaining: 20.9ms     84%|==========================================>--------| Remaining: 18.5ms     86%|===========================================>-------| Remaining: 16.2ms     88%|============================================>------| Remaining: 14.0ms     90%|=============================================>-----| Remaining: 11.7ms     92%|==============================================>----| Remaining: 9.4ms     94%|===============================================>---| Remaining: 7.1ms     96%|================================================>--| Remaining: 4.7ms     98%|=================================================>-| Remaining: 2.4ms    100%|==================================================>| Total time: 120.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output" matches output

Simulation time:   75.1ms
Elapsed time:      120.4ms
Coverage:          60 (90.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder.v:
  Nodes:           66
  Connections:     140
  Degree:          2.12
  Stages:          15

  0%|>--------------------------------------------------| Remaining: 215.3ms      2%|=>-------------------------------------------------| Remaining: 111.0ms      4%|==>------------------------------------------------| Remaining: 101.9ms      6%|===>-----------------------------------------------| Remaining: 96.9ms      8%|====>----------------------------------------------| Remaining: 93.1ms     10%|=====>---------------------------------------------| Remaining: 93.0ms     12%|======>--------------------------------------------| Remaining: 93.9ms     14%|=======>-------------------------------------------| Remaining: 90.3ms     16%|========>------------------------------------------| Remaining: 87.0ms     18%|=========>-----------------------------------------| Remaining: 84.1ms     20%|==========>----------------------------------------| Remaining: 81.1ms     22%|===========>---------------------------------------| Remaining: 78.2ms     24%|============>--------------------------------------| Remaining: 76.0ms     26%|=============>-------------------------------------| Remaining: 73.6ms     28%|==============>------------------------------------| Remaining: 71.4ms     30%|===============>-----------------------------------| Remaining: 69.2ms     32%|================>----------------------------------| Remaining: 67.0ms     34%|=================>---------------------------------| Remaining: 64.7ms     36%|==================>--------------------------------| Remaining: 62.7ms     38%|===================>-------------------------------| Remaining: 61.1ms     40%|====================>------------------------------| Remaining: 59.0ms     42%|=====================>-----------------------------| Remaining: 57.2ms     44%|======================>----------------------------| Remaining: 55.1ms     46%|=======================>---------------------------| Remaining: 53.0ms     48%|========================>--------------------------| Remaining: 51.0ms     50%|=========================>-------------------------| Remaining: 48.9ms     52%|==========================>------------------------| Remaining: 46.9ms     54%|===========================>-----------------------| Remaining: 44.9ms     56%|============================>----------------------| Remaining: 42.9ms     58%|=============================>---------------------| Remaining: 40.8ms     60%|==============================>--------------------| Remaining: 38.9ms     62%|===============================>-------------------| Remaining: 36.9ms     64%|================================>------------------| Remaining: 34.9ms     66%|=================================>-----------------| Remaining: 33.0ms     68%|==================================>----------------| Remaining: 31.0ms     70%|===================================>---------------| Remaining: 29.0ms     72%|====================================>--------------| Remaining: 27.0ms     74%|=====================================>-------------| Remaining: 25.1ms     76%|======================================>------------| Remaining: 23.2ms     78%|=======================================>-----------| Remaining: 21.2ms     80%|========================================>----------| Remaining: 19.3ms     82%|=========================================>---------| Remaining: 17.3ms     84%|==========================================>--------| Remaining: 15.4ms     86%|===========================================>-------| Remaining: 13.5ms     88%|============================================>------| Remaining: 11.6ms     90%|=============================================>-----| Remaining: 9.6ms     92%|==============================================>----| Remaining: 7.7ms     94%|===============================================>---| Remaining: 5.8ms     96%|================================================>--| Remaining: 3.8ms     98%|=================================================>-| Remaining: 1.9ms    100%|==================================================>| Total time: 96.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output" matches output

Simulation time:   62.1ms
Elapsed time:      96.1ms
Coverage:          60 (90.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.6ms      2%|=>-------------------------------------------------| Remaining: 14.0ms      4%|==>------------------------------------------------| Remaining: 8.0ms      6%|===>-----------------------------------------------| Remaining: 5.2ms      8%|====>----------------------------------------------| Remaining: 4.0ms     10%|=====>---------------------------------------------| Remaining: 3.3ms     12%|======>--------------------------------------------| Remaining: 2.7ms     14%|=======>-------------------------------------------| Remaining: 2.4ms     16%|========>------------------------------------------| Remaining: 2.1ms     18%|=========>-----------------------------------------| Remaining: 1.8ms     20%|==========>----------------------------------------| Remaining: 1.6ms     22%|===========>---------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.4ms     26%|=============>-------------------------------------| Remaining: 1.3ms     28%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     32%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.8ms     38%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.5ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input".

temp.blif:
  Nodes:           76
  Connections:     150
  Degree:          1.97
  Stages:          16

  0%|>--------------------------------------------------| Remaining: 306.5ms      2%|=>-------------------------------------------------| Remaining: 159.9ms      4%|==>------------------------------------------------| Remaining: 135.2ms      6%|===>-----------------------------------------------| Remaining: 124.9ms      8%|====>----------------------------------------------| Remaining: 126.5ms     10%|=====>---------------------------------------------| Remaining: 124.3ms     12%|======>--------------------------------------------| Remaining: 121.5ms     14%|=======>-------------------------------------------| Remaining: 123.6ms     16%|========>------------------------------------------| Remaining: 121.5ms     18%|=========>-----------------------------------------| Remaining: 116.8ms     20%|==========>----------------------------------------| Remaining: 116.6ms     22%|===========>---------------------------------------| Remaining: 115.9ms     24%|============>--------------------------------------| Remaining: 114.8ms     26%|=============>-------------------------------------| Remaining: 111.8ms     28%|==============>------------------------------------| Remaining: 106.5ms     30%|===============>-----------------------------------| Remaining: 101.8ms     32%|================>----------------------------------| Remaining: 97.4ms     34%|=================>---------------------------------| Remaining: 93.2ms     36%|==================>--------------------------------| Remaining: 89.1ms     38%|===================>-------------------------------| Remaining: 85.8ms     40%|====================>------------------------------| Remaining: 82.2ms     42%|=====================>-----------------------------| Remaining: 78.7ms     44%|======================>----------------------------| Remaining: 75.5ms     46%|=======================>---------------------------| Remaining: 72.4ms     48%|========================>--------------------------| Remaining: 69.2ms     50%|=========================>-------------------------| Remaining: 66.0ms     52%|==========================>------------------------| Remaining: 63.0ms     54%|===========================>-----------------------| Remaining: 60.0ms     56%|============================>----------------------| Remaining: 57.0ms     58%|=============================>---------------------| Remaining: 54.1ms     60%|==============================>--------------------| Remaining: 51.3ms     62%|===============================>-------------------| Remaining: 48.5ms     64%|================================>------------------| Remaining: 45.7ms     66%|=================================>-----------------| Remaining: 43.0ms     68%|==================================>----------------| Remaining: 40.3ms     70%|===================================>---------------| Remaining: 37.7ms     72%|====================================>--------------| Remaining: 35.0ms     74%|=====================================>-------------| Remaining: 32.4ms     76%|======================================>------------| Remaining: 29.8ms     78%|=======================================>-----------| Remaining: 27.2ms     80%|========================================>----------| Remaining: 24.7ms     82%|=========================================>---------| Remaining: 22.2ms     84%|==========================================>--------| Remaining: 19.7ms     86%|===========================================>-------| Remaining: 17.2ms     88%|============================================>------| Remaining: 14.7ms     90%|=============================================>-----| Remaining: 12.2ms     92%|==============================================>----| Remaining: 9.8ms     94%|===============================================>---| Remaining: 7.3ms     96%|================================================>--| Remaining: 4.9ms     98%|=================================================>-| Remaining: 2.4ms    100%|==================================================>| Total time: 122.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output" matches output

Simulation time:   83.3ms
Elapsed time:      122.0ms
Coverage:          70 (92.1%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.8ms      2%|=>-------------------------------------------------| Remaining: 13.4ms      4%|==>------------------------------------------------| Remaining: 7.6ms      6%|===>-----------------------------------------------| Remaining: 5.0ms      8%|====>----------------------------------------------| Remaining: 3.9ms     10%|=====>---------------------------------------------| Remaining: 3.2ms     12%|======>--------------------------------------------| Remaining: 2.6ms     14%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.0ms     18%|=========>-----------------------------------------| Remaining: 1.8ms     20%|==========>----------------------------------------| Remaining: 1.6ms     22%|===========>---------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.4ms     26%|=============>-------------------------------------| Remaining: 1.2ms     28%|==============>------------------------------------| Remaining: 1.1ms     30%|===============>-----------------------------------| Remaining: 1.0ms     32%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.9ms     38%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.8ms     42%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.7ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.5ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_input".

temp.blif:
  Nodes:           76
  Connections:     150
  Degree:          1.97
  Stages:          16

  0%|>--------------------------------------------------| Remaining: 218.5ms      2%|=>-------------------------------------------------| Remaining: 122.2ms      4%|==>------------------------------------------------| Remaining: 120.9ms      6%|===>-----------------------------------------------| Remaining: 120.1ms      8%|====>----------------------------------------------| Remaining: 114.5ms     10%|=====>---------------------------------------------| Remaining: 109.7ms     12%|======>--------------------------------------------| Remaining: 105.9ms     14%|=======>-------------------------------------------| Remaining: 103.1ms     16%|========>------------------------------------------| Remaining: 100.0ms     18%|=========>-----------------------------------------| Remaining: 97.6ms     20%|==========>----------------------------------------| Remaining: 94.8ms     22%|===========>---------------------------------------| Remaining: 91.8ms     24%|============>--------------------------------------| Remaining: 88.9ms     26%|=============>-------------------------------------| Remaining: 86.1ms     28%|==============>------------------------------------| Remaining: 83.4ms     30%|===============>-----------------------------------| Remaining: 80.8ms     32%|================>----------------------------------| Remaining: 78.1ms     34%|=================>---------------------------------| Remaining: 75.6ms     36%|==================>--------------------------------| Remaining: 73.0ms     38%|===================>-------------------------------| Remaining: 70.5ms     40%|====================>------------------------------| Remaining: 68.2ms     42%|=====================>-----------------------------| Remaining: 65.8ms     44%|======================>----------------------------| Remaining: 63.5ms     46%|=======================>---------------------------| Remaining: 61.3ms     48%|========================>--------------------------| Remaining: 59.3ms     50%|=========================>-------------------------| Remaining: 56.9ms     52%|==========================>------------------------| Remaining: 54.6ms     54%|===========================>-----------------------| Remaining: 52.2ms     56%|============================>----------------------| Remaining: 49.9ms     58%|=============================>---------------------| Remaining: 47.6ms     60%|==============================>--------------------| Remaining: 45.4ms     62%|===============================>-------------------| Remaining: 43.2ms     64%|================================>------------------| Remaining: 40.8ms     66%|=================================>-----------------| Remaining: 38.6ms     68%|==================================>----------------| Remaining: 36.3ms     70%|===================================>---------------| Remaining: 34.0ms     72%|====================================>--------------| Remaining: 31.8ms     74%|=====================================>-------------| Remaining: 29.5ms     76%|======================================>------------| Remaining: 27.2ms     78%|=======================================>-----------| Remaining: 24.9ms     80%|========================================>----------| Remaining: 22.6ms     82%|=========================================>---------| Remaining: 20.4ms     84%|==========================================>--------| Remaining: 18.2ms     86%|===========================================>-------| Remaining: 16.0ms     88%|============================================>------| Remaining: 13.7ms     90%|=============================================>-----| Remaining: 11.5ms     92%|==============================================>----| Remaining: 9.2ms     94%|===============================================>---| Remaining: 6.9ms     96%|================================================>--| Remaining: 4.6ms     98%|=================================================>-| Remaining: 2.3ms    100%|==================================================>| Total time: 114.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_BCD_adder_output" matches output

Simulation time:   79.3ms
Elapsed time:      114.3ms
Coverage:          70 (92.1%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder.v:
  Nodes:           14
  Connections:     20
  Degree:          1.43
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 73.0ms      2%|=>-------------------------------------------------| Remaining: 40.0ms      4%|==>------------------------------------------------| Remaining: 36.3ms      6%|===>-----------------------------------------------| Remaining: 36.3ms      8%|====>----------------------------------------------| Remaining: 34.8ms     10%|=====>---------------------------------------------| Remaining: 33.8ms     12%|======>--------------------------------------------| Remaining: 32.9ms     14%|=======>-------------------------------------------| Remaining: 32.0ms     16%|========>------------------------------------------| Remaining: 30.9ms     18%|=========>-----------------------------------------| Remaining: 30.1ms     20%|==========>----------------------------------------| Remaining: 29.3ms     22%|===========>---------------------------------------| Remaining: 28.4ms     24%|============>--------------------------------------| Remaining: 27.7ms     26%|=============>-------------------------------------| Remaining: 26.9ms     28%|==============>------------------------------------| Remaining: 26.1ms     30%|===============>-----------------------------------| Remaining: 25.5ms     32%|================>----------------------------------| Remaining: 24.6ms     34%|=================>---------------------------------| Remaining: 23.9ms     36%|==================>--------------------------------| Remaining: 23.2ms     38%|===================>-------------------------------| Remaining: 22.5ms     40%|====================>------------------------------| Remaining: 21.8ms     42%|=====================>-----------------------------| Remaining: 21.1ms     44%|======================>----------------------------| Remaining: 20.4ms     46%|=======================>---------------------------| Remaining: 19.8ms     48%|========================>--------------------------| Remaining: 19.2ms     50%|=========================>-------------------------| Remaining: 18.4ms     52%|==========================>------------------------| Remaining: 17.7ms     54%|===========================>-----------------------| Remaining: 16.9ms     56%|============================>----------------------| Remaining: 16.3ms     58%|=============================>---------------------| Remaining: 15.5ms     60%|==============================>--------------------| Remaining: 14.8ms     62%|===============================>-------------------| Remaining: 14.0ms     64%|================================>------------------| Remaining: 13.3ms     66%|=================================>-----------------| Remaining: 12.5ms     68%|==================================>----------------| Remaining: 11.8ms     70%|===================================>---------------| Remaining: 11.0ms     72%|====================================>--------------| Remaining: 10.3ms     74%|=====================================>-------------| Remaining: 9.5ms     76%|======================================>------------| Remaining: 8.8ms     78%|=======================================>-----------| Remaining: 8.1ms     80%|========================================>----------| Remaining: 7.3ms     82%|=========================================>---------| Remaining: 6.6ms     84%|==========================================>--------| Remaining: 5.8ms     86%|===========================================>-------| Remaining: 5.1ms     88%|============================================>------| Remaining: 4.4ms     90%|=============================================>-----| Remaining: 3.6ms     92%|==============================================>----| Remaining: 2.9ms     94%|===============================================>---| Remaining: 2.2ms     96%|================================================>--| Remaining: 1.5ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 36.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output" matches output

Simulation time:   10.6ms
Elapsed time:      36.3ms
Coverage:          11 (78.6%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder.v:
  Nodes:           14
  Connections:     20
  Degree:          1.43
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 73.8ms      2%|=>-------------------------------------------------| Remaining: 37.1ms      4%|==>------------------------------------------------| Remaining: 35.6ms      6%|===>-----------------------------------------------| Remaining: 34.8ms      8%|====>----------------------------------------------| Remaining: 34.4ms     10%|=====>---------------------------------------------| Remaining: 33.1ms     12%|======>--------------------------------------------| Remaining: 32.1ms     14%|=======>-------------------------------------------| Remaining: 31.3ms     16%|========>------------------------------------------| Remaining: 30.6ms     18%|=========>-----------------------------------------| Remaining: 29.8ms     20%|==========>----------------------------------------| Remaining: 29.0ms     22%|===========>---------------------------------------| Remaining: 28.3ms     24%|============>--------------------------------------| Remaining: 27.6ms     26%|=============>-------------------------------------| Remaining: 26.9ms     28%|==============>------------------------------------| Remaining: 26.3ms     30%|===============>-----------------------------------| Remaining: 25.8ms     32%|================>----------------------------------| Remaining: 25.0ms     34%|=================>---------------------------------| Remaining: 24.2ms     36%|==================>--------------------------------| Remaining: 23.5ms     38%|===================>-------------------------------| Remaining: 22.9ms     40%|====================>------------------------------| Remaining: 22.2ms     42%|=====================>-----------------------------| Remaining: 21.5ms     44%|======================>----------------------------| Remaining: 20.8ms     46%|=======================>---------------------------| Remaining: 20.1ms     48%|========================>--------------------------| Remaining: 19.4ms     50%|=========================>-------------------------| Remaining: 18.6ms     52%|==========================>------------------------| Remaining: 17.8ms     54%|===========================>-----------------------| Remaining: 17.0ms     56%|============================>----------------------| Remaining: 16.2ms     58%|=============================>---------------------| Remaining: 15.4ms     60%|==============================>--------------------| Remaining: 14.7ms     62%|===============================>-------------------| Remaining: 13.9ms     64%|================================>------------------| Remaining: 13.2ms     66%|=================================>-----------------| Remaining: 12.4ms     68%|==================================>----------------| Remaining: 11.7ms     70%|===================================>---------------| Remaining: 10.9ms     72%|====================================>--------------| Remaining: 10.2ms     74%|=====================================>-------------| Remaining: 9.5ms     76%|======================================>------------| Remaining: 8.7ms     78%|=======================================>-----------| Remaining: 8.0ms     80%|========================================>----------| Remaining: 7.2ms     82%|=========================================>---------| Remaining: 6.5ms     84%|==========================================>--------| Remaining: 5.8ms     86%|===========================================>-------| Remaining: 5.1ms     88%|============================================>------| Remaining: 4.3ms     90%|=============================================>-----| Remaining: 3.6ms     92%|==============================================>----| Remaining: 2.9ms     94%|===============================================>---| Remaining: 2.2ms     96%|================================================>--| Remaining: 1.4ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 36.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output" matches output

Simulation time:   10.6ms
Elapsed time:      36.5ms
Coverage:          11 (78.6%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.1ms      4%|=>-------------------------------------------------| Remaining: 6.6ms      6%|==>------------------------------------------------| Remaining: 4.6ms      8%|===>-----------------------------------------------| Remaining: 3.4ms     10%|====>----------------------------------------------| Remaining: 2.7ms     12%|=====>---------------------------------------------| Remaining: 2.2ms     14%|======>--------------------------------------------| Remaining: 1.9ms     16%|=======>-------------------------------------------| Remaining: 1.7ms     18%|========>------------------------------------------| Remaining: 1.4ms     20%|=========>-----------------------------------------| Remaining: 1.3ms     22%|==========>----------------------------------------| Remaining: 1.2ms     24%|===========>---------------------------------------| Remaining: 1.1ms     25%|============>--------------------------------------| Remaining: 1.0ms     27%|=============>-------------------------------------| Remaining: 0.9ms     29%|==============>------------------------------------| Remaining: 0.8ms     31%|===============>-----------------------------------| Remaining: 0.8ms     33%|================>----------------------------------| Remaining: 0.7ms     35%|=================>---------------------------------| Remaining: 0.6ms     37%|==================>--------------------------------| Remaining: 0.6ms     39%|===================>-------------------------------| Remaining: 0.6ms     41%|====================>------------------------------| Remaining: 0.5ms     43%|=====================>-----------------------------| Remaining: 0.5ms     45%|======================>----------------------------| Remaining: 0.5ms     47%|=======================>---------------------------| Remaining: 0.4ms     49%|========================>--------------------------| Remaining: 0.4ms     51%|=========================>-------------------------| Remaining: 0.4ms     53%|==========================>------------------------| Remaining: 0.3ms     55%|===========================>-----------------------| Remaining: 0.3ms     57%|============================>----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.2ms     65%|================================>------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     69%|==================================>----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.1ms     76%|======================================>------------| Remaining: 0.1ms     78%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.0ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input".

temp.blif:
  Nodes:           16
  Connections:     22
  Degree:          1.38
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 112.8ms      2%|=>-------------------------------------------------| Remaining: 71.8ms      4%|==>------------------------------------------------| Remaining: 67.8ms      6%|===>-----------------------------------------------| Remaining: 66.5ms      8%|====>----------------------------------------------| Remaining: 64.7ms     10%|=====>---------------------------------------------| Remaining: 59.2ms     12%|======>--------------------------------------------| Remaining: 53.6ms     14%|=======>-------------------------------------------| Remaining: 49.7ms     16%|========>------------------------------------------| Remaining: 46.5ms     18%|=========>-----------------------------------------| Remaining: 46.4ms     20%|==========>----------------------------------------| Remaining: 44.7ms     22%|===========>---------------------------------------| Remaining: 42.8ms     24%|============>--------------------------------------| Remaining: 40.7ms     26%|=============>-------------------------------------| Remaining: 38.7ms     28%|==============>------------------------------------| Remaining: 36.8ms     30%|===============>-----------------------------------| Remaining: 35.4ms     32%|================>----------------------------------| Remaining: 33.7ms     34%|=================>---------------------------------| Remaining: 33.2ms     36%|==================>--------------------------------| Remaining: 32.9ms     38%|===================>-------------------------------| Remaining: 31.4ms     40%|====================>------------------------------| Remaining: 30.0ms     42%|=====================>-----------------------------| Remaining: 28.8ms     44%|======================>----------------------------| Remaining: 27.4ms     46%|=======================>---------------------------| Remaining: 26.2ms     48%|========================>--------------------------| Remaining: 25.0ms     50%|=========================>-------------------------| Remaining: 24.1ms     52%|==========================>------------------------| Remaining: 23.1ms     54%|===========================>-----------------------| Remaining: 21.9ms     56%|============================>----------------------| Remaining: 20.8ms     58%|=============================>---------------------| Remaining: 19.7ms     60%|==============================>--------------------| Remaining: 18.7ms     62%|===============================>-------------------| Remaining: 18.0ms     64%|================================>------------------| Remaining: 16.9ms     66%|=================================>-----------------| Remaining: 15.9ms     68%|==================================>----------------| Remaining: 14.8ms     70%|===================================>---------------| Remaining: 13.8ms     72%|====================================>--------------| Remaining: 12.8ms     74%|=====================================>-------------| Remaining: 11.9ms     76%|======================================>------------| Remaining: 11.1ms     78%|=======================================>-----------| Remaining: 10.3ms     80%|========================================>----------| Remaining: 9.5ms     82%|=========================================>---------| Remaining: 8.7ms     84%|==========================================>--------| Remaining: 7.8ms     86%|===========================================>-------| Remaining: 6.8ms     88%|============================================>------| Remaining: 5.8ms     90%|=============================================>-----| Remaining: 4.8ms     92%|==============================================>----| Remaining: 3.9ms     94%|===============================================>---| Remaining: 3.0ms     96%|================================================>--| Remaining: 2.0ms     98%|=================================================>-| Remaining: 1.0ms    100%|==================================================>| Total time: 50.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output" matches output

Simulation time:   15.1ms
Elapsed time:      50.4ms
Coverage:          13 (81.2%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.5ms      4%|=>-------------------------------------------------| Remaining: 7.3ms      6%|==>------------------------------------------------| Remaining: 5.1ms      8%|===>-----------------------------------------------| Remaining: 3.7ms     10%|====>----------------------------------------------| Remaining: 3.0ms     12%|=====>---------------------------------------------| Remaining: 2.5ms     14%|======>--------------------------------------------| Remaining: 2.2ms     16%|=======>-------------------------------------------| Remaining: 1.9ms     18%|========>------------------------------------------| Remaining: 1.6ms     20%|=========>-----------------------------------------| Remaining: 1.5ms     22%|==========>----------------------------------------| Remaining: 1.4ms     24%|===========>---------------------------------------| Remaining: 1.2ms     25%|============>--------------------------------------| Remaining: 1.1ms     27%|=============>-------------------------------------| Remaining: 1.0ms     29%|==============>------------------------------------| Remaining: 0.9ms     31%|===============>-----------------------------------| Remaining: 0.9ms     33%|================>----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     37%|==================>--------------------------------| Remaining: 0.7ms     39%|===================>-------------------------------| Remaining: 0.6ms     41%|====================>------------------------------| Remaining: 0.6ms     43%|=====================>-----------------------------| Remaining: 0.5ms     45%|======================>----------------------------| Remaining: 0.5ms     47%|=======================>---------------------------| Remaining: 0.5ms     49%|========================>--------------------------| Remaining: 0.4ms     51%|=========================>-------------------------| Remaining: 0.4ms     53%|==========================>------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.4ms     57%|============================>----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.3ms     61%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_input".

temp.blif:
  Nodes:           16
  Connections:     22
  Degree:          1.38
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 111.1ms      2%|=>-------------------------------------------------| Remaining: 46.5ms      4%|==>------------------------------------------------| Remaining: 43.2ms      6%|===>-----------------------------------------------| Remaining: 42.8ms      8%|====>----------------------------------------------| Remaining: 40.7ms     10%|=====>---------------------------------------------| Remaining: 39.5ms     12%|======>--------------------------------------------| Remaining: 38.5ms     14%|=======>-------------------------------------------| Remaining: 37.8ms     16%|========>------------------------------------------| Remaining: 36.9ms     18%|=========>-----------------------------------------| Remaining: 36.1ms     20%|==========>----------------------------------------| Remaining: 35.0ms     22%|===========>---------------------------------------| Remaining: 34.0ms     24%|============>--------------------------------------| Remaining: 33.0ms     26%|=============>-------------------------------------| Remaining: 32.9ms     28%|==============>------------------------------------| Remaining: 32.1ms     30%|===============>-----------------------------------| Remaining: 31.3ms     32%|================>----------------------------------| Remaining: 30.2ms     34%|=================>---------------------------------| Remaining: 29.4ms     36%|==================>--------------------------------| Remaining: 28.6ms     38%|===================>-------------------------------| Remaining: 27.7ms     40%|====================>------------------------------| Remaining: 26.6ms     42%|=====================>-----------------------------| Remaining: 25.8ms     44%|======================>----------------------------| Remaining: 24.9ms     46%|=======================>---------------------------| Remaining: 24.0ms     48%|========================>--------------------------| Remaining: 23.3ms     50%|=========================>-------------------------| Remaining: 22.4ms     52%|==========================>------------------------| Remaining: 21.5ms     54%|===========================>-----------------------| Remaining: 20.6ms     56%|============================>----------------------| Remaining: 19.6ms     58%|=============================>---------------------| Remaining: 18.7ms     60%|==============================>--------------------| Remaining: 17.8ms     62%|===============================>-------------------| Remaining: 16.9ms     64%|================================>------------------| Remaining: 16.0ms     66%|=================================>-----------------| Remaining: 15.1ms     68%|==================================>----------------| Remaining: 14.2ms     70%|===================================>---------------| Remaining: 13.3ms     72%|====================================>--------------| Remaining: 12.4ms     74%|=====================================>-------------| Remaining: 11.5ms     76%|======================================>------------| Remaining: 10.6ms     78%|=======================================>-----------| Remaining: 9.7ms     80%|========================================>----------| Remaining: 8.8ms     82%|=========================================>---------| Remaining: 7.9ms     84%|==========================================>--------| Remaining: 7.0ms     86%|===========================================>-------| Remaining: 6.1ms     88%|============================================>------| Remaining: 5.3ms     90%|=============================================>-----| Remaining: 4.4ms     92%|==============================================>----| Remaining: 3.6ms     94%|===============================================>---| Remaining: 2.7ms     96%|================================================>--| Remaining: 1.8ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 44.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_behavioural_full_adder_output" matches output

Simulation time:   13.7ms
Elapsed time:      44.2ms
Coverage:          13 (81.2%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset.v:
  Nodes:           11
  Connections:     9
  Degree:          0.82
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 56.8ms      2%|=>-------------------------------------------------| Remaining: 28.4ms      4%|==>------------------------------------------------| Remaining: 28.2ms      6%|===>-----------------------------------------------| Remaining: 27.1ms      8%|====>----------------------------------------------| Remaining: 26.4ms     10%|=====>---------------------------------------------| Remaining: 25.6ms     12%|======>--------------------------------------------| Remaining: 24.8ms     14%|=======>-------------------------------------------| Remaining: 24.2ms     16%|========>------------------------------------------| Remaining: 23.6ms     18%|=========>-----------------------------------------| Remaining: 23.1ms     20%|==========>----------------------------------------| Remaining: 22.5ms     22%|===========>---------------------------------------| Remaining: 21.9ms     24%|============>--------------------------------------| Remaining: 21.3ms     26%|=============>-------------------------------------| Remaining: 20.8ms     28%|==============>------------------------------------| Remaining: 20.2ms     30%|===============>-----------------------------------| Remaining: 19.6ms     32%|================>----------------------------------| Remaining: 19.1ms     34%|=================>---------------------------------| Remaining: 18.5ms     36%|==================>--------------------------------| Remaining: 18.0ms     38%|===================>-------------------------------| Remaining: 17.4ms     40%|====================>------------------------------| Remaining: 16.8ms     42%|=====================>-----------------------------| Remaining: 16.3ms     44%|======================>----------------------------| Remaining: 15.7ms     46%|=======================>---------------------------| Remaining: 15.2ms     48%|========================>--------------------------| Remaining: 14.6ms     50%|=========================>-------------------------| Remaining: 14.1ms     52%|==========================>------------------------| Remaining: 13.5ms     54%|===========================>-----------------------| Remaining: 12.9ms     56%|============================>----------------------| Remaining: 12.3ms     58%|=============================>---------------------| Remaining: 11.8ms     60%|==============================>--------------------| Remaining: 11.2ms     62%|===============================>-------------------| Remaining: 10.7ms     64%|================================>------------------| Remaining: 10.1ms     66%|=================================>-----------------| Remaining: 9.5ms     68%|==================================>----------------| Remaining: 9.0ms     70%|===================================>---------------| Remaining: 8.4ms     72%|====================================>--------------| Remaining: 7.9ms     74%|=====================================>-------------| Remaining: 7.3ms     76%|======================================>------------| Remaining: 6.7ms     78%|=======================================>-----------| Remaining: 6.2ms     80%|========================================>----------| Remaining: 5.6ms     82%|=========================================>---------| Remaining: 5.1ms     84%|==========================================>--------| Remaining: 4.5ms     86%|===========================================>-------| Remaining: 3.9ms     88%|============================================>------| Remaining: 3.4ms     90%|=============================================>-----| Remaining: 2.8ms     92%|==============================================>----| Remaining: 2.3ms     94%|===============================================>---| Remaining: 1.7ms     96%|================================================>--| Remaining: 1.1ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 28.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output" matches output

Simulation time:   8.2ms
Elapsed time:      28.2ms
Coverage:          8 (72.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset.v:
  Nodes:           11
  Connections:     9
  Degree:          0.82
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 75.6ms      2%|=>-------------------------------------------------| Remaining: 31.5ms      4%|==>------------------------------------------------| Remaining: 29.1ms      6%|===>-----------------------------------------------| Remaining: 28.0ms      8%|====>----------------------------------------------| Remaining: 27.1ms     10%|=====>---------------------------------------------| Remaining: 26.9ms     12%|======>--------------------------------------------| Remaining: 25.9ms     14%|=======>-------------------------------------------| Remaining: 26.7ms     16%|========>------------------------------------------| Remaining: 25.7ms     18%|=========>-----------------------------------------| Remaining: 25.5ms     20%|==========>----------------------------------------| Remaining: 24.6ms     22%|===========>---------------------------------------| Remaining: 23.8ms     24%|============>--------------------------------------| Remaining: 23.3ms     26%|=============>-------------------------------------| Remaining: 22.9ms     28%|==============>------------------------------------| Remaining: 22.3ms     30%|===============>-----------------------------------| Remaining: 21.7ms     32%|================>----------------------------------| Remaining: 20.9ms     34%|=================>---------------------------------| Remaining: 20.4ms     36%|==================>--------------------------------| Remaining: 19.7ms     38%|===================>-------------------------------| Remaining: 19.1ms     40%|====================>------------------------------| Remaining: 18.5ms     42%|=====================>-----------------------------| Remaining: 18.0ms     44%|======================>----------------------------| Remaining: 17.4ms     46%|=======================>---------------------------| Remaining: 16.7ms     48%|========================>--------------------------| Remaining: 16.1ms     50%|=========================>-------------------------| Remaining: 15.4ms     52%|==========================>------------------------| Remaining: 14.8ms     54%|===========================>-----------------------| Remaining: 14.1ms     56%|============================>----------------------| Remaining: 13.5ms     58%|=============================>---------------------| Remaining: 12.9ms     60%|==============================>--------------------| Remaining: 12.3ms     62%|===============================>-------------------| Remaining: 11.6ms     64%|================================>------------------| Remaining: 11.1ms     66%|=================================>-----------------| Remaining: 10.5ms     68%|==================================>----------------| Remaining: 9.9ms     70%|===================================>---------------| Remaining: 9.2ms     72%|====================================>--------------| Remaining: 8.6ms     74%|=====================================>-------------| Remaining: 8.0ms     76%|======================================>------------| Remaining: 7.4ms     78%|=======================================>-----------| Remaining: 6.7ms     80%|========================================>----------| Remaining: 6.1ms     82%|=========================================>---------| Remaining: 5.5ms     84%|==========================================>--------| Remaining: 4.9ms     86%|===========================================>-------| Remaining: 4.3ms     88%|============================================>------| Remaining: 3.7ms     90%|=============================================>-----| Remaining: 3.1ms     92%|==============================================>----| Remaining: 2.5ms     94%|===============================================>---| Remaining: 1.8ms     96%|================================================>--| Remaining: 1.2ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 30.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output" matches output

Simulation time:   8.7ms
Elapsed time:      30.9ms
Coverage:          8 (72.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  4%|==>------------------------------------------------| Remaining: 0.0ms      8%|====>----------------------------------------------| Remaining: 2.9ms     12%|======>--------------------------------------------| Remaining: 1.9ms     17%|========>------------------------------------------| Remaining: 1.4ms     21%|==========>----------------------------------------| Remaining: 1.1ms     25%|============>--------------------------------------| Remaining: 0.9ms     29%|==============>------------------------------------| Remaining: 0.7ms     33%|================>----------------------------------| Remaining: 0.6ms     38%|==================>--------------------------------| Remaining: 0.5ms     42%|====================>------------------------------| Remaining: 0.4ms     46%|======================>----------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.3ms     54%|===========================>-----------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.2ms     62%|===============================>-------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.1ms     75%|=====================================>-------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     88%|===========================================>-------| Remaining: 0.0ms     92%|=============================================>-----| Remaining: 0.1ms     96%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input".

temp.blif:
  Nodes:           12
  Connections:     10
  Degree:          0.83
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 59.4ms      2%|=>-------------------------------------------------| Remaining: 30.7ms      4%|==>------------------------------------------------| Remaining: 29.0ms      6%|===>-----------------------------------------------| Remaining: 27.8ms      8%|====>----------------------------------------------| Remaining: 27.1ms     10%|=====>---------------------------------------------| Remaining: 27.7ms     12%|======>--------------------------------------------| Remaining: 31.6ms     14%|=======>-------------------------------------------| Remaining: 33.9ms     16%|========>------------------------------------------| Remaining: 33.1ms     18%|=========>-----------------------------------------| Remaining: 31.8ms     20%|==========>----------------------------------------| Remaining: 30.9ms     22%|===========>---------------------------------------| Remaining: 31.3ms     24%|============>--------------------------------------| Remaining: 30.9ms     26%|=============>-------------------------------------| Remaining: 30.4ms     28%|==============>------------------------------------| Remaining: 29.9ms     30%|===============>-----------------------------------| Remaining: 28.8ms     32%|================>----------------------------------| Remaining: 27.4ms     34%|=================>---------------------------------| Remaining: 26.2ms     36%|==================>--------------------------------| Remaining: 25.0ms     38%|===================>-------------------------------| Remaining: 23.9ms     40%|====================>------------------------------| Remaining: 22.8ms     42%|=====================>-----------------------------| Remaining: 21.9ms     44%|======================>----------------------------| Remaining: 20.9ms     46%|=======================>---------------------------| Remaining: 19.9ms     48%|========================>--------------------------| Remaining: 19.1ms     50%|=========================>-------------------------| Remaining: 18.2ms     52%|==========================>------------------------| Remaining: 17.4ms     54%|===========================>-----------------------| Remaining: 16.5ms     56%|============================>----------------------| Remaining: 15.8ms     58%|=============================>---------------------| Remaining: 14.9ms     60%|==============================>--------------------| Remaining: 14.2ms     62%|===============================>-------------------| Remaining: 13.4ms     64%|================================>------------------| Remaining: 12.6ms     66%|=================================>-----------------| Remaining: 11.9ms     68%|==================================>----------------| Remaining: 11.1ms     70%|===================================>---------------| Remaining: 10.4ms     72%|====================================>--------------| Remaining: 9.7ms     74%|=====================================>-------------| Remaining: 9.0ms     76%|======================================>------------| Remaining: 8.2ms     78%|=======================================>-----------| Remaining: 7.5ms     80%|========================================>----------| Remaining: 6.8ms     82%|=========================================>---------| Remaining: 6.1ms     84%|==========================================>--------| Remaining: 5.4ms     86%|===========================================>-------| Remaining: 4.7ms     88%|============================================>------| Remaining: 4.0ms     90%|=============================================>-----| Remaining: 3.4ms     92%|==============================================>----| Remaining: 2.7ms     94%|===============================================>---| Remaining: 2.0ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 33.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output" matches output

Simulation time:   9.9ms
Elapsed time:      33.2ms
Coverage:          9 (75.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  4%|==>------------------------------------------------| Remaining: 0.1ms      8%|====>----------------------------------------------| Remaining: 2.9ms     12%|======>--------------------------------------------| Remaining: 1.9ms     17%|========>------------------------------------------| Remaining: 1.4ms     21%|==========>----------------------------------------| Remaining: 1.1ms     25%|============>--------------------------------------| Remaining: 0.9ms     29%|==============>------------------------------------| Remaining: 0.7ms     33%|================>----------------------------------| Remaining: 0.6ms     38%|==================>--------------------------------| Remaining: 0.5ms     42%|====================>------------------------------| Remaining: 0.4ms     46%|======================>----------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.3ms     54%|===========================>-----------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.2ms     62%|===============================>-------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.1ms     75%|=====================================>-------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     88%|===========================================>-------| Remaining: 0.1ms     92%|=============================================>-----| Remaining: 0.1ms     96%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_input".

temp.blif:
  Nodes:           12
  Connections:     10
  Degree:          0.83
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 64.1ms      2%|=>-------------------------------------------------| Remaining: 35.6ms      4%|==>------------------------------------------------| Remaining: 31.6ms      6%|===>-----------------------------------------------| Remaining: 29.6ms      8%|====>----------------------------------------------| Remaining: 28.3ms     10%|=====>---------------------------------------------| Remaining: 27.3ms     12%|======>--------------------------------------------| Remaining: 26.5ms     14%|=======>-------------------------------------------| Remaining: 25.7ms     16%|========>------------------------------------------| Remaining: 25.4ms     18%|=========>-----------------------------------------| Remaining: 24.6ms     20%|==========>----------------------------------------| Remaining: 23.8ms     22%|===========>---------------------------------------| Remaining: 23.1ms     24%|============>--------------------------------------| Remaining: 22.5ms     26%|=============>-------------------------------------| Remaining: 21.9ms     28%|==============>------------------------------------| Remaining: 21.3ms     30%|===============>-----------------------------------| Remaining: 20.7ms     32%|================>----------------------------------| Remaining: 20.4ms     34%|=================>---------------------------------| Remaining: 19.7ms     36%|==================>--------------------------------| Remaining: 19.1ms     38%|===================>-------------------------------| Remaining: 18.4ms     40%|====================>------------------------------| Remaining: 17.8ms     42%|=====================>-----------------------------| Remaining: 17.3ms     44%|======================>----------------------------| Remaining: 16.7ms     46%|=======================>---------------------------| Remaining: 16.1ms     48%|========================>--------------------------| Remaining: 15.5ms     50%|=========================>-------------------------| Remaining: 15.0ms     52%|==========================>------------------------| Remaining: 14.4ms     54%|===========================>-----------------------| Remaining: 14.1ms     56%|============================>----------------------| Remaining: 13.7ms     58%|=============================>---------------------| Remaining: 13.4ms     60%|==============================>--------------------| Remaining: 13.0ms     62%|===============================>-------------------| Remaining: 12.5ms     64%|================================>------------------| Remaining: 12.0ms     66%|=================================>-----------------| Remaining: 11.4ms     68%|==================================>----------------| Remaining: 10.7ms     70%|===================================>---------------| Remaining: 10.0ms     72%|====================================>--------------| Remaining: 9.3ms     74%|=====================================>-------------| Remaining: 8.6ms     76%|======================================>------------| Remaining: 7.9ms     78%|=======================================>-----------| Remaining: 7.3ms     80%|========================================>----------| Remaining: 6.6ms     82%|=========================================>---------| Remaining: 5.9ms     84%|==========================================>--------| Remaining: 5.2ms     86%|===========================================>-------| Remaining: 4.6ms     88%|============================================>------| Remaining: 3.9ms     90%|=============================================>-----| Remaining: 3.3ms     92%|==============================================>----| Remaining: 2.6ms     94%|===============================================>---| Remaining: 2.0ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 32.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_Dff_w_synch_reset_output" matches output

Simulation time:   10.0ms
Elapsed time:      32.6ms
Coverage:          9 (75.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop.v:
  Nodes:           7
  Connections:     3
  Degree:          0.43
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 46.3ms      2%|=>-------------------------------------------------| Remaining: 23.4ms      4%|==>------------------------------------------------| Remaining: 21.9ms      6%|===>-----------------------------------------------| Remaining: 21.9ms      8%|====>----------------------------------------------| Remaining: 21.2ms     10%|=====>---------------------------------------------| Remaining: 23.2ms     12%|======>--------------------------------------------| Remaining: 24.7ms     14%|=======>-------------------------------------------| Remaining: 25.9ms     16%|========>------------------------------------------| Remaining: 26.1ms     18%|=========>-----------------------------------------| Remaining: 24.5ms     20%|==========>----------------------------------------| Remaining: 23.2ms     22%|===========>---------------------------------------| Remaining: 22.2ms     24%|============>--------------------------------------| Remaining: 21.2ms     26%|=============>-------------------------------------| Remaining: 20.3ms     28%|==============>------------------------------------| Remaining: 19.4ms     30%|===============>-----------------------------------| Remaining: 18.7ms     32%|================>----------------------------------| Remaining: 18.0ms     34%|=================>---------------------------------| Remaining: 17.2ms     36%|==================>--------------------------------| Remaining: 16.5ms     38%|===================>-------------------------------| Remaining: 16.0ms     40%|====================>------------------------------| Remaining: 15.4ms     42%|=====================>-----------------------------| Remaining: 14.8ms     44%|======================>----------------------------| Remaining: 14.1ms     46%|=======================>---------------------------| Remaining: 13.5ms     48%|========================>--------------------------| Remaining: 13.1ms     50%|=========================>-------------------------| Remaining: 12.5ms     52%|==========================>------------------------| Remaining: 12.2ms     54%|===========================>-----------------------| Remaining: 11.9ms     56%|============================>----------------------| Remaining: 11.6ms     58%|=============================>---------------------| Remaining: 11.3ms     60%|==============================>--------------------| Remaining: 10.9ms     62%|===============================>-------------------| Remaining: 10.4ms     64%|================================>------------------| Remaining: 9.9ms     66%|=================================>-----------------| Remaining: 9.4ms     68%|==================================>----------------| Remaining: 8.8ms     70%|===================================>---------------| Remaining: 8.2ms     72%|====================================>--------------| Remaining: 7.6ms     74%|=====================================>-------------| Remaining: 7.0ms     76%|======================================>------------| Remaining: 6.5ms     78%|=======================================>-----------| Remaining: 5.9ms     80%|========================================>----------| Remaining: 5.3ms     82%|=========================================>---------| Remaining: 4.8ms     84%|==========================================>--------| Remaining: 4.2ms     86%|===========================================>-------| Remaining: 3.7ms     88%|============================================>------| Remaining: 3.2ms     90%|=============================================>-----| Remaining: 2.7ms     92%|==============================================>----| Remaining: 2.2ms     94%|===============================================>---| Remaining: 1.6ms     96%|================================================>--| Remaining: 1.1ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 27.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output" matches output

Simulation time:   6.0ms
Elapsed time:      27.7ms
Coverage:          4 (57.1%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop.v:
  Nodes:           7
  Connections:     3
  Degree:          0.43
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 59.4ms      2%|=>-------------------------------------------------| Remaining: 24.3ms      4%|==>------------------------------------------------| Remaining: 22.4ms      6%|===>-----------------------------------------------| Remaining: 21.3ms      8%|====>----------------------------------------------| Remaining: 21.4ms     10%|=====>---------------------------------------------| Remaining: 20.4ms     12%|======>--------------------------------------------| Remaining: 20.0ms     14%|=======>-------------------------------------------| Remaining: 19.6ms     16%|========>------------------------------------------| Remaining: 18.9ms     18%|=========>-----------------------------------------| Remaining: 18.5ms     20%|==========>----------------------------------------| Remaining: 18.0ms     22%|===========>---------------------------------------| Remaining: 17.4ms     24%|============>--------------------------------------| Remaining: 16.8ms     26%|=============>-------------------------------------| Remaining: 16.4ms     28%|==============>------------------------------------| Remaining: 15.9ms     30%|===============>-----------------------------------| Remaining: 15.4ms     32%|================>----------------------------------| Remaining: 15.0ms     34%|=================>---------------------------------| Remaining: 14.4ms     36%|==================>--------------------------------| Remaining: 14.1ms     38%|===================>-------------------------------| Remaining: 13.6ms     40%|====================>------------------------------| Remaining: 13.2ms     42%|=====================>-----------------------------| Remaining: 12.7ms     44%|======================>----------------------------| Remaining: 12.3ms     46%|=======================>---------------------------| Remaining: 12.1ms     48%|========================>--------------------------| Remaining: 11.9ms     50%|=========================>-------------------------| Remaining: 11.7ms     52%|==========================>------------------------| Remaining: 11.4ms     54%|===========================>-----------------------| Remaining: 11.1ms     56%|============================>----------------------| Remaining: 10.5ms     58%|=============================>---------------------| Remaining: 10.0ms     60%|==============================>--------------------| Remaining: 9.5ms     62%|===============================>-------------------| Remaining: 9.0ms     64%|================================>------------------| Remaining: 8.5ms     66%|=================================>-----------------| Remaining: 8.0ms     68%|==================================>----------------| Remaining: 7.5ms     70%|===================================>---------------| Remaining: 7.0ms     72%|====================================>--------------| Remaining: 6.5ms     74%|=====================================>-------------| Remaining: 6.0ms     76%|======================================>------------| Remaining: 5.6ms     78%|=======================================>-----------| Remaining: 5.1ms     80%|========================================>----------| Remaining: 4.6ms     82%|=========================================>---------| Remaining: 4.1ms     84%|==========================================>--------| Remaining: 3.7ms     86%|===========================================>-------| Remaining: 3.2ms     88%|============================================>------| Remaining: 2.7ms     90%|=============================================>-----| Remaining: 2.3ms     92%|==============================================>----| Remaining: 1.8ms     94%|===============================================>---| Remaining: 1.4ms     96%|================================================>--| Remaining: 0.9ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 22.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output" matches output

Simulation time:   5.2ms
Elapsed time:      22.6ms
Coverage:          4 (57.1%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.2ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  7%|===>-----------------------------------------------| Remaining: 0.0ms     14%|=======>-------------------------------------------| Remaining: 2.4ms     21%|==========>----------------------------------------| Remaining: 1.5ms     29%|==============>------------------------------------| Remaining: 1.1ms     36%|=================>---------------------------------| Remaining: 0.8ms     43%|=====================>-----------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.5ms     57%|============================>----------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.1ms     86%|==========================================>--------| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input".

temp.blif:
  Nodes:           8
  Connections:     4
  Degree:          0.50
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 56.8ms      2%|=>-------------------------------------------------| Remaining: 27.5ms      4%|==>------------------------------------------------| Remaining: 31.8ms      6%|===>-----------------------------------------------| Remaining: 34.2ms      8%|====>----------------------------------------------| Remaining: 34.8ms     10%|=====>---------------------------------------------| Remaining: 31.0ms     12%|======>--------------------------------------------| Remaining: 28.7ms     14%|=======>-------------------------------------------| Remaining: 26.9ms     16%|========>------------------------------------------| Remaining: 25.3ms     18%|=========>-----------------------------------------| Remaining: 24.0ms     20%|==========>----------------------------------------| Remaining: 22.8ms     22%|===========>---------------------------------------| Remaining: 21.7ms     24%|============>--------------------------------------| Remaining: 20.7ms     26%|=============>-------------------------------------| Remaining: 19.9ms     28%|==============>------------------------------------| Remaining: 19.0ms     30%|===============>-----------------------------------| Remaining: 18.4ms     32%|================>----------------------------------| Remaining: 17.7ms     34%|=================>---------------------------------| Remaining: 17.0ms     36%|==================>--------------------------------| Remaining: 16.3ms     38%|===================>-------------------------------| Remaining: 15.6ms     40%|====================>------------------------------| Remaining: 15.0ms     42%|=====================>-----------------------------| Remaining: 14.4ms     44%|======================>----------------------------| Remaining: 13.8ms     46%|=======================>---------------------------| Remaining: 13.3ms     48%|========================>--------------------------| Remaining: 12.7ms     50%|=========================>-------------------------| Remaining: 12.2ms     52%|==========================>------------------------| Remaining: 11.6ms     54%|===========================>-----------------------| Remaining: 11.1ms     56%|============================>----------------------| Remaining: 10.6ms     58%|=============================>---------------------| Remaining: 10.0ms     60%|==============================>--------------------| Remaining: 9.5ms     62%|===============================>-------------------| Remaining: 9.1ms     64%|================================>------------------| Remaining: 8.5ms     66%|=================================>-----------------| Remaining: 8.1ms     68%|==================================>----------------| Remaining: 7.6ms     70%|===================================>---------------| Remaining: 7.1ms     72%|====================================>--------------| Remaining: 6.6ms     74%|=====================================>-------------| Remaining: 6.1ms     76%|======================================>------------| Remaining: 5.6ms     78%|=======================================>-----------| Remaining: 5.1ms     80%|========================================>----------| Remaining: 4.7ms     82%|=========================================>---------| Remaining: 4.2ms     84%|==========================================>--------| Remaining: 3.7ms     86%|===========================================>-------| Remaining: 3.3ms     88%|============================================>------| Remaining: 2.8ms     90%|=============================================>-----| Remaining: 2.3ms     92%|==============================================>----| Remaining: 1.9ms     94%|===============================================>---| Remaining: 1.4ms     96%|================================================>--| Remaining: 0.9ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 23.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output" matches output

Simulation time:   5.9ms
Elapsed time:      23.0ms
Coverage:          5 (62.5%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  7%|===>-----------------------------------------------| Remaining: 0.0ms     14%|=======>-------------------------------------------| Remaining: 1.6ms     21%|==========>----------------------------------------| Remaining: 1.0ms     29%|==============>------------------------------------| Remaining: 0.7ms     36%|=================>---------------------------------| Remaining: 0.5ms     43%|=====================>-----------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.3ms     57%|============================>----------------------| Remaining: 0.2ms     64%|================================>------------------| Remaining: 0.2ms     71%|===================================>---------------| Remaining: 0.1ms     79%|=======================================>-----------| Remaining: 0.1ms     86%|==========================================>--------| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.0ms    100%|==================================================>| Total time: 0.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_input".

temp.blif:
  Nodes:           8
  Connections:     4
  Degree:          0.50
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 80.3ms      2%|=>-------------------------------------------------| Remaining: 36.7ms      4%|==>------------------------------------------------| Remaining: 37.1ms      6%|===>-----------------------------------------------| Remaining: 34.5ms      8%|====>----------------------------------------------| Remaining: 30.9ms     10%|=====>---------------------------------------------| Remaining: 27.9ms     12%|======>--------------------------------------------| Remaining: 26.1ms     14%|=======>-------------------------------------------| Remaining: 24.6ms     16%|========>------------------------------------------| Remaining: 23.5ms     18%|=========>-----------------------------------------| Remaining: 22.3ms     20%|==========>----------------------------------------| Remaining: 21.3ms     22%|===========>---------------------------------------| Remaining: 20.4ms     24%|============>--------------------------------------| Remaining: 19.8ms     26%|=============>-------------------------------------| Remaining: 19.0ms     28%|==============>------------------------------------| Remaining: 18.5ms     30%|===============>-----------------------------------| Remaining: 17.8ms     32%|================>----------------------------------| Remaining: 17.1ms     34%|=================>---------------------------------| Remaining: 16.5ms     36%|==================>--------------------------------| Remaining: 15.8ms     38%|===================>-------------------------------| Remaining: 15.3ms     40%|====================>------------------------------| Remaining: 14.7ms     42%|=====================>-----------------------------| Remaining: 14.2ms     44%|======================>----------------------------| Remaining: 13.7ms     46%|=======================>---------------------------| Remaining: 13.2ms     48%|========================>--------------------------| Remaining: 12.6ms     50%|=========================>-------------------------| Remaining: 12.1ms     52%|==========================>------------------------| Remaining: 11.5ms     54%|===========================>-----------------------| Remaining: 11.0ms     56%|============================>----------------------| Remaining: 10.5ms     58%|=============================>---------------------| Remaining: 10.0ms     60%|==============================>--------------------| Remaining: 9.5ms     62%|===============================>-------------------| Remaining: 9.0ms     64%|================================>------------------| Remaining: 8.5ms     66%|=================================>-----------------| Remaining: 8.0ms     68%|==================================>----------------| Remaining: 7.5ms     70%|===================================>---------------| Remaining: 7.1ms     72%|====================================>--------------| Remaining: 6.6ms     74%|=====================================>-------------| Remaining: 6.1ms     76%|======================================>------------| Remaining: 5.7ms     78%|=======================================>-----------| Remaining: 5.2ms     80%|========================================>----------| Remaining: 4.7ms     82%|=========================================>---------| Remaining: 4.2ms     84%|==========================================>--------| Remaining: 3.8ms     86%|===========================================>-------| Remaining: 3.3ms     88%|============================================>------| Remaining: 2.8ms     90%|=============================================>-----| Remaining: 2.3ms     92%|==============================================>----| Remaining: 1.9ms     94%|===============================================>---| Remaining: 1.4ms     96%|================================================>--| Remaining: 0.9ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 23.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_D_flipflop_output" matches output

Simulation time:   5.9ms
Elapsed time:      23.2ms
Coverage:          5 (62.5%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors.v:
  Nodes:           45
  Connections:     61
  Degree:          1.36
  Stages:          14

  0%|>--------------------------------------------------| Remaining: 134.8ms      2%|=>-------------------------------------------------| Remaining: 77.7ms      4%|==>------------------------------------------------| Remaining: 72.0ms      6%|===>-----------------------------------------------| Remaining: 68.5ms      8%|====>----------------------------------------------| Remaining: 66.8ms     10%|=====>---------------------------------------------| Remaining: 64.7ms     12%|======>--------------------------------------------| Remaining: 62.8ms     14%|=======>-------------------------------------------| Remaining: 61.2ms     16%|========>------------------------------------------| Remaining: 59.3ms     18%|=========>-----------------------------------------| Remaining: 57.7ms     20%|==========>----------------------------------------| Remaining: 56.3ms     22%|===========>---------------------------------------| Remaining: 54.9ms     24%|============>--------------------------------------| Remaining: 53.5ms     26%|=============>-------------------------------------| Remaining: 52.0ms     28%|==============>------------------------------------| Remaining: 50.7ms     30%|===============>-----------------------------------| Remaining: 49.3ms     32%|================>----------------------------------| Remaining: 47.8ms     34%|=================>---------------------------------| Remaining: 46.3ms     36%|==================>--------------------------------| Remaining: 44.9ms     38%|===================>-------------------------------| Remaining: 43.4ms     40%|====================>------------------------------| Remaining: 41.9ms     42%|=====================>-----------------------------| Remaining: 40.5ms     44%|======================>----------------------------| Remaining: 39.1ms     46%|=======================>---------------------------| Remaining: 37.9ms     48%|========================>--------------------------| Remaining: 36.5ms     50%|=========================>-------------------------| Remaining: 35.1ms     52%|==========================>------------------------| Remaining: 33.6ms     54%|===========================>-----------------------| Remaining: 32.2ms     56%|============================>----------------------| Remaining: 30.8ms     58%|=============================>---------------------| Remaining: 29.3ms     60%|==============================>--------------------| Remaining: 28.0ms     62%|===============================>-------------------| Remaining: 26.8ms     64%|================================>------------------| Remaining: 25.7ms     66%|=================================>-----------------| Remaining: 24.6ms     68%|==================================>----------------| Remaining: 23.6ms     70%|===================================>---------------| Remaining: 22.5ms     72%|====================================>--------------| Remaining: 21.4ms     74%|=====================================>-------------| Remaining: 20.1ms     76%|======================================>------------| Remaining: 18.8ms     78%|=======================================>-----------| Remaining: 17.2ms     80%|========================================>----------| Remaining: 15.6ms     82%|=========================================>---------| Remaining: 14.0ms     84%|==========================================>--------| Remaining: 12.5ms     86%|===========================================>-------| Remaining: 11.0ms     88%|============================================>------| Remaining: 9.6ms     90%|=============================================>-----| Remaining: 8.1ms     92%|==============================================>----| Remaining: 6.5ms     94%|===============================================>---| Remaining: 4.9ms     96%|================================================>--| Remaining: 3.3ms     98%|=================================================>-| Remaining: 1.6ms    100%|==================================================>| Total time: 82.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output" matches output

Simulation time:   46.6ms
Elapsed time:      82.9ms
Coverage:          42 (93.3%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors.v:
  Nodes:           45
  Connections:     61
  Degree:          1.36
  Stages:          14

  0%|>--------------------------------------------------| Remaining: 230.3ms      2%|=>-------------------------------------------------| Remaining: 101.9ms      4%|==>------------------------------------------------| Remaining: 106.1ms      6%|===>-----------------------------------------------| Remaining: 100.3ms      8%|====>----------------------------------------------| Remaining: 90.7ms     10%|=====>---------------------------------------------| Remaining: 83.5ms     12%|======>--------------------------------------------| Remaining: 78.2ms     14%|=======>-------------------------------------------| Remaining: 74.2ms     16%|========>------------------------------------------| Remaining: 70.7ms     18%|=========>-----------------------------------------| Remaining: 68.0ms     20%|==========>----------------------------------------| Remaining: 65.5ms     22%|===========>---------------------------------------| Remaining: 62.9ms     24%|============>--------------------------------------| Remaining: 60.6ms     26%|=============>-------------------------------------| Remaining: 58.6ms     28%|==============>------------------------------------| Remaining: 56.5ms     30%|===============>-----------------------------------| Remaining: 54.5ms     32%|================>----------------------------------| Remaining: 52.5ms     34%|=================>---------------------------------| Remaining: 50.7ms     36%|==================>--------------------------------| Remaining: 49.0ms     38%|===================>-------------------------------| Remaining: 47.3ms     40%|====================>------------------------------| Remaining: 45.6ms     42%|=====================>-----------------------------| Remaining: 44.0ms     44%|======================>----------------------------| Remaining: 42.5ms     46%|=======================>---------------------------| Remaining: 41.0ms     48%|========================>--------------------------| Remaining: 39.9ms     50%|=========================>-------------------------| Remaining: 39.1ms     52%|==========================>------------------------| Remaining: 37.7ms     54%|===========================>-----------------------| Remaining: 36.0ms     56%|============================>----------------------| Remaining: 34.5ms     58%|=============================>---------------------| Remaining: 32.7ms     60%|==============================>--------------------| Remaining: 31.1ms     62%|===============================>-------------------| Remaining: 29.5ms     64%|================================>------------------| Remaining: 27.8ms     66%|=================================>-----------------| Remaining: 26.2ms     68%|==================================>----------------| Remaining: 24.6ms     70%|===================================>---------------| Remaining: 23.0ms     72%|====================================>--------------| Remaining: 21.5ms     74%|=====================================>-------------| Remaining: 19.9ms     76%|======================================>------------| Remaining: 18.3ms     78%|=======================================>-----------| Remaining: 16.8ms     80%|========================================>----------| Remaining: 15.2ms     82%|=========================================>---------| Remaining: 13.7ms     84%|==========================================>--------| Remaining: 12.1ms     86%|===========================================>-------| Remaining: 10.6ms     88%|============================================>------| Remaining: 9.1ms     90%|=============================================>-----| Remaining: 7.5ms     92%|==============================================>----| Remaining: 6.0ms     94%|===============================================>---| Remaining: 4.5ms     96%|================================================>--| Remaining: 3.0ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 75.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output" matches output

Simulation time:   42.9ms
Elapsed time:      75.2ms
Coverage:          42 (93.3%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      2%|=>-------------------------------------------------| Remaining: 12.0ms      4%|==>------------------------------------------------| Remaining: 7.5ms      6%|===>-----------------------------------------------| Remaining: 4.7ms      8%|====>----------------------------------------------| Remaining: 3.8ms     10%|=====>---------------------------------------------| Remaining: 2.9ms     12%|======>--------------------------------------------| Remaining: 2.5ms     14%|=======>-------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.9ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     20%|==========>----------------------------------------| Remaining: 1.5ms     22%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.2ms     26%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.0ms     30%|===============>-----------------------------------| Remaining: 0.9ms     32%|================>----------------------------------| Remaining: 0.9ms     34%|=================>---------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.3ms     60%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input".

temp.blif:
  Nodes:           50
  Connections:     66
  Degree:          1.32
  Stages:          15

  0%|>--------------------------------------------------| Remaining: 140.4ms      2%|=>-------------------------------------------------| Remaining: 81.9ms      4%|==>------------------------------------------------| Remaining: 76.8ms      6%|===>-----------------------------------------------| Remaining: 73.9ms      8%|====>----------------------------------------------| Remaining: 73.8ms     10%|=====>---------------------------------------------| Remaining: 73.3ms     12%|======>--------------------------------------------| Remaining: 77.4ms     14%|=======>-------------------------------------------| Remaining: 76.9ms     16%|========>------------------------------------------| Remaining: 74.2ms     18%|=========>-----------------------------------------| Remaining: 71.5ms     20%|==========>----------------------------------------| Remaining: 69.3ms     22%|===========>---------------------------------------| Remaining: 66.9ms     24%|============>--------------------------------------| Remaining: 64.6ms     26%|=============>-------------------------------------| Remaining: 62.7ms     28%|==============>------------------------------------| Remaining: 60.6ms     30%|===============>-----------------------------------| Remaining: 58.7ms     32%|================>----------------------------------| Remaining: 56.7ms     34%|=================>---------------------------------| Remaining: 54.9ms     36%|==================>--------------------------------| Remaining: 53.1ms     38%|===================>-------------------------------| Remaining: 51.3ms     40%|====================>------------------------------| Remaining: 49.6ms     42%|=====================>-----------------------------| Remaining: 48.0ms     44%|======================>----------------------------| Remaining: 46.4ms     46%|=======================>---------------------------| Remaining: 44.7ms     48%|========================>--------------------------| Remaining: 42.9ms     50%|=========================>-------------------------| Remaining: 41.2ms     52%|==========================>------------------------| Remaining: 39.5ms     54%|===========================>-----------------------| Remaining: 37.8ms     56%|============================>----------------------| Remaining: 36.1ms     58%|=============================>---------------------| Remaining: 34.4ms     60%|==============================>--------------------| Remaining: 32.8ms     62%|===============================>-------------------| Remaining: 31.2ms     64%|================================>------------------| Remaining: 29.6ms     66%|=================================>-----------------| Remaining: 28.0ms     68%|==================================>----------------| Remaining: 26.3ms     70%|===================================>---------------| Remaining: 24.7ms     72%|====================================>--------------| Remaining: 23.0ms     74%|=====================================>-------------| Remaining: 21.4ms     76%|======================================>------------| Remaining: 19.7ms     78%|=======================================>-----------| Remaining: 18.0ms     80%|========================================>----------| Remaining: 16.4ms     82%|=========================================>---------| Remaining: 14.7ms     84%|==========================================>--------| Remaining: 13.1ms     86%|===========================================>-------| Remaining: 11.4ms     88%|============================================>------| Remaining: 9.8ms     90%|=============================================>-----| Remaining: 8.2ms     92%|==============================================>----| Remaining: 6.6ms     94%|===============================================>---| Remaining: 5.0ms     96%|================================================>--| Remaining: 3.3ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 83.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output" matches output

Simulation time:   50.5ms
Elapsed time:      83.7ms
Coverage:          47 (94.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.4ms      2%|=>-------------------------------------------------| Remaining: 11.1ms      4%|==>------------------------------------------------| Remaining: 7.0ms      6%|===>-----------------------------------------------| Remaining: 4.4ms      8%|====>----------------------------------------------| Remaining: 3.5ms     10%|=====>---------------------------------------------| Remaining: 2.7ms     12%|======>--------------------------------------------| Remaining: 2.3ms     14%|=======>-------------------------------------------| Remaining: 1.9ms     16%|========>------------------------------------------| Remaining: 1.7ms     18%|=========>-----------------------------------------| Remaining: 1.5ms     20%|==========>----------------------------------------| Remaining: 1.4ms     22%|===========>---------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.1ms     26%|=============>-------------------------------------| Remaining: 1.0ms     28%|==============>------------------------------------| Remaining: 0.9ms     30%|===============>-----------------------------------| Remaining: 0.8ms     32%|================>----------------------------------| Remaining: 0.8ms     34%|=================>---------------------------------| Remaining: 0.7ms     36%|==================>--------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.6ms     40%|====================>------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.3ms     60%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_input".

temp.blif:
  Nodes:           50
  Connections:     66
  Degree:          1.32
  Stages:          15

  0%|>--------------------------------------------------| Remaining: 159.0ms      2%|=>-------------------------------------------------| Remaining: 88.0ms      4%|==>------------------------------------------------| Remaining: 85.4ms      6%|===>-----------------------------------------------| Remaining: 82.2ms      8%|====>----------------------------------------------| Remaining: 78.7ms     10%|=====>---------------------------------------------| Remaining: 76.6ms     12%|======>--------------------------------------------| Remaining: 74.4ms     14%|=======>-------------------------------------------| Remaining: 72.5ms     16%|========>------------------------------------------| Remaining: 70.9ms     18%|=========>-----------------------------------------| Remaining: 68.6ms     20%|==========>----------------------------------------| Remaining: 67.4ms     22%|===========>---------------------------------------| Remaining: 65.6ms     24%|============>--------------------------------------| Remaining: 63.8ms     26%|=============>-------------------------------------| Remaining: 62.2ms     28%|==============>------------------------------------| Remaining: 61.0ms     30%|===============>-----------------------------------| Remaining: 59.4ms     32%|================>----------------------------------| Remaining: 57.9ms     34%|=================>---------------------------------| Remaining: 56.0ms     36%|==================>--------------------------------| Remaining: 54.2ms     38%|===================>-------------------------------| Remaining: 52.4ms     40%|====================>------------------------------| Remaining: 50.7ms     42%|=====================>-----------------------------| Remaining: 49.0ms     44%|======================>----------------------------| Remaining: 47.2ms     46%|=======================>---------------------------| Remaining: 45.4ms     48%|========================>--------------------------| Remaining: 43.6ms     50%|=========================>-------------------------| Remaining: 41.9ms     52%|==========================>------------------------| Remaining: 40.1ms     54%|===========================>-----------------------| Remaining: 38.4ms     56%|============================>----------------------| Remaining: 36.7ms     58%|=============================>---------------------| Remaining: 35.0ms     60%|==============================>--------------------| Remaining: 33.4ms     62%|===============================>-------------------| Remaining: 31.7ms     64%|================================>------------------| Remaining: 30.0ms     66%|=================================>-----------------| Remaining: 28.3ms     68%|==================================>----------------| Remaining: 26.9ms     70%|===================================>---------------| Remaining: 25.3ms     72%|====================================>--------------| Remaining: 23.6ms     74%|=====================================>-------------| Remaining: 21.9ms     76%|======================================>------------| Remaining: 20.2ms     78%|=======================================>-----------| Remaining: 18.5ms     80%|========================================>----------| Remaining: 16.8ms     82%|=========================================>---------| Remaining: 15.1ms     84%|==========================================>--------| Remaining: 13.4ms     86%|===========================================>-------| Remaining: 11.7ms     88%|============================================>------| Remaining: 10.0ms     90%|=============================================>-----| Remaining: 8.4ms     92%|==============================================>----| Remaining: 6.7ms     94%|===============================================>---| Remaining: 5.0ms     96%|================================================>--| Remaining: 3.3ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 83.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_using_vectors_output" matches output

Simulation time:   50.5ms
Elapsed time:      83.0ms
Coverage:          47 (94.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign.v:
  Nodes:           45
  Connections:     61
  Degree:          1.36
  Stages:          14

  2%|>--------------------------------------------------| Remaining: 16.9ms      2%|=>-------------------------------------------------| Remaining: 14.1ms      4%|==>------------------------------------------------| Remaining: 12.4ms      6%|===>-----------------------------------------------| Remaining: 10.9ms      8%|====>----------------------------------------------| Remaining: 10.2ms     10%|=====>---------------------------------------------| Remaining: 9.6ms     12%|======>--------------------------------------------| Remaining: 9.3ms     14%|=======>-------------------------------------------| Remaining: 8.9ms     16%|========>------------------------------------------| Remaining: 8.6ms     18%|=========>-----------------------------------------| Remaining: 8.2ms     20%|==========>----------------------------------------| Remaining: 8.1ms     22%|===========>---------------------------------------| Remaining: 7.8ms     24%|============>--------------------------------------| Remaining: 7.6ms     26%|=============>-------------------------------------| Remaining: 7.4ms     28%|==============>------------------------------------| Remaining: 7.2ms     30%|===============>-----------------------------------| Remaining: 7.0ms     32%|================>----------------------------------| Remaining: 6.8ms     34%|=================>---------------------------------| Remaining: 6.5ms     36%|==================>--------------------------------| Remaining: 6.3ms     38%|===================>-------------------------------| Remaining: 6.1ms     40%|====================>------------------------------| Remaining: 6.0ms     42%|=====================>-----------------------------| Remaining: 5.7ms     44%|======================>----------------------------| Remaining: 5.6ms     46%|=======================>---------------------------| Remaining: 5.3ms     48%|========================>--------------------------| Remaining: 5.2ms     50%|=========================>-------------------------| Remaining: 4.9ms     52%|==========================>------------------------| Remaining: 4.8ms     54%|===========================>-----------------------| Remaining: 4.5ms     56%|============================>----------------------| Remaining: 4.4ms     58%|=============================>---------------------| Remaining: 4.1ms     60%|==============================>--------------------| Remaining: 3.9ms     62%|===============================>-------------------| Remaining: 3.7ms     64%|================================>------------------| Remaining: 3.6ms     66%|=================================>-----------------| Remaining: 3.3ms     68%|==================================>----------------| Remaining: 3.2ms     70%|===================================>---------------| Remaining: 2.9ms     72%|====================================>--------------| Remaining: 2.8ms     74%|=====================================>-------------| Remaining: 2.5ms     76%|======================================>------------| Remaining: 2.4ms     78%|=======================================>-----------| Remaining: 2.2ms     80%|========================================>----------| Remaining: 2.0ms     82%|=========================================>---------| Remaining: 1.8ms     84%|==========================================>--------| Remaining: 1.7ms     86%|===========================================>-------| Remaining: 1.4ms     88%|============================================>------| Remaining: 1.3ms     90%|=============================================>-----| Remaining: 1.0ms     92%|==============================================>----| Remaining: 0.9ms     94%|===============================================>---| Remaining: 0.6ms     96%|================================================>--| Remaining: 0.4ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 10.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output" matches output

Simulation time:   4.5ms
Elapsed time:      10.9ms
Coverage:          42 (93.3%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.2ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign.v:
  Nodes:           45
  Connections:     61
  Degree:          1.36
  Stages:          14

  2%|>--------------------------------------------------| Remaining: 26.0ms      2%|=>-------------------------------------------------| Remaining: 21.1ms      4%|==>------------------------------------------------| Remaining: 16.2ms      6%|===>-----------------------------------------------| Remaining: 13.1ms      8%|====>----------------------------------------------| Remaining: 11.9ms     10%|=====>---------------------------------------------| Remaining: 10.9ms     12%|======>--------------------------------------------| Remaining: 10.4ms     14%|=======>-------------------------------------------| Remaining: 9.7ms     16%|========>------------------------------------------| Remaining: 9.4ms     18%|=========>-----------------------------------------| Remaining: 9.2ms     20%|==========>----------------------------------------| Remaining: 8.9ms     22%|===========>---------------------------------------| Remaining: 8.5ms     24%|============>--------------------------------------| Remaining: 8.3ms     26%|=============>-------------------------------------| Remaining: 7.9ms     28%|==============>------------------------------------| Remaining: 7.7ms     30%|===============>-----------------------------------| Remaining: 7.3ms     32%|================>----------------------------------| Remaining: 7.1ms     34%|=================>---------------------------------| Remaining: 6.8ms     36%|==================>--------------------------------| Remaining: 6.6ms     38%|===================>-------------------------------| Remaining: 6.3ms     40%|====================>------------------------------| Remaining: 6.1ms     42%|=====================>-----------------------------| Remaining: 5.9ms     44%|======================>----------------------------| Remaining: 5.7ms     46%|=======================>---------------------------| Remaining: 5.4ms     48%|========================>--------------------------| Remaining: 5.3ms     50%|=========================>-------------------------| Remaining: 5.0ms     52%|==========================>------------------------| Remaining: 4.8ms     54%|===========================>-----------------------| Remaining: 4.6ms     56%|============================>----------------------| Remaining: 4.4ms     58%|=============================>---------------------| Remaining: 4.2ms     60%|==============================>--------------------| Remaining: 4.1ms     62%|===============================>-------------------| Remaining: 3.8ms     64%|================================>------------------| Remaining: 3.6ms     66%|=================================>-----------------| Remaining: 3.4ms     68%|==================================>----------------| Remaining: 3.2ms     70%|===================================>---------------| Remaining: 3.0ms     72%|====================================>--------------| Remaining: 2.8ms     74%|=====================================>-------------| Remaining: 2.5ms     76%|======================================>------------| Remaining: 2.4ms     78%|=======================================>-----------| Remaining: 2.1ms     80%|========================================>----------| Remaining: 2.0ms     82%|=========================================>---------| Remaining: 1.7ms     84%|==========================================>--------| Remaining: 1.6ms     86%|===========================================>-------| Remaining: 1.3ms     88%|============================================>------| Remaining: 1.2ms     90%|=============================================>-----| Remaining: 0.9ms     92%|==============================================>----| Remaining: 0.8ms     94%|===============================================>---| Remaining: 0.5ms     96%|================================================>--| Remaining: 0.4ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 9.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output" matches output

Simulation time:   4.3ms
Elapsed time:      9.8ms
Coverage:          42 (93.3%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.2ms      2%|=>-------------------------------------------------| Remaining: 13.3ms      4%|==>------------------------------------------------| Remaining: 8.3ms      6%|===>-----------------------------------------------| Remaining: 5.2ms      8%|====>----------------------------------------------| Remaining: 4.2ms     10%|=====>---------------------------------------------| Remaining: 3.2ms     12%|======>--------------------------------------------| Remaining: 2.8ms     15%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.1ms     19%|=========>-----------------------------------------| Remaining: 1.8ms     20%|==========>----------------------------------------| Remaining: 1.6ms     23%|===========>---------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.3ms     27%|=============>-------------------------------------| Remaining: 1.2ms     28%|==============>------------------------------------| Remaining: 1.3ms     31%|===============>-----------------------------------| Remaining: 1.2ms     32%|================>----------------------------------| Remaining: 1.1ms     35%|=================>---------------------------------| Remaining: 1.0ms     36%|==================>--------------------------------| Remaining: 0.9ms     39%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.8ms     43%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.7ms     47%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.5ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     65%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     81%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input".

temp.blif:
  Nodes:           50
  Connections:     66
  Degree:          1.32
  Stages:          15

  2%|>--------------------------------------------------| Remaining: 17.0ms      2%|=>-------------------------------------------------| Remaining: 15.0ms      4%|==>------------------------------------------------| Remaining: 15.7ms      6%|===>-----------------------------------------------| Remaining: 15.7ms      8%|====>----------------------------------------------| Remaining: 15.4ms     10%|=====>---------------------------------------------| Remaining: 15.2ms     12%|======>--------------------------------------------| Remaining: 15.0ms     14%|=======>-------------------------------------------| Remaining: 14.7ms     16%|========>------------------------------------------| Remaining: 14.4ms     18%|=========>-----------------------------------------| Remaining: 13.7ms     20%|==========>----------------------------------------| Remaining: 13.1ms     22%|===========>---------------------------------------| Remaining: 12.8ms     24%|============>--------------------------------------| Remaining: 12.6ms     26%|=============>-------------------------------------| Remaining: 11.7ms     28%|==============>------------------------------------| Remaining: 11.2ms     30%|===============>-----------------------------------| Remaining: 10.5ms     32%|================>----------------------------------| Remaining: 10.1ms     34%|=================>---------------------------------| Remaining: 9.6ms     36%|==================>--------------------------------| Remaining: 9.2ms     38%|===================>-------------------------------| Remaining: 8.7ms     40%|====================>------------------------------| Remaining: 8.4ms     42%|=====================>-----------------------------| Remaining: 8.0ms     44%|======================>----------------------------| Remaining: 7.7ms     46%|=======================>---------------------------| Remaining: 7.4ms     48%|========================>--------------------------| Remaining: 7.2ms     50%|=========================>-------------------------| Remaining: 7.0ms     52%|==========================>------------------------| Remaining: 6.8ms     54%|===========================>-----------------------| Remaining: 6.6ms     56%|============================>----------------------| Remaining: 6.4ms     58%|=============================>---------------------| Remaining: 6.1ms     60%|==============================>--------------------| Remaining: 5.9ms     62%|===============================>-------------------| Remaining: 5.6ms     64%|================================>------------------| Remaining: 5.4ms     66%|=================================>-----------------| Remaining: 5.1ms     68%|==================================>----------------| Remaining: 4.9ms     70%|===================================>---------------| Remaining: 4.5ms     72%|====================================>--------------| Remaining: 4.3ms     74%|=====================================>-------------| Remaining: 4.0ms     76%|======================================>------------| Remaining: 3.7ms     78%|=======================================>-----------| Remaining: 3.4ms     80%|========================================>----------| Remaining: 3.1ms     82%|=========================================>---------| Remaining: 2.8ms     84%|==========================================>--------| Remaining: 2.5ms     86%|===========================================>-------| Remaining: 2.1ms     88%|============================================>------| Remaining: 1.9ms     90%|=============================================>-----| Remaining: 1.5ms     92%|==============================================>----| Remaining: 1.3ms     94%|===============================================>---| Remaining: 0.9ms     96%|================================================>--| Remaining: 0.6ms     98%|=================================================>-| Remaining: 0.3ms    100%|==================================================>| Total time: 16.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output" matches output

Simulation time:   6.9ms
Elapsed time:      16.1ms
Coverage:          47 (94.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.4ms      2%|=>-------------------------------------------------| Remaining: 11.5ms      4%|==>------------------------------------------------| Remaining: 7.2ms      6%|===>-----------------------------------------------| Remaining: 4.5ms      8%|====>----------------------------------------------| Remaining: 3.6ms     10%|=====>---------------------------------------------| Remaining: 2.8ms     12%|======>--------------------------------------------| Remaining: 2.4ms     15%|=======>-------------------------------------------| Remaining: 2.0ms     16%|========>------------------------------------------| Remaining: 1.8ms     19%|=========>-----------------------------------------| Remaining: 1.5ms     20%|==========>----------------------------------------| Remaining: 1.4ms     23%|===========>---------------------------------------| Remaining: 1.3ms     24%|============>--------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 1.0ms     31%|===============>-----------------------------------| Remaining: 0.9ms     32%|================>----------------------------------| Remaining: 0.9ms     35%|=================>---------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.7ms     39%|===================>-------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.6ms     43%|=====================>-----------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.6ms     47%|=======================>---------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.5ms     52%|==========================>------------------------| Remaining: 0.4ms     54%|===========================>-----------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.4ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.3ms     62%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.2ms     70%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     81%|========================================>----------| Remaining: 0.1ms     82%|=========================================>---------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     97%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 0.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_input".

temp.blif:
  Nodes:           50
  Connections:     66
  Degree:          1.32
  Stages:          15

  2%|>--------------------------------------------------| Remaining: 16.5ms      2%|=>-------------------------------------------------| Remaining: 14.0ms      4%|==>------------------------------------------------| Remaining: 12.1ms      6%|===>-----------------------------------------------| Remaining: 10.8ms      8%|====>----------------------------------------------| Remaining: 10.6ms     10%|=====>---------------------------------------------| Remaining: 10.1ms     12%|======>--------------------------------------------| Remaining: 10.2ms     14%|=======>-------------------------------------------| Remaining: 9.9ms     16%|========>------------------------------------------| Remaining: 9.6ms     18%|=========>-----------------------------------------| Remaining: 9.2ms     20%|==========>----------------------------------------| Remaining: 9.0ms     22%|===========>---------------------------------------| Remaining: 8.6ms     24%|============>--------------------------------------| Remaining: 8.4ms     26%|=============>-------------------------------------| Remaining: 8.0ms     28%|==============>------------------------------------| Remaining: 7.8ms     30%|===============>-----------------------------------| Remaining: 7.5ms     32%|================>----------------------------------| Remaining: 7.3ms     34%|=================>---------------------------------| Remaining: 7.0ms     36%|==================>--------------------------------| Remaining: 6.8ms     38%|===================>-------------------------------| Remaining: 6.5ms     40%|====================>------------------------------| Remaining: 6.4ms     42%|=====================>-----------------------------| Remaining: 6.1ms     44%|======================>----------------------------| Remaining: 5.9ms     46%|=======================>---------------------------| Remaining: 5.6ms     48%|========================>--------------------------| Remaining: 5.5ms     50%|=========================>-------------------------| Remaining: 5.3ms     52%|==========================>------------------------| Remaining: 5.1ms     54%|===========================>-----------------------| Remaining: 4.8ms     56%|============================>----------------------| Remaining: 4.6ms     58%|=============================>---------------------| Remaining: 4.4ms     60%|==============================>--------------------| Remaining: 4.2ms     62%|===============================>-------------------| Remaining: 3.9ms     64%|================================>------------------| Remaining: 3.8ms     66%|=================================>-----------------| Remaining: 3.5ms     68%|==================================>----------------| Remaining: 3.4ms     70%|===================================>---------------| Remaining: 3.1ms     72%|====================================>--------------| Remaining: 2.9ms     74%|=====================================>-------------| Remaining: 2.7ms     76%|======================================>------------| Remaining: 2.5ms     78%|=======================================>-----------| Remaining: 2.3ms     80%|========================================>----------| Remaining: 2.1ms     82%|=========================================>---------| Remaining: 1.9ms     84%|==========================================>--------| Remaining: 1.7ms     86%|===========================================>-------| Remaining: 1.4ms     88%|============================================>------| Remaining: 1.3ms     90%|=============================================>-----| Remaining: 1.0ms     92%|==============================================>----| Remaining: 0.9ms     94%|===============================================>---| Remaining: 0.6ms     96%|================================================>--| Remaining: 0.4ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 10.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_four_bit_adder_continuous_assign_output" matches output

Simulation time:   5.0ms
Elapsed time:      10.7ms
Coverage:          47 (94.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2.v:
  Nodes:           13
  Connections:     10
  Degree:          0.77
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 71.3ms      2%|=>-------------------------------------------------| Remaining: 36.0ms      4%|==>------------------------------------------------| Remaining: 35.1ms      6%|===>-----------------------------------------------| Remaining: 34.7ms      8%|====>----------------------------------------------| Remaining: 33.3ms     10%|=====>---------------------------------------------| Remaining: 32.8ms     12%|======>--------------------------------------------| Remaining: 31.9ms     14%|=======>-------------------------------------------| Remaining: 30.9ms     16%|========>------------------------------------------| Remaining: 30.4ms     18%|=========>-----------------------------------------| Remaining: 29.7ms     20%|==========>----------------------------------------| Remaining: 28.9ms     22%|===========>---------------------------------------| Remaining: 28.1ms     24%|============>--------------------------------------| Remaining: 27.3ms     26%|=============>-------------------------------------| Remaining: 26.7ms     28%|==============>------------------------------------| Remaining: 26.3ms     30%|===============>-----------------------------------| Remaining: 25.5ms     32%|================>----------------------------------| Remaining: 24.7ms     34%|=================>---------------------------------| Remaining: 23.9ms     36%|==================>--------------------------------| Remaining: 23.1ms     38%|===================>-------------------------------| Remaining: 22.4ms     40%|====================>------------------------------| Remaining: 21.6ms     42%|=====================>-----------------------------| Remaining: 20.9ms     44%|======================>----------------------------| Remaining: 20.2ms     46%|=======================>---------------------------| Remaining: 19.4ms     48%|========================>--------------------------| Remaining: 18.7ms     50%|=========================>-------------------------| Remaining: 18.0ms     52%|==========================>------------------------| Remaining: 17.2ms     54%|===========================>-----------------------| Remaining: 16.5ms     56%|============================>----------------------| Remaining: 15.8ms     58%|=============================>---------------------| Remaining: 15.0ms     60%|==============================>--------------------| Remaining: 14.3ms     62%|===============================>-------------------| Remaining: 13.7ms     64%|================================>------------------| Remaining: 13.0ms     66%|=================================>-----------------| Remaining: 12.2ms     68%|==================================>----------------| Remaining: 11.5ms     70%|===================================>---------------| Remaining: 10.8ms     72%|====================================>--------------| Remaining: 10.0ms     74%|=====================================>-------------| Remaining: 9.3ms     76%|======================================>------------| Remaining: 8.6ms     78%|=======================================>-----------| Remaining: 7.9ms     80%|========================================>----------| Remaining: 7.1ms     82%|=========================================>---------| Remaining: 6.4ms     84%|==========================================>--------| Remaining: 5.7ms     86%|===========================================>-------| Remaining: 5.0ms     88%|============================================>------| Remaining: 4.4ms     90%|=============================================>-----| Remaining: 3.7ms     92%|==============================================>----| Remaining: 3.0ms     94%|===============================================>---| Remaining: 2.3ms     96%|================================================>--| Remaining: 1.5ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 38.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output" matches output

Simulation time:   10.4ms
Elapsed time:      38.4ms
Coverage:          10 (76.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2.v:
  Nodes:           13
  Connections:     10
  Degree:          0.77
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 114.3ms      2%|=>-------------------------------------------------| Remaining: 39.8ms      4%|==>------------------------------------------------| Remaining: 41.3ms      6%|===>-----------------------------------------------| Remaining: 40.5ms      8%|====>----------------------------------------------| Remaining: 37.8ms     10%|=====>---------------------------------------------| Remaining: 35.8ms     12%|======>--------------------------------------------| Remaining: 34.5ms     14%|=======>-------------------------------------------| Remaining: 33.2ms     16%|========>------------------------------------------| Remaining: 32.3ms     18%|=========>-----------------------------------------| Remaining: 31.2ms     20%|==========>----------------------------------------| Remaining: 30.3ms     22%|===========>---------------------------------------| Remaining: 29.6ms     24%|============>--------------------------------------| Remaining: 28.9ms     26%|=============>-------------------------------------| Remaining: 28.3ms     28%|==============>------------------------------------| Remaining: 27.4ms     30%|===============>-----------------------------------| Remaining: 26.5ms     32%|================>----------------------------------| Remaining: 25.7ms     34%|=================>---------------------------------| Remaining: 24.8ms     36%|==================>--------------------------------| Remaining: 24.0ms     38%|===================>-------------------------------| Remaining: 23.1ms     40%|====================>------------------------------| Remaining: 22.3ms     42%|=====================>-----------------------------| Remaining: 21.5ms     44%|======================>----------------------------| Remaining: 20.8ms     46%|=======================>---------------------------| Remaining: 20.0ms     48%|========================>--------------------------| Remaining: 19.2ms     50%|=========================>-------------------------| Remaining: 18.4ms     52%|==========================>------------------------| Remaining: 17.7ms     54%|===========================>-----------------------| Remaining: 16.9ms     56%|============================>----------------------| Remaining: 16.1ms     58%|=============================>---------------------| Remaining: 15.4ms     60%|==============================>--------------------| Remaining: 14.6ms     62%|===============================>-------------------| Remaining: 13.9ms     64%|================================>------------------| Remaining: 13.1ms     66%|=================================>-----------------| Remaining: 12.4ms     68%|==================================>----------------| Remaining: 11.7ms     70%|===================================>---------------| Remaining: 10.9ms     72%|====================================>--------------| Remaining: 10.2ms     74%|=====================================>-------------| Remaining: 9.4ms     76%|======================================>------------| Remaining: 8.7ms     78%|=======================================>-----------| Remaining: 8.0ms     80%|========================================>----------| Remaining: 7.3ms     82%|=========================================>---------| Remaining: 6.6ms     84%|==========================================>--------| Remaining: 5.9ms     86%|===========================================>-------| Remaining: 5.1ms     88%|============================================>------| Remaining: 4.4ms     90%|=============================================>-----| Remaining: 3.7ms     92%|==============================================>----| Remaining: 2.9ms     94%|===============================================>---| Remaining: 2.2ms     96%|================================================>--| Remaining: 1.5ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 36.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output" matches output

Simulation time:   9.9ms
Elapsed time:      36.6ms
Coverage:          10 (76.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  4%|=>-------------------------------------------------| Remaining: 0.1ms      8%|===>-----------------------------------------------| Remaining: 3.9ms     12%|=====>---------------------------------------------| Remaining: 2.6ms     15%|=======>-------------------------------------------| Remaining: 1.9ms     19%|=========>-----------------------------------------| Remaining: 1.5ms     23%|===========>---------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.0ms     31%|===============>-----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.4ms     54%|==========================>------------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.3ms     62%|==============================>--------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.2ms     69%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.1ms     81%|========================================>----------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input".

temp.blif:
  Nodes:           15
  Connections:     12
  Degree:          0.80
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 68.6ms      2%|=>-------------------------------------------------| Remaining: 37.5ms      4%|==>------------------------------------------------| Remaining: 38.8ms      6%|===>-----------------------------------------------| Remaining: 37.2ms      8%|====>----------------------------------------------| Remaining: 36.0ms     10%|=====>---------------------------------------------| Remaining: 34.9ms     12%|======>--------------------------------------------| Remaining: 33.9ms     14%|=======>-------------------------------------------| Remaining: 33.4ms     16%|========>------------------------------------------| Remaining: 32.4ms     18%|=========>-----------------------------------------| Remaining: 31.8ms     20%|==========>----------------------------------------| Remaining: 30.8ms     22%|===========>---------------------------------------| Remaining: 30.1ms     24%|============>--------------------------------------| Remaining: 29.2ms     26%|=============>-------------------------------------| Remaining: 28.3ms     28%|==============>------------------------------------| Remaining: 27.6ms     30%|===============>-----------------------------------| Remaining: 26.7ms     32%|================>----------------------------------| Remaining: 26.3ms     34%|=================>---------------------------------| Remaining: 26.5ms     36%|==================>--------------------------------| Remaining: 25.8ms     38%|===================>-------------------------------| Remaining: 24.8ms     40%|====================>------------------------------| Remaining: 23.9ms     42%|=====================>-----------------------------| Remaining: 23.0ms     44%|======================>----------------------------| Remaining: 22.3ms     46%|=======================>---------------------------| Remaining: 21.4ms     48%|========================>--------------------------| Remaining: 20.6ms     50%|=========================>-------------------------| Remaining: 19.7ms     52%|==========================>------------------------| Remaining: 18.9ms     54%|===========================>-----------------------| Remaining: 18.1ms     56%|============================>----------------------| Remaining: 17.3ms     58%|=============================>---------------------| Remaining: 16.4ms     60%|==============================>--------------------| Remaining: 15.6ms     62%|===============================>-------------------| Remaining: 14.8ms     64%|================================>------------------| Remaining: 14.0ms     66%|=================================>-----------------| Remaining: 13.2ms     68%|==================================>----------------| Remaining: 12.4ms     70%|===================================>---------------| Remaining: 11.6ms     72%|====================================>--------------| Remaining: 11.0ms     74%|=====================================>-------------| Remaining: 10.2ms     76%|======================================>------------| Remaining: 9.4ms     78%|=======================================>-----------| Remaining: 8.6ms     80%|========================================>----------| Remaining: 7.8ms     82%|=========================================>---------| Remaining: 7.0ms     84%|==========================================>--------| Remaining: 6.2ms     86%|===========================================>-------| Remaining: 5.4ms     88%|============================================>------| Remaining: 4.6ms     90%|=============================================>-----| Remaining: 3.9ms     92%|==============================================>----| Remaining: 3.1ms     94%|===============================================>---| Remaining: 2.3ms     96%|================================================>--| Remaining: 1.5ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 38.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output" matches output

Simulation time:   11.5ms
Elapsed time:      38.4ms
Coverage:          12 (80.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  4%|=>-------------------------------------------------| Remaining: 0.1ms      8%|===>-----------------------------------------------| Remaining: 3.7ms     12%|=====>---------------------------------------------| Remaining: 2.6ms     15%|=======>-------------------------------------------| Remaining: 1.9ms     19%|=========>-----------------------------------------| Remaining: 1.5ms     23%|===========>---------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.0ms     31%|===============>-----------------------------------| Remaining: 0.8ms     35%|=================>---------------------------------| Remaining: 0.7ms     38%|===================>-------------------------------| Remaining: 0.6ms     42%|=====================>-----------------------------| Remaining: 0.5ms     46%|=======================>---------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.4ms     54%|==========================>------------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.3ms     62%|==============================>--------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.2ms     69%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.1ms     81%|========================================>----------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_input".

temp.blif:
  Nodes:           15
  Connections:     12
  Degree:          0.80
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 72.9ms      2%|=>-------------------------------------------------| Remaining: 42.0ms      4%|==>------------------------------------------------| Remaining: 37.4ms      6%|===>-----------------------------------------------| Remaining: 35.7ms      8%|====>----------------------------------------------| Remaining: 34.9ms     10%|=====>---------------------------------------------| Remaining: 34.3ms     12%|======>--------------------------------------------| Remaining: 33.2ms     14%|=======>-------------------------------------------| Remaining: 32.2ms     16%|========>------------------------------------------| Remaining: 31.7ms     18%|=========>-----------------------------------------| Remaining: 31.2ms     20%|==========>----------------------------------------| Remaining: 30.8ms     22%|===========>---------------------------------------| Remaining: 30.0ms     24%|============>--------------------------------------| Remaining: 29.2ms     26%|=============>-------------------------------------| Remaining: 28.3ms     28%|==============>------------------------------------| Remaining: 27.4ms     30%|===============>-----------------------------------| Remaining: 26.7ms     32%|================>----------------------------------| Remaining: 25.9ms     34%|=================>---------------------------------| Remaining: 25.1ms     36%|==================>--------------------------------| Remaining: 24.4ms     38%|===================>-------------------------------| Remaining: 23.5ms     40%|====================>------------------------------| Remaining: 22.8ms     42%|=====================>-----------------------------| Remaining: 22.0ms     44%|======================>----------------------------| Remaining: 21.2ms     46%|=======================>---------------------------| Remaining: 20.6ms     48%|========================>--------------------------| Remaining: 19.9ms     50%|=========================>-------------------------| Remaining: 19.2ms     52%|==========================>------------------------| Remaining: 18.5ms     54%|===========================>-----------------------| Remaining: 17.8ms     56%|============================>----------------------| Remaining: 17.0ms     58%|=============================>---------------------| Remaining: 16.2ms     60%|==============================>--------------------| Remaining: 15.5ms     62%|===============================>-------------------| Remaining: 14.7ms     64%|================================>------------------| Remaining: 13.9ms     66%|=================================>-----------------| Remaining: 13.1ms     68%|==================================>----------------| Remaining: 12.4ms     70%|===================================>---------------| Remaining: 11.7ms     72%|====================================>--------------| Remaining: 10.8ms     74%|=====================================>-------------| Remaining: 10.1ms     76%|======================================>------------| Remaining: 9.3ms     78%|=======================================>-----------| Remaining: 8.5ms     80%|========================================>----------| Remaining: 7.7ms     82%|=========================================>---------| Remaining: 7.0ms     84%|==========================================>--------| Remaining: 6.4ms     86%|===========================================>-------| Remaining: 5.5ms     88%|============================================>------| Remaining: 4.8ms     90%|=============================================>-----| Remaining: 4.0ms     92%|==============================================>----| Remaining: 3.2ms     94%|===============================================>---| Remaining: 2.4ms     96%|================================================>--| Remaining: 1.6ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 39.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff2_output" matches output

Simulation time:   12.0ms
Elapsed time:      39.4ms
Coverage:          12 (80.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff.v:
  Nodes:           13
  Connections:     10
  Degree:          0.77
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 91.6ms      2%|=>-------------------------------------------------| Remaining: 53.7ms      4%|==>------------------------------------------------| Remaining: 45.9ms      6%|===>-----------------------------------------------| Remaining: 42.5ms      8%|====>----------------------------------------------| Remaining: 39.2ms     10%|=====>---------------------------------------------| Remaining: 37.2ms     12%|======>--------------------------------------------| Remaining: 35.8ms     14%|=======>-------------------------------------------| Remaining: 34.7ms     16%|========>------------------------------------------| Remaining: 33.7ms     18%|=========>-----------------------------------------| Remaining: 32.8ms     20%|==========>----------------------------------------| Remaining: 31.7ms     22%|===========>---------------------------------------| Remaining: 30.8ms     24%|============>--------------------------------------| Remaining: 30.1ms     26%|=============>-------------------------------------| Remaining: 29.4ms     28%|==============>------------------------------------| Remaining: 28.6ms     30%|===============>-----------------------------------| Remaining: 27.8ms     32%|================>----------------------------------| Remaining: 27.1ms     34%|=================>---------------------------------| Remaining: 26.3ms     36%|==================>--------------------------------| Remaining: 25.9ms     38%|===================>-------------------------------| Remaining: 25.7ms     40%|====================>------------------------------| Remaining: 24.9ms     42%|=====================>-----------------------------| Remaining: 24.1ms     44%|======================>----------------------------| Remaining: 23.3ms     46%|=======================>---------------------------| Remaining: 22.3ms     48%|========================>--------------------------| Remaining: 21.4ms     50%|=========================>-------------------------| Remaining: 20.4ms     52%|==========================>------------------------| Remaining: 19.5ms     54%|===========================>-----------------------| Remaining: 18.7ms     56%|============================>----------------------| Remaining: 17.8ms     58%|=============================>---------------------| Remaining: 16.9ms     60%|==============================>--------------------| Remaining: 16.0ms     62%|===============================>-------------------| Remaining: 15.2ms     64%|================================>------------------| Remaining: 14.3ms     66%|=================================>-----------------| Remaining: 13.5ms     68%|==================================>----------------| Remaining: 12.7ms     70%|===================================>---------------| Remaining: 11.8ms     72%|====================================>--------------| Remaining: 11.0ms     74%|=====================================>-------------| Remaining: 10.2ms     76%|======================================>------------| Remaining: 9.4ms     78%|=======================================>-----------| Remaining: 8.7ms     80%|========================================>----------| Remaining: 7.8ms     82%|=========================================>---------| Remaining: 7.0ms     84%|==========================================>--------| Remaining: 6.2ms     86%|===========================================>-------| Remaining: 5.5ms     88%|============================================>------| Remaining: 4.7ms     90%|=============================================>-----| Remaining: 3.9ms     92%|==============================================>----| Remaining: 3.1ms     94%|===============================================>---| Remaining: 2.3ms     96%|================================================>--| Remaining: 1.5ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 38.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output" matches output

Simulation time:   10.1ms
Elapsed time:      38.6ms
Coverage:          10 (76.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff.v:
  Nodes:           13
  Connections:     10
  Degree:          0.77
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 69.3ms      2%|=>-------------------------------------------------| Remaining: 41.0ms      4%|==>------------------------------------------------| Remaining: 46.8ms      6%|===>-----------------------------------------------| Remaining: 48.0ms      8%|====>----------------------------------------------| Remaining: 44.7ms     10%|=====>---------------------------------------------| Remaining: 43.6ms     12%|======>--------------------------------------------| Remaining: 42.0ms     14%|=======>-------------------------------------------| Remaining: 39.7ms     16%|========>------------------------------------------| Remaining: 39.5ms     18%|=========>-----------------------------------------| Remaining: 40.2ms     20%|==========>----------------------------------------| Remaining: 40.7ms     22%|===========>---------------------------------------| Remaining: 39.3ms     24%|============>--------------------------------------| Remaining: 37.9ms     26%|=============>-------------------------------------| Remaining: 36.1ms     28%|==============>------------------------------------| Remaining: 34.5ms     30%|===============>-----------------------------------| Remaining: 32.9ms     32%|================>----------------------------------| Remaining: 31.5ms     34%|=================>---------------------------------| Remaining: 31.2ms     36%|==================>--------------------------------| Remaining: 30.6ms     38%|===================>-------------------------------| Remaining: 30.2ms     40%|====================>------------------------------| Remaining: 29.7ms     42%|=====================>-----------------------------| Remaining: 29.1ms     44%|======================>----------------------------| Remaining: 27.7ms     46%|=======================>---------------------------| Remaining: 26.5ms     48%|========================>--------------------------| Remaining: 25.7ms     50%|=========================>-------------------------| Remaining: 25.2ms     52%|==========================>------------------------| Remaining: 24.4ms     54%|===========================>-----------------------| Remaining: 23.4ms     56%|============================>----------------------| Remaining: 22.6ms     58%|=============================>---------------------| Remaining: 21.7ms     60%|==============================>--------------------| Remaining: 20.6ms     62%|===============================>-------------------| Remaining: 19.4ms     64%|================================>------------------| Remaining: 18.2ms     66%|=================================>-----------------| Remaining: 17.3ms     68%|==================================>----------------| Remaining: 16.4ms     70%|===================================>---------------| Remaining: 15.5ms     72%|====================================>--------------| Remaining: 14.6ms     74%|=====================================>-------------| Remaining: 13.6ms     76%|======================================>------------| Remaining: 12.7ms     78%|=======================================>-----------| Remaining: 11.6ms     80%|========================================>----------| Remaining: 10.5ms     82%|=========================================>---------| Remaining: 9.3ms     84%|==========================================>--------| Remaining: 8.2ms     86%|===========================================>-------| Remaining: 7.2ms     88%|============================================>------| Remaining: 6.2ms     90%|=============================================>-----| Remaining: 5.2ms     92%|==============================================>----| Remaining: 4.2ms     94%|===============================================>---| Remaining: 3.1ms     96%|================================================>--| Remaining: 2.1ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 52.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output" matches output

Simulation time:   13.1ms
Elapsed time:      52.2ms
Coverage:          10 (76.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  4%|=>-------------------------------------------------| Remaining: 0.1ms      8%|===>-----------------------------------------------| Remaining: 3.1ms     12%|=====>---------------------------------------------| Remaining: 2.1ms     15%|=======>-------------------------------------------| Remaining: 1.5ms     19%|=========>-----------------------------------------| Remaining: 1.2ms     23%|===========>---------------------------------------| Remaining: 1.0ms     27%|=============>-------------------------------------| Remaining: 0.8ms     31%|===============>-----------------------------------| Remaining: 0.7ms     35%|=================>---------------------------------| Remaining: 0.6ms     38%|===================>-------------------------------| Remaining: 0.5ms     42%|=====================>-----------------------------| Remaining: 0.4ms     46%|=======================>---------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.3ms     54%|==========================>------------------------| Remaining: 0.3ms     58%|============================>----------------------| Remaining: 0.2ms     62%|==============================>--------------------| Remaining: 0.2ms     65%|================================>------------------| Remaining: 0.2ms     69%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.1ms     77%|======================================>------------| Remaining: 0.1ms     81%|========================================>----------| Remaining: 0.1ms     85%|==========================================>--------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input".

temp.blif:
  Nodes:           15
  Connections:     12
  Degree:          0.80
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 79.3ms      2%|=>-------------------------------------------------| Remaining: 40.4ms      4%|==>------------------------------------------------| Remaining: 37.1ms      6%|===>-----------------------------------------------| Remaining: 38.3ms      8%|====>----------------------------------------------| Remaining: 39.6ms     10%|=====>---------------------------------------------| Remaining: 38.4ms     12%|======>--------------------------------------------| Remaining: 37.2ms     14%|=======>-------------------------------------------| Remaining: 35.9ms     16%|========>------------------------------------------| Remaining: 34.4ms     18%|=========>-----------------------------------------| Remaining: 33.1ms     20%|==========>----------------------------------------| Remaining: 31.9ms     22%|===========>---------------------------------------| Remaining: 31.1ms     24%|============>--------------------------------------| Remaining: 31.1ms     26%|=============>-------------------------------------| Remaining: 30.8ms     28%|==============>------------------------------------| Remaining: 29.8ms     30%|===============>-----------------------------------| Remaining: 28.7ms     32%|================>----------------------------------| Remaining: 27.7ms     34%|=================>---------------------------------| Remaining: 26.8ms     36%|==================>--------------------------------| Remaining: 25.9ms     38%|===================>-------------------------------| Remaining: 25.0ms     40%|====================>------------------------------| Remaining: 24.0ms     42%|=====================>-----------------------------| Remaining: 23.1ms     44%|======================>----------------------------| Remaining: 22.2ms     46%|=======================>---------------------------| Remaining: 21.4ms     48%|========================>--------------------------| Remaining: 20.5ms     50%|=========================>-------------------------| Remaining: 19.7ms     52%|==========================>------------------------| Remaining: 18.9ms     54%|===========================>-----------------------| Remaining: 18.1ms     56%|============================>----------------------| Remaining: 17.3ms     58%|=============================>---------------------| Remaining: 16.4ms     60%|==============================>--------------------| Remaining: 15.6ms     62%|===============================>-------------------| Remaining: 14.8ms     64%|================================>------------------| Remaining: 14.0ms     66%|=================================>-----------------| Remaining: 13.3ms     68%|==================================>----------------| Remaining: 12.5ms     70%|===================================>---------------| Remaining: 11.7ms     72%|====================================>--------------| Remaining: 11.0ms     74%|=====================================>-------------| Remaining: 10.2ms     76%|======================================>------------| Remaining: 9.4ms     78%|=======================================>-----------| Remaining: 8.6ms     80%|========================================>----------| Remaining: 7.8ms     82%|=========================================>---------| Remaining: 7.0ms     84%|==========================================>--------| Remaining: 6.2ms     86%|===========================================>-------| Remaining: 5.5ms     88%|============================================>------| Remaining: 4.7ms     90%|=============================================>-----| Remaining: 3.9ms     92%|==============================================>----| Remaining: 3.1ms     94%|===============================================>---| Remaining: 2.4ms     96%|================================================>--| Remaining: 1.6ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 39.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output" matches output

Simulation time:   11.8ms
Elapsed time:      39.3ms
Coverage:          12 (80.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  4%|=>-------------------------------------------------| Remaining: 0.3ms      8%|===>-----------------------------------------------| Remaining: 5.1ms     12%|=====>---------------------------------------------| Remaining: 3.5ms     15%|=======>-------------------------------------------| Remaining: 2.6ms     19%|=========>-----------------------------------------| Remaining: 2.0ms     23%|===========>---------------------------------------| Remaining: 1.6ms     27%|=============>-------------------------------------| Remaining: 1.4ms     31%|===============>-----------------------------------| Remaining: 1.2ms     35%|=================>---------------------------------| Remaining: 1.0ms     38%|===================>-------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.6ms     54%|==========================>------------------------| Remaining: 0.5ms     58%|============================>----------------------| Remaining: 0.4ms     62%|==============================>--------------------| Remaining: 0.4ms     65%|================================>------------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     81%|========================================>----------| Remaining: 0.2ms     85%|==========================================>--------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_input".

temp.blif:
  Nodes:           15
  Connections:     12
  Degree:          0.80
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 106.7ms      2%|=>-------------------------------------------------| Remaining: 66.3ms      4%|==>------------------------------------------------| Remaining: 66.0ms      6%|===>-----------------------------------------------| Remaining: 64.7ms      8%|====>----------------------------------------------| Remaining: 56.9ms     10%|=====>---------------------------------------------| Remaining: 53.8ms     12%|======>--------------------------------------------| Remaining: 50.6ms     14%|=======>-------------------------------------------| Remaining: 50.8ms     16%|========>------------------------------------------| Remaining: 49.3ms     18%|=========>-----------------------------------------| Remaining: 46.5ms     20%|==========>----------------------------------------| Remaining: 44.2ms     22%|===========>---------------------------------------| Remaining: 42.0ms     24%|============>--------------------------------------| Remaining: 39.8ms     26%|=============>-------------------------------------| Remaining: 39.3ms     28%|==============>------------------------------------| Remaining: 38.0ms     30%|===============>-----------------------------------| Remaining: 36.3ms     32%|================>----------------------------------| Remaining: 34.6ms     34%|=================>---------------------------------| Remaining: 33.0ms     36%|==================>--------------------------------| Remaining: 31.7ms     38%|===================>-------------------------------| Remaining: 30.4ms     40%|====================>------------------------------| Remaining: 29.5ms     42%|=====================>-----------------------------| Remaining: 28.2ms     44%|======================>----------------------------| Remaining: 26.9ms     46%|=======================>---------------------------| Remaining: 25.7ms     48%|========================>--------------------------| Remaining: 24.5ms     50%|=========================>-------------------------| Remaining: 23.4ms     52%|==========================>------------------------| Remaining: 22.2ms     54%|===========================>-----------------------| Remaining: 21.1ms     56%|============================>----------------------| Remaining: 20.1ms     58%|=============================>---------------------| Remaining: 19.0ms     60%|==============================>--------------------| Remaining: 18.0ms     62%|===============================>-------------------| Remaining: 17.0ms     64%|================================>------------------| Remaining: 16.0ms     66%|=================================>-----------------| Remaining: 15.0ms     68%|==================================>----------------| Remaining: 14.1ms     70%|===================================>---------------| Remaining: 13.1ms     72%|====================================>--------------| Remaining: 12.2ms     74%|=====================================>-------------| Remaining: 11.3ms     76%|======================================>------------| Remaining: 10.4ms     78%|=======================================>-----------| Remaining: 9.5ms     80%|========================================>----------| Remaining: 8.6ms     82%|=========================================>---------| Remaining: 7.7ms     84%|==========================================>--------| Remaining: 6.8ms     86%|===========================================>-------| Remaining: 5.9ms     88%|============================================>------| Remaining: 5.1ms     90%|=============================================>-----| Remaining: 4.2ms     92%|==============================================>----| Remaining: 3.4ms     94%|===============================================>---| Remaining: 2.5ms     96%|================================================>--| Remaining: 1.7ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 41.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_logic_w_Dff_output" matches output

Simulation time:   12.2ms
Elapsed time:      41.8ms
Coverage:          12 (80.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2.v:
  Nodes:           19
  Connections:     19
  Degree:          1.00
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 148.5ms      2%|=>-------------------------------------------------| Remaining: 68.0ms      4%|==>------------------------------------------------| Remaining: 55.5ms      6%|===>-----------------------------------------------| Remaining: 51.5ms      8%|====>----------------------------------------------| Remaining: 49.4ms     10%|=====>---------------------------------------------| Remaining: 48.2ms     12%|======>--------------------------------------------| Remaining: 46.1ms     14%|=======>-------------------------------------------| Remaining: 44.2ms     16%|========>------------------------------------------| Remaining: 42.8ms     18%|=========>-----------------------------------------| Remaining: 41.2ms     20%|==========>----------------------------------------| Remaining: 40.1ms     22%|===========>---------------------------------------| Remaining: 40.6ms     24%|============>--------------------------------------| Remaining: 41.6ms     26%|=============>-------------------------------------| Remaining: 42.1ms     28%|==============>------------------------------------| Remaining: 42.8ms     30%|===============>-----------------------------------| Remaining: 42.6ms     32%|================>----------------------------------| Remaining: 40.8ms     34%|=================>---------------------------------| Remaining: 40.1ms     36%|==================>--------------------------------| Remaining: 39.4ms     38%|===================>-------------------------------| Remaining: 38.7ms     40%|====================>------------------------------| Remaining: 37.3ms     42%|=====================>-----------------------------| Remaining: 36.7ms     44%|======================>----------------------------| Remaining: 36.1ms     46%|=======================>---------------------------| Remaining: 34.3ms     48%|========================>--------------------------| Remaining: 32.7ms     50%|=========================>-------------------------| Remaining: 31.2ms     52%|==========================>------------------------| Remaining: 29.6ms     54%|===========================>-----------------------| Remaining: 28.1ms     56%|============================>----------------------| Remaining: 26.9ms     58%|=============================>---------------------| Remaining: 25.9ms     60%|==============================>--------------------| Remaining: 24.7ms     62%|===============================>-------------------| Remaining: 23.3ms     64%|================================>------------------| Remaining: 22.0ms     66%|=================================>-----------------| Remaining: 20.7ms     68%|==================================>----------------| Remaining: 19.4ms     70%|===================================>---------------| Remaining: 18.1ms     72%|====================================>--------------| Remaining: 16.9ms     74%|=====================================>-------------| Remaining: 15.6ms     76%|======================================>------------| Remaining: 14.4ms     78%|=======================================>-----------| Remaining: 13.2ms     80%|========================================>----------| Remaining: 12.0ms     82%|=========================================>---------| Remaining: 10.7ms     84%|==========================================>--------| Remaining: 9.5ms     86%|===========================================>-------| Remaining: 8.3ms     88%|============================================>------| Remaining: 7.1ms     90%|=============================================>-----| Remaining: 5.9ms     92%|==============================================>----| Remaining: 4.7ms     94%|===============================================>---| Remaining: 3.6ms     96%|================================================>--| Remaining: 2.4ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 59.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output" matches output

Simulation time:   18.3ms
Elapsed time:      59.1ms
Coverage:          16 (84.2%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2.v:
  Nodes:           19
  Connections:     19
  Degree:          1.00
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 124.1ms      2%|=>-------------------------------------------------| Remaining: 68.0ms      4%|==>------------------------------------------------| Remaining: 58.4ms      6%|===>-----------------------------------------------| Remaining: 55.9ms      8%|====>----------------------------------------------| Remaining: 53.7ms     10%|=====>---------------------------------------------| Remaining: 53.1ms     12%|======>--------------------------------------------| Remaining: 53.8ms     14%|=======>-------------------------------------------| Remaining: 53.2ms     16%|========>------------------------------------------| Remaining: 52.2ms     18%|=========>-----------------------------------------| Remaining: 51.5ms     20%|==========>----------------------------------------| Remaining: 50.9ms     22%|===========>---------------------------------------| Remaining: 49.4ms     24%|============>--------------------------------------| Remaining: 47.7ms     26%|=============>-------------------------------------| Remaining: 46.8ms     28%|==============>------------------------------------| Remaining: 45.9ms     30%|===============>-----------------------------------| Remaining: 45.5ms     32%|================>----------------------------------| Remaining: 44.2ms     34%|=================>---------------------------------| Remaining: 42.8ms     36%|==================>--------------------------------| Remaining: 42.1ms     38%|===================>-------------------------------| Remaining: 41.0ms     40%|====================>------------------------------| Remaining: 40.1ms     42%|=====================>-----------------------------| Remaining: 39.2ms     44%|======================>----------------------------| Remaining: 37.6ms     46%|=======================>---------------------------| Remaining: 36.1ms     48%|========================>--------------------------| Remaining: 34.6ms     50%|=========================>-------------------------| Remaining: 33.5ms     52%|==========================>------------------------| Remaining: 32.2ms     54%|===========================>-----------------------| Remaining: 30.7ms     56%|============================>----------------------| Remaining: 29.4ms     58%|=============================>---------------------| Remaining: 28.0ms     60%|==============================>--------------------| Remaining: 26.8ms     62%|===============================>-------------------| Remaining: 25.4ms     64%|================================>------------------| Remaining: 24.2ms     66%|=================================>-----------------| Remaining: 22.7ms     68%|==================================>----------------| Remaining: 21.3ms     70%|===================================>---------------| Remaining: 20.1ms     72%|====================================>--------------| Remaining: 18.8ms     74%|=====================================>-------------| Remaining: 17.3ms     76%|======================================>------------| Remaining: 16.0ms     78%|=======================================>-----------| Remaining: 14.7ms     80%|========================================>----------| Remaining: 13.3ms     82%|=========================================>---------| Remaining: 11.9ms     84%|==========================================>--------| Remaining: 10.6ms     86%|===========================================>-------| Remaining: 9.2ms     88%|============================================>------| Remaining: 7.9ms     90%|=============================================>-----| Remaining: 6.5ms     92%|==============================================>----| Remaining: 5.2ms     94%|===============================================>---| Remaining: 3.9ms     96%|================================================>--| Remaining: 2.6ms     98%|=================================================>-| Remaining: 1.3ms    100%|==================================================>| Total time: 64.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output" matches output

Simulation time:   20.1ms
Elapsed time:      64.1ms
Coverage:          16 (84.2%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  2%|=>-------------------------------------------------| Remaining: 0.1ms      4%|==>------------------------------------------------| Remaining: 7.5ms      6%|===>-----------------------------------------------| Remaining: 5.2ms      8%|====>----------------------------------------------| Remaining: 3.9ms     10%|=====>---------------------------------------------| Remaining: 3.1ms     12%|======>--------------------------------------------| Remaining: 2.6ms     14%|=======>-------------------------------------------| Remaining: 2.2ms     16%|========>------------------------------------------| Remaining: 1.9ms     18%|=========>-----------------------------------------| Remaining: 1.7ms     20%|==========>----------------------------------------| Remaining: 1.5ms     22%|===========>---------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.2ms     27%|=============>-------------------------------------| Remaining: 1.1ms     29%|==============>------------------------------------| Remaining: 1.1ms     31%|===============>-----------------------------------| Remaining: 1.0ms     33%|================>----------------------------------| Remaining: 0.9ms     35%|=================>---------------------------------| Remaining: 0.8ms     37%|==================>--------------------------------| Remaining: 0.8ms     39%|===================>-------------------------------| Remaining: 0.7ms     41%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.6ms     45%|======================>----------------------------| Remaining: 0.6ms     47%|=======================>---------------------------| Remaining: 0.6ms     49%|========================>--------------------------| Remaining: 0.5ms     51%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.4ms     57%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.3ms     63%|===============================>-------------------| Remaining: 0.3ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     76%|=====================================>-------------| Remaining: 0.2ms     78%|======================================>------------| Remaining: 0.2ms     80%|=======================================>-----------| Remaining: 0.2ms     82%|========================================>----------| Remaining: 0.1ms     84%|=========================================>---------| Remaining: 0.2ms     86%|==========================================>--------| Remaining: 0.2ms     88%|===========================================>-------| Remaining: 0.1ms     90%|============================================>------| Remaining: 0.1ms     92%|=============================================>-----| Remaining: 0.1ms     94%|==============================================>----| Remaining: 0.1ms     96%|===============================================>---| Remaining: 0.0ms     98%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input".

temp.blif:
  Nodes:           22
  Connections:     22
  Degree:          1.00
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 117.2ms      2%|=>-------------------------------------------------| Remaining: 56.6ms      4%|==>------------------------------------------------| Remaining: 53.5ms      6%|===>-----------------------------------------------| Remaining: 52.7ms      8%|====>----------------------------------------------| Remaining: 51.5ms     10%|=====>---------------------------------------------| Remaining: 51.8ms     12%|======>--------------------------------------------| Remaining: 51.0ms     14%|=======>-------------------------------------------| Remaining: 51.1ms     16%|========>------------------------------------------| Remaining: 50.3ms     18%|=========>-----------------------------------------| Remaining: 49.1ms     20%|==========>----------------------------------------| Remaining: 47.8ms     22%|===========>---------------------------------------| Remaining: 46.3ms     24%|============>--------------------------------------| Remaining: 44.8ms     26%|=============>-------------------------------------| Remaining: 43.3ms     28%|==============>------------------------------------| Remaining: 42.3ms     30%|===============>-----------------------------------| Remaining: 41.7ms     32%|================>----------------------------------| Remaining: 40.8ms     34%|=================>---------------------------------| Remaining: 40.0ms     36%|==================>--------------------------------| Remaining: 39.0ms     38%|===================>-------------------------------| Remaining: 38.0ms     40%|====================>------------------------------| Remaining: 36.7ms     42%|=====================>-----------------------------| Remaining: 36.0ms     44%|======================>----------------------------| Remaining: 35.3ms     46%|=======================>---------------------------| Remaining: 34.3ms     48%|========================>--------------------------| Remaining: 32.8ms     50%|=========================>-------------------------| Remaining: 31.3ms     52%|==========================>------------------------| Remaining: 30.0ms     54%|===========================>-----------------------| Remaining: 28.7ms     56%|============================>----------------------| Remaining: 27.3ms     58%|=============================>---------------------| Remaining: 25.9ms     60%|==============================>--------------------| Remaining: 24.5ms     62%|===============================>-------------------| Remaining: 23.2ms     64%|================================>------------------| Remaining: 22.1ms     66%|=================================>-----------------| Remaining: 20.9ms     68%|==================================>----------------| Remaining: 19.5ms     70%|===================================>---------------| Remaining: 18.2ms     72%|====================================>--------------| Remaining: 17.0ms     74%|=====================================>-------------| Remaining: 15.8ms     76%|======================================>------------| Remaining: 14.6ms     78%|=======================================>-----------| Remaining: 13.3ms     80%|========================================>----------| Remaining: 12.1ms     82%|=========================================>---------| Remaining: 10.8ms     84%|==========================================>--------| Remaining: 9.6ms     86%|===========================================>-------| Remaining: 8.4ms     88%|============================================>------| Remaining: 7.2ms     90%|=============================================>-----| Remaining: 6.1ms     92%|==============================================>----| Remaining: 4.9ms     94%|===============================================>---| Remaining: 3.7ms     96%|================================================>--| Remaining: 2.5ms     98%|=================================================>-| Remaining: 1.2ms    100%|==================================================>| Total time: 62.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output" matches output

Simulation time:   21.8ms
Elapsed time:      62.6ms
Coverage:          19 (86.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  2%|=>-------------------------------------------------| Remaining: 0.2ms      4%|==>------------------------------------------------| Remaining: 8.8ms      6%|===>-----------------------------------------------| Remaining: 6.1ms      8%|====>----------------------------------------------| Remaining: 4.6ms     10%|=====>---------------------------------------------| Remaining: 3.6ms     12%|======>--------------------------------------------| Remaining: 3.0ms     14%|=======>-------------------------------------------| Remaining: 2.8ms     16%|========>------------------------------------------| Remaining: 2.4ms     18%|=========>-----------------------------------------| Remaining: 2.1ms     20%|==========>----------------------------------------| Remaining: 1.9ms     22%|===========>---------------------------------------| Remaining: 1.7ms     24%|============>--------------------------------------| Remaining: 1.5ms     27%|=============>-------------------------------------| Remaining: 1.4ms     29%|==============>------------------------------------| Remaining: 1.3ms     31%|===============>-----------------------------------| Remaining: 1.2ms     33%|================>----------------------------------| Remaining: 1.1ms     35%|=================>---------------------------------| Remaining: 1.0ms     37%|==================>--------------------------------| Remaining: 0.9ms     39%|===================>-------------------------------| Remaining: 0.9ms     41%|====================>------------------------------| Remaining: 0.8ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.7ms     47%|=======================>---------------------------| Remaining: 0.6ms     49%|========================>--------------------------| Remaining: 0.6ms     51%|=========================>-------------------------| Remaining: 0.6ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     57%|============================>----------------------| Remaining: 0.5ms     59%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     63%|===============================>-------------------| Remaining: 0.4ms     65%|================================>------------------| Remaining: 0.3ms     67%|=================================>-----------------| Remaining: 0.3ms     69%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.2ms     76%|=====================================>-------------| Remaining: 0.2ms     78%|======================================>------------| Remaining: 0.2ms     80%|=======================================>-----------| Remaining: 0.2ms     82%|========================================>----------| Remaining: 0.2ms     84%|=========================================>---------| Remaining: 0.2ms     86%|==========================================>--------| Remaining: 0.2ms     88%|===========================================>-------| Remaining: 0.2ms     90%|============================================>------| Remaining: 0.1ms     92%|=============================================>-----| Remaining: 0.1ms     94%|==============================================>----| Remaining: 0.1ms     96%|===============================================>---| Remaining: 0.1ms     98%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 1.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_input".

temp.blif:
  Nodes:           22
  Connections:     22
  Degree:          1.00
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 94.8ms      2%|=>-------------------------------------------------| Remaining: 55.5ms      4%|==>------------------------------------------------| Remaining: 54.7ms      6%|===>-----------------------------------------------| Remaining: 55.8ms      8%|====>----------------------------------------------| Remaining: 55.8ms     10%|=====>---------------------------------------------| Remaining: 54.0ms     12%|======>--------------------------------------------| Remaining: 51.4ms     14%|=======>-------------------------------------------| Remaining: 49.9ms     16%|========>------------------------------------------| Remaining: 48.0ms     18%|=========>-----------------------------------------| Remaining: 46.2ms     20%|==========>----------------------------------------| Remaining: 44.6ms     22%|===========>---------------------------------------| Remaining: 43.1ms     24%|============>--------------------------------------| Remaining: 41.9ms     26%|=============>-------------------------------------| Remaining: 40.5ms     28%|==============>------------------------------------| Remaining: 39.8ms     30%|===============>-----------------------------------| Remaining: 38.6ms     32%|================>----------------------------------| Remaining: 37.2ms     34%|=================>---------------------------------| Remaining: 36.1ms     36%|==================>--------------------------------| Remaining: 35.7ms     38%|===================>-------------------------------| Remaining: 35.4ms     40%|====================>------------------------------| Remaining: 34.9ms     42%|=====================>-----------------------------| Remaining: 34.3ms     44%|======================>----------------------------| Remaining: 32.8ms     46%|=======================>---------------------------| Remaining: 31.4ms     48%|========================>--------------------------| Remaining: 30.1ms     50%|=========================>-------------------------| Remaining: 28.8ms     52%|==========================>------------------------| Remaining: 27.5ms     54%|===========================>-----------------------| Remaining: 26.3ms     56%|============================>----------------------| Remaining: 25.2ms     58%|=============================>---------------------| Remaining: 23.9ms     60%|==============================>--------------------| Remaining: 22.8ms     62%|===============================>-------------------| Remaining: 21.7ms     64%|================================>------------------| Remaining: 20.6ms     66%|=================================>-----------------| Remaining: 19.5ms     68%|==================================>----------------| Remaining: 18.4ms     70%|===================================>---------------| Remaining: 17.2ms     72%|====================================>--------------| Remaining: 16.0ms     74%|=====================================>-------------| Remaining: 14.9ms     76%|======================================>------------| Remaining: 13.7ms     78%|=======================================>-----------| Remaining: 12.6ms     80%|========================================>----------| Remaining: 11.5ms     82%|=========================================>---------| Remaining: 10.3ms     84%|==========================================>--------| Remaining: 9.1ms     86%|===========================================>-------| Remaining: 8.0ms     88%|============================================>------| Remaining: 6.8ms     90%|=============================================>-----| Remaining: 5.6ms     92%|==============================================>----| Remaining: 4.5ms     94%|===============================================>---| Remaining: 3.4ms     96%|================================================>--| Remaining: 2.2ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 55.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic2_output" matches output

Simulation time:   19.8ms
Elapsed time:      55.9ms
Coverage:          19 (86.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic.v:
  Nodes:           11
  Connections:     8
  Degree:          0.73
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 58.6ms      2%|=>-------------------------------------------------| Remaining: 34.7ms      4%|==>------------------------------------------------| Remaining: 32.0ms      6%|===>-----------------------------------------------| Remaining: 31.3ms      8%|====>----------------------------------------------| Remaining: 30.9ms     10%|=====>---------------------------------------------| Remaining: 29.8ms     12%|======>--------------------------------------------| Remaining: 28.9ms     14%|=======>-------------------------------------------| Remaining: 28.3ms     16%|========>------------------------------------------| Remaining: 27.5ms     18%|=========>-----------------------------------------| Remaining: 26.8ms     20%|==========>----------------------------------------| Remaining: 26.0ms     22%|===========>---------------------------------------| Remaining: 25.3ms     24%|============>--------------------------------------| Remaining: 24.6ms     26%|=============>-------------------------------------| Remaining: 23.9ms     28%|==============>------------------------------------| Remaining: 23.5ms     30%|===============>-----------------------------------| Remaining: 22.8ms     32%|================>----------------------------------| Remaining: 22.1ms     34%|=================>---------------------------------| Remaining: 21.4ms     36%|==================>--------------------------------| Remaining: 20.8ms     38%|===================>-------------------------------| Remaining: 20.1ms     40%|====================>------------------------------| Remaining: 19.5ms     42%|=====================>-----------------------------| Remaining: 18.9ms     44%|======================>----------------------------| Remaining: 18.2ms     46%|=======================>---------------------------| Remaining: 17.5ms     48%|========================>--------------------------| Remaining: 16.9ms     50%|=========================>-------------------------| Remaining: 16.2ms     52%|==========================>------------------------| Remaining: 15.6ms     54%|===========================>-----------------------| Remaining: 14.9ms     56%|============================>----------------------| Remaining: 14.2ms     58%|=============================>---------------------| Remaining: 13.5ms     60%|==============================>--------------------| Remaining: 12.9ms     62%|===============================>-------------------| Remaining: 12.3ms     64%|================================>------------------| Remaining: 11.6ms     66%|=================================>-----------------| Remaining: 11.1ms     68%|==================================>----------------| Remaining: 10.6ms     70%|===================================>---------------| Remaining: 10.2ms     72%|====================================>--------------| Remaining: 9.6ms     74%|=====================================>-------------| Remaining: 8.9ms     76%|======================================>------------| Remaining: 8.3ms     78%|=======================================>-----------| Remaining: 7.7ms     80%|========================================>----------| Remaining: 7.0ms     82%|=========================================>---------| Remaining: 6.4ms     84%|==========================================>--------| Remaining: 5.7ms     86%|===========================================>-------| Remaining: 5.0ms     88%|============================================>------| Remaining: 4.3ms     90%|=============================================>-----| Remaining: 3.6ms     92%|==============================================>----| Remaining: 2.9ms     94%|===============================================>---| Remaining: 2.2ms     96%|================================================>--| Remaining: 1.5ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 37.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output" matches output

Simulation time:   9.4ms
Elapsed time:      37.1ms
Coverage:          8 (72.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic.v:
  Nodes:           11
  Connections:     8
  Degree:          0.73
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 61.7ms      2%|=>-------------------------------------------------| Remaining: 33.3ms      4%|==>------------------------------------------------| Remaining: 32.4ms      6%|===>-----------------------------------------------| Remaining: 31.8ms      8%|====>----------------------------------------------| Remaining: 31.3ms     10%|=====>---------------------------------------------| Remaining: 30.7ms     12%|======>--------------------------------------------| Remaining: 29.7ms     14%|=======>-------------------------------------------| Remaining: 28.8ms     16%|========>------------------------------------------| Remaining: 28.1ms     18%|=========>-----------------------------------------| Remaining: 27.3ms     20%|==========>----------------------------------------| Remaining: 26.6ms     22%|===========>---------------------------------------| Remaining: 26.0ms     24%|============>--------------------------------------| Remaining: 25.2ms     26%|=============>-------------------------------------| Remaining: 24.8ms     28%|==============>------------------------------------| Remaining: 24.2ms     30%|===============>-----------------------------------| Remaining: 23.5ms     32%|================>----------------------------------| Remaining: 22.7ms     34%|=================>---------------------------------| Remaining: 22.0ms     36%|==================>--------------------------------| Remaining: 21.4ms     38%|===================>-------------------------------| Remaining: 20.6ms     40%|====================>------------------------------| Remaining: 20.0ms     42%|=====================>-----------------------------| Remaining: 19.3ms     44%|======================>----------------------------| Remaining: 18.7ms     46%|=======================>---------------------------| Remaining: 17.9ms     48%|========================>--------------------------| Remaining: 17.3ms     50%|=========================>-------------------------| Remaining: 16.6ms     52%|==========================>------------------------| Remaining: 15.9ms     54%|===========================>-----------------------| Remaining: 15.3ms     56%|============================>----------------------| Remaining: 14.6ms     58%|=============================>---------------------| Remaining: 13.9ms     60%|==============================>--------------------| Remaining: 13.2ms     62%|===============================>-------------------| Remaining: 12.5ms     64%|================================>------------------| Remaining: 11.9ms     66%|=================================>-----------------| Remaining: 11.2ms     68%|==================================>----------------| Remaining: 10.6ms     70%|===================================>---------------| Remaining: 9.9ms     72%|====================================>--------------| Remaining: 9.2ms     74%|=====================================>-------------| Remaining: 8.6ms     76%|======================================>------------| Remaining: 7.9ms     78%|=======================================>-----------| Remaining: 7.3ms     80%|========================================>----------| Remaining: 6.6ms     82%|=========================================>---------| Remaining: 5.9ms     84%|==========================================>--------| Remaining: 5.3ms     86%|===========================================>-------| Remaining: 4.6ms     88%|============================================>------| Remaining: 4.0ms     90%|=============================================>-----| Remaining: 3.3ms     92%|==============================================>----| Remaining: 2.7ms     94%|===============================================>---| Remaining: 2.0ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 33.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output" matches output

Simulation time:   8.7ms
Elapsed time:      33.5ms
Coverage:          8 (72.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  4%|==>------------------------------------------------| Remaining: 0.1ms      8%|====>----------------------------------------------| Remaining: 3.7ms     12%|======>--------------------------------------------| Remaining: 2.5ms     16%|========>------------------------------------------| Remaining: 1.8ms     20%|==========>----------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.1ms     28%|==============>------------------------------------| Remaining: 0.9ms     32%|================>----------------------------------| Remaining: 0.8ms     36%|==================>--------------------------------| Remaining: 0.7ms     40%|====================>------------------------------| Remaining: 0.6ms     44%|======================>----------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.4ms     56%|============================>----------------------| Remaining: 0.3ms     60%|==============================>--------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     72%|====================================>--------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input".

temp.blif:
  Nodes:           12
  Connections:     9
  Degree:          0.75
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 64.7ms      2%|=>-------------------------------------------------| Remaining: 38.2ms      4%|==>------------------------------------------------| Remaining: 35.4ms      6%|===>-----------------------------------------------| Remaining: 34.7ms      8%|====>----------------------------------------------| Remaining: 33.8ms     10%|=====>---------------------------------------------| Remaining: 33.1ms     12%|======>--------------------------------------------| Remaining: 32.0ms     14%|=======>-------------------------------------------| Remaining: 30.9ms     16%|========>------------------------------------------| Remaining: 30.3ms     18%|=========>-----------------------------------------| Remaining: 29.7ms     20%|==========>----------------------------------------| Remaining: 28.8ms     22%|===========>---------------------------------------| Remaining: 28.4ms     24%|============>--------------------------------------| Remaining: 28.1ms     26%|=============>-------------------------------------| Remaining: 27.5ms     28%|==============>------------------------------------| Remaining: 26.7ms     30%|===============>-----------------------------------| Remaining: 25.8ms     32%|================>----------------------------------| Remaining: 25.0ms     34%|=================>---------------------------------| Remaining: 24.1ms     36%|==================>--------------------------------| Remaining: 23.4ms     38%|===================>-------------------------------| Remaining: 22.7ms     40%|====================>------------------------------| Remaining: 21.8ms     42%|=====================>-----------------------------| Remaining: 21.0ms     44%|======================>----------------------------| Remaining: 20.2ms     46%|=======================>---------------------------| Remaining: 19.4ms     48%|========================>--------------------------| Remaining: 18.8ms     50%|=========================>-------------------------| Remaining: 18.2ms     52%|==========================>------------------------| Remaining: 17.5ms     54%|===========================>-----------------------| Remaining: 16.7ms     56%|============================>----------------------| Remaining: 15.9ms     58%|=============================>---------------------| Remaining: 15.1ms     60%|==============================>--------------------| Remaining: 14.5ms     62%|===============================>-------------------| Remaining: 13.7ms     64%|================================>------------------| Remaining: 13.0ms     66%|=================================>-----------------| Remaining: 12.2ms     68%|==================================>----------------| Remaining: 11.5ms     70%|===================================>---------------| Remaining: 10.8ms     72%|====================================>--------------| Remaining: 10.0ms     74%|=====================================>-------------| Remaining: 9.3ms     76%|======================================>------------| Remaining: 8.6ms     78%|=======================================>-----------| Remaining: 7.8ms     80%|========================================>----------| Remaining: 7.1ms     82%|=========================================>---------| Remaining: 6.4ms     84%|==========================================>--------| Remaining: 5.8ms     86%|===========================================>-------| Remaining: 5.0ms     88%|============================================>------| Remaining: 4.3ms     90%|=============================================>-----| Remaining: 3.6ms     92%|==============================================>----| Remaining: 2.9ms     94%|===============================================>---| Remaining: 2.1ms     96%|================================================>--| Remaining: 1.4ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 35.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output" matches output

Simulation time:   9.9ms
Elapsed time:      35.7ms
Coverage:          9 (75.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  4%|==>------------------------------------------------| Remaining: 0.1ms      8%|====>----------------------------------------------| Remaining: 3.0ms     12%|======>--------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.5ms     20%|==========>----------------------------------------| Remaining: 1.2ms     24%|============>--------------------------------------| Remaining: 1.0ms     28%|==============>------------------------------------| Remaining: 0.8ms     32%|================>----------------------------------| Remaining: 0.7ms     36%|==================>--------------------------------| Remaining: 0.6ms     40%|====================>------------------------------| Remaining: 0.5ms     44%|======================>----------------------------| Remaining: 0.5ms     48%|========================>--------------------------| Remaining: 0.4ms     52%|==========================>------------------------| Remaining: 0.3ms     56%|============================>----------------------| Remaining: 0.3ms     60%|==============================>--------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     72%|====================================>--------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.1ms     80%|========================================>----------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_input".

temp.blif:
  Nodes:           12
  Connections:     9
  Degree:          0.75
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 99.4ms      2%|=>-------------------------------------------------| Remaining: 40.6ms      4%|==>------------------------------------------------| Remaining: 36.1ms      6%|===>-----------------------------------------------| Remaining: 34.5ms      8%|====>----------------------------------------------| Remaining: 33.8ms     10%|=====>---------------------------------------------| Remaining: 32.9ms     12%|======>--------------------------------------------| Remaining: 32.1ms     14%|=======>-------------------------------------------| Remaining: 31.9ms     16%|========>------------------------------------------| Remaining: 31.0ms     18%|=========>-----------------------------------------| Remaining: 30.5ms     20%|==========>----------------------------------------| Remaining: 30.0ms     22%|===========>---------------------------------------| Remaining: 30.1ms     24%|============>--------------------------------------| Remaining: 30.0ms     26%|=============>-------------------------------------| Remaining: 29.8ms     28%|==============>------------------------------------| Remaining: 29.4ms     30%|===============>-----------------------------------| Remaining: 28.6ms     32%|================>----------------------------------| Remaining: 28.0ms     34%|=================>---------------------------------| Remaining: 27.3ms     36%|==================>--------------------------------| Remaining: 26.5ms     38%|===================>-------------------------------| Remaining: 25.5ms     40%|====================>------------------------------| Remaining: 24.8ms     42%|=====================>-----------------------------| Remaining: 24.2ms     44%|======================>----------------------------| Remaining: 23.3ms     46%|=======================>---------------------------| Remaining: 22.7ms     48%|========================>--------------------------| Remaining: 22.0ms     50%|=========================>-------------------------| Remaining: 21.2ms     52%|==========================>------------------------| Remaining: 20.6ms     54%|===========================>-----------------------| Remaining: 19.8ms     56%|============================>----------------------| Remaining: 19.0ms     58%|=============================>---------------------| Remaining: 18.0ms     60%|==============================>--------------------| Remaining: 17.3ms     62%|===============================>-------------------| Remaining: 16.5ms     64%|================================>------------------| Remaining: 15.6ms     66%|=================================>-----------------| Remaining: 14.8ms     68%|==================================>----------------| Remaining: 13.9ms     70%|===================================>---------------| Remaining: 13.1ms     72%|====================================>--------------| Remaining: 12.3ms     74%|=====================================>-------------| Remaining: 11.4ms     76%|======================================>------------| Remaining: 10.6ms     78%|=======================================>-----------| Remaining: 9.8ms     80%|========================================>----------| Remaining: 8.9ms     82%|=========================================>---------| Remaining: 8.1ms     84%|==========================================>--------| Remaining: 7.2ms     86%|===========================================>-------| Remaining: 6.3ms     88%|============================================>------| Remaining: 5.4ms     90%|=============================================>-----| Remaining: 4.5ms     92%|==============================================>----| Remaining: 3.6ms     94%|===============================================>---| Remaining: 2.7ms     96%|================================================>--| Remaining: 1.8ms     98%|=================================================>-| Remaining: 0.9ms    100%|==================================================>| Total time: 45.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_DL_structural_logic_output" matches output

Simulation time:   11.9ms
Elapsed time:      45.3ms
Coverage:          9 (75.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 11.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod.v:
  Nodes:           2832
  Connections:     5531
  Degree:          1.95
  Stages:          40

  2%|>--------------------------------------------------| Remaining: 895.9ms      2%|=>-------------------------------------------------| Remaining: 728.3ms      4%|==>------------------------------------------------| Remaining: 628.4ms      6%|===>-----------------------------------------------| Remaining: 560.7ms      8%|====>----------------------------------------------| Remaining: 526.7ms     10%|=====>---------------------------------------------| Remaining: 489.6ms     12%|======>--------------------------------------------| Remaining: 475.2ms     14%|=======>-------------------------------------------| Remaining: 451.1ms     16%|========>------------------------------------------| Remaining: 435.0ms     18%|=========>-----------------------------------------| Remaining: 415.5ms     20%|==========>----------------------------------------| Remaining: 405.0ms     22%|===========>---------------------------------------| Remaining: 385.1ms     24%|============>--------------------------------------| Remaining: 376.2ms     26%|=============>-------------------------------------| Remaining: 362.8ms     28%|==============>------------------------------------| Remaining: 353.9ms     30%|===============>-----------------------------------| Remaining: 339.1ms     32%|================>----------------------------------| Remaining: 328.6ms     34%|=================>---------------------------------| Remaining: 315.1ms     36%|==================>--------------------------------| Remaining: 307.4ms     38%|===================>-------------------------------| Remaining: 293.6ms     40%|====================>------------------------------| Remaining: 285.2ms     42%|=====================>-----------------------------| Remaining: 272.2ms     44%|======================>----------------------------| Remaining: 264.2ms     46%|=======================>---------------------------| Remaining: 251.0ms     48%|========================>--------------------------| Remaining: 243.2ms     50%|=========================>-------------------------| Remaining: 231.8ms     52%|==========================>------------------------| Remaining: 223.8ms     54%|===========================>-----------------------| Remaining: 211.4ms     56%|============================>----------------------| Remaining: 204.3ms     58%|=============================>---------------------| Remaining: 193.3ms     60%|==============================>--------------------| Remaining: 186.0ms     62%|===============================>-------------------| Remaining: 174.9ms     64%|================================>------------------| Remaining: 167.6ms     66%|=================================>-----------------| Remaining: 156.5ms     68%|==================================>----------------| Remaining: 148.8ms     70%|===================================>---------------| Remaining: 136.8ms     72%|====================================>--------------| Remaining: 128.9ms     74%|=====================================>-------------| Remaining: 117.2ms     76%|======================================>------------| Remaining: 109.5ms     78%|=======================================>-----------| Remaining: 98.8ms     80%|========================================>----------| Remaining: 91.4ms     82%|=========================================>---------| Remaining: 80.2ms     84%|==========================================>--------| Remaining: 72.8ms     86%|===========================================>-------| Remaining: 61.9ms     88%|============================================>------| Remaining: 54.5ms     90%|=============================================>-----| Remaining: 43.6ms     92%|==============================================>----| Remaining: 36.3ms     94%|===============================================>---| Remaining: 25.4ms     96%|================================================>--| Remaining: 18.1ms     98%|=================================================>-| Remaining: 7.3ms    100%|==================================================>| Total time: 454.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output" matches output

Simulation time:   410.4ms
Elapsed time:      454.0ms
Coverage:          2172 (76.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 10.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod.v:
  Nodes:           2832
  Connections:     5531
  Degree:          1.95
  Stages:          40

  2%|>--------------------------------------------------| Remaining: 924.3ms      2%|=>-------------------------------------------------| Remaining: 741.6ms      4%|==>------------------------------------------------| Remaining: 616.5ms      6%|===>-----------------------------------------------| Remaining: 534.3ms      8%|====>----------------------------------------------| Remaining: 504.5ms     10%|=====>---------------------------------------------| Remaining: 460.7ms     12%|======>--------------------------------------------| Remaining: 439.3ms     14%|=======>-------------------------------------------| Remaining: 417.6ms     16%|========>------------------------------------------| Remaining: 410.4ms     18%|=========>-----------------------------------------| Remaining: 402.8ms     20%|==========>----------------------------------------| Remaining: 397.0ms     22%|===========>---------------------------------------| Remaining: 387.8ms     24%|============>--------------------------------------| Remaining: 381.1ms     26%|=============>-------------------------------------| Remaining: 370.6ms     28%|==============>------------------------------------| Remaining: 362.0ms     30%|===============>-----------------------------------| Remaining: 350.6ms     32%|================>----------------------------------| Remaining: 342.9ms     34%|=================>---------------------------------| Remaining: 329.7ms     36%|==================>--------------------------------| Remaining: 319.9ms     38%|===================>-------------------------------| Remaining: 308.1ms     40%|====================>------------------------------| Remaining: 300.3ms     42%|=====================>-----------------------------| Remaining: 287.6ms     44%|======================>----------------------------| Remaining: 279.1ms     46%|=======================>---------------------------| Remaining: 266.2ms     48%|========================>--------------------------| Remaining: 257.9ms     50%|=========================>-------------------------| Remaining: 246.0ms     52%|==========================>------------------------| Remaining: 237.7ms     54%|===========================>-----------------------| Remaining: 224.1ms     56%|============================>----------------------| Remaining: 216.2ms     58%|=============================>---------------------| Remaining: 204.5ms     60%|==============================>--------------------| Remaining: 196.2ms     62%|===============================>-------------------| Remaining: 184.1ms     64%|================================>------------------| Remaining: 176.0ms     66%|=================================>-----------------| Remaining: 164.4ms     68%|==================================>----------------| Remaining: 156.5ms     70%|===================================>---------------| Remaining: 144.4ms     72%|====================================>--------------| Remaining: 136.5ms     74%|=====================================>-------------| Remaining: 124.7ms     76%|======================================>------------| Remaining: 117.0ms     78%|=======================================>-----------| Remaining: 105.4ms     80%|========================================>----------| Remaining: 97.6ms     82%|=========================================>---------| Remaining: 85.7ms     84%|==========================================>--------| Remaining: 77.9ms     86%|===========================================>-------| Remaining: 66.2ms     88%|============================================>------| Remaining: 58.4ms     90%|=============================================>-----| Remaining: 46.7ms     92%|==============================================>----| Remaining: 38.9ms     94%|===============================================>---| Remaining: 27.2ms     96%|================================================>--| Remaining: 19.4ms     98%|=================================================>-| Remaining: 7.7ms    100%|==================================================>| Total time: 484.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output" matches output

Simulation time:   436.6ms
Elapsed time:      484.6ms
Coverage:          2172 (76.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 10.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 38.0ms      2%|=>-------------------------------------------------| Remaining: 61.0ms      4%|==>------------------------------------------------| Remaining: 39.1ms      6%|===>-----------------------------------------------| Remaining: 31.0ms      8%|====>----------------------------------------------| Remaining: 26.4ms     10%|=====>---------------------------------------------| Remaining: 23.3ms     12%|======>--------------------------------------------| Remaining: 21.3ms     14%|=======>-------------------------------------------| Remaining: 20.1ms     16%|========>------------------------------------------| Remaining: 18.4ms     18%|=========>-----------------------------------------| Remaining: 17.1ms     20%|==========>----------------------------------------| Remaining: 16.1ms     22%|===========>---------------------------------------| Remaining: 15.1ms     24%|============>--------------------------------------| Remaining: 14.1ms     26%|=============>-------------------------------------| Remaining: 13.3ms     28%|==============>------------------------------------| Remaining: 12.6ms     30%|===============>-----------------------------------| Remaining: 12.0ms     32%|================>----------------------------------| Remaining: 11.4ms     34%|=================>---------------------------------| Remaining: 10.9ms     36%|==================>--------------------------------| Remaining: 10.4ms     38%|===================>-------------------------------| Remaining: 10.0ms     40%|====================>------------------------------| Remaining: 9.5ms     42%|=====================>-----------------------------| Remaining: 9.1ms     44%|======================>----------------------------| Remaining: 8.7ms     46%|=======================>---------------------------| Remaining: 8.5ms     48%|========================>--------------------------| Remaining: 8.3ms     50%|=========================>-------------------------| Remaining: 8.2ms     52%|==========================>------------------------| Remaining: 8.0ms     54%|===========================>-----------------------| Remaining: 7.6ms     56%|============================>----------------------| Remaining: 7.3ms     58%|=============================>---------------------| Remaining: 6.9ms     60%|==============================>--------------------| Remaining: 6.6ms     62%|===============================>-------------------| Remaining: 6.3ms     64%|================================>------------------| Remaining: 5.9ms     66%|=================================>-----------------| Remaining: 5.6ms     68%|==================================>----------------| Remaining: 5.3ms     70%|===================================>---------------| Remaining: 5.0ms     72%|====================================>--------------| Remaining: 4.6ms     74%|=====================================>-------------| Remaining: 4.3ms     76%|======================================>------------| Remaining: 4.0ms     78%|=======================================>-----------| Remaining: 3.6ms     80%|========================================>----------| Remaining: 3.3ms     82%|=========================================>---------| Remaining: 3.1ms     84%|==========================================>--------| Remaining: 2.8ms     86%|===========================================>-------| Remaining: 2.4ms     88%|============================================>------| Remaining: 2.1ms     90%|=============================================>-----| Remaining: 1.8ms     92%|==============================================>----| Remaining: 1.4ms     94%|===============================================>---| Remaining: 1.1ms     96%|================================================>--| Remaining: 0.7ms     98%|=================================================>-| Remaining: 0.4ms    100%|==================================================>| Total time: 19.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input".

temp.blif:
  Nodes:           3387
  Connections:     6086
  Degree:          1.80
  Stages:          40

  2%|>--------------------------------------------------| Remaining: 1.3s      2%|=>-------------------------------------------------| Remaining: 996.0ms      4%|==>------------------------------------------------| Remaining: 822.9ms      6%|===>-----------------------------------------------| Remaining: 715.2ms      8%|====>----------------------------------------------| Remaining: 663.5ms     10%|=====>---------------------------------------------| Remaining: 612.2ms     12%|======>--------------------------------------------| Remaining: 593.4ms     14%|=======>-------------------------------------------| Remaining: 564.8ms     16%|========>------------------------------------------| Remaining: 548.6ms     18%|=========>-----------------------------------------| Remaining: 529.0ms     20%|==========>----------------------------------------| Remaining: 514.0ms     22%|===========>---------------------------------------| Remaining: 495.2ms     24%|============>--------------------------------------| Remaining: 482.3ms     26%|=============>-------------------------------------| Remaining: 461.1ms     28%|==============>------------------------------------| Remaining: 448.8ms     30%|===============>-----------------------------------| Remaining: 432.3ms     32%|================>----------------------------------| Remaining: 421.0ms     34%|=================>---------------------------------| Remaining: 405.4ms     36%|==================>--------------------------------| Remaining: 395.2ms     38%|===================>-------------------------------| Remaining: 378.8ms     40%|====================>------------------------------| Remaining: 368.0ms     42%|=====================>-----------------------------| Remaining: 352.4ms     44%|======================>----------------------------| Remaining: 341.4ms     46%|=======================>---------------------------| Remaining: 326.0ms     48%|========================>--------------------------| Remaining: 316.5ms     50%|=========================>-------------------------| Remaining: 301.1ms     52%|==========================>------------------------| Remaining: 290.9ms     54%|===========================>-----------------------| Remaining: 275.0ms     56%|============================>----------------------| Remaining: 265.0ms     58%|=============================>---------------------| Remaining: 248.9ms     60%|==============================>--------------------| Remaining: 238.3ms     62%|===============================>-------------------| Remaining: 223.5ms     64%|================================>------------------| Remaining: 213.2ms     66%|=================================>-----------------| Remaining: 198.2ms     68%|==================================>----------------| Remaining: 188.4ms     70%|===================================>---------------| Remaining: 173.5ms     72%|====================================>--------------| Remaining: 164.1ms     74%|=====================================>-------------| Remaining: 149.9ms     76%|======================================>------------| Remaining: 140.5ms     78%|=======================================>-----------| Remaining: 126.6ms     80%|========================================>----------| Remaining: 117.4ms     82%|=========================================>---------| Remaining: 103.5ms     84%|==========================================>--------| Remaining: 94.1ms     86%|===========================================>-------| Remaining: 80.1ms     88%|============================================>------| Remaining: 70.7ms     90%|=============================================>-----| Remaining: 56.5ms     92%|==============================================>----| Remaining: 47.1ms     94%|===============================================>---| Remaining: 33.0ms     96%|================================================>--| Remaining: 23.6ms     98%|=================================================>-| Remaining: 9.5ms    100%|==================================================>| Total time: 593.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output" matches output

Simulation time:   545.7ms
Elapsed time:      593.0ms
Coverage:          2595 (76.6%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 14.1ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 38.0ms      2%|=>-------------------------------------------------| Remaining: 79.4ms      4%|==>------------------------------------------------| Remaining: 49.5ms      6%|===>-----------------------------------------------| Remaining: 40.4ms      8%|====>----------------------------------------------| Remaining: 35.7ms     10%|=====>---------------------------------------------| Remaining: 30.9ms     12%|======>--------------------------------------------| Remaining: 27.4ms     14%|=======>-------------------------------------------| Remaining: 24.8ms     16%|========>------------------------------------------| Remaining: 22.6ms     18%|=========>-----------------------------------------| Remaining: 21.0ms     20%|==========>----------------------------------------| Remaining: 19.6ms     22%|===========>---------------------------------------| Remaining: 18.3ms     24%|============>--------------------------------------| Remaining: 17.1ms     26%|=============>-------------------------------------| Remaining: 16.1ms     28%|==============>------------------------------------| Remaining: 15.2ms     30%|===============>-----------------------------------| Remaining: 14.4ms     32%|================>----------------------------------| Remaining: 13.8ms     34%|=================>---------------------------------| Remaining: 13.2ms     36%|==================>--------------------------------| Remaining: 12.6ms     38%|===================>-------------------------------| Remaining: 12.0ms     40%|====================>------------------------------| Remaining: 11.4ms     42%|=====================>-----------------------------| Remaining: 10.7ms     44%|======================>----------------------------| Remaining: 10.2ms     46%|=======================>---------------------------| Remaining: 9.8ms     48%|========================>--------------------------| Remaining: 9.5ms     50%|=========================>-------------------------| Remaining: 9.2ms     52%|==========================>------------------------| Remaining: 8.8ms     54%|===========================>-----------------------| Remaining: 8.3ms     56%|============================>----------------------| Remaining: 7.8ms     58%|=============================>---------------------| Remaining: 7.4ms     60%|==============================>--------------------| Remaining: 7.0ms     62%|===============================>-------------------| Remaining: 6.6ms     64%|================================>------------------| Remaining: 6.2ms     66%|=================================>-----------------| Remaining: 5.8ms     68%|==================================>----------------| Remaining: 5.4ms     70%|===================================>---------------| Remaining: 5.1ms     72%|====================================>--------------| Remaining: 4.7ms     74%|=====================================>-------------| Remaining: 4.3ms     76%|======================================>------------| Remaining: 3.9ms     78%|=======================================>-----------| Remaining: 3.6ms     80%|========================================>----------| Remaining: 3.2ms     82%|=========================================>---------| Remaining: 3.0ms     84%|==========================================>--------| Remaining: 2.7ms     86%|===========================================>-------| Remaining: 2.4ms     88%|============================================>------| Remaining: 2.0ms     90%|=============================================>-----| Remaining: 1.7ms     92%|==============================================>----| Remaining: 1.4ms     94%|===============================================>---| Remaining: 1.0ms     96%|================================================>--| Remaining: 0.7ms     98%|=================================================>-| Remaining: 0.4ms    100%|==================================================>| Total time: 17.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_input".

temp.blif:
  Nodes:           3387
  Connections:     6086
  Degree:          1.80
  Stages:          40

  2%|>--------------------------------------------------| Remaining: 928.3ms      2%|=>-------------------------------------------------| Remaining: 793.3ms      4%|==>------------------------------------------------| Remaining: 704.8ms      6%|===>-----------------------------------------------| Remaining: 635.1ms      8%|====>----------------------------------------------| Remaining: 608.4ms     10%|=====>---------------------------------------------| Remaining: 576.0ms     12%|======>--------------------------------------------| Remaining: 557.2ms     14%|=======>-------------------------------------------| Remaining: 529.6ms     16%|========>------------------------------------------| Remaining: 514.8ms     18%|=========>-----------------------------------------| Remaining: 500.1ms     20%|==========>----------------------------------------| Remaining: 490.1ms     22%|===========>---------------------------------------| Remaining: 469.3ms     24%|============>--------------------------------------| Remaining: 454.3ms     26%|=============>-------------------------------------| Remaining: 433.0ms     28%|==============>------------------------------------| Remaining: 420.1ms     30%|===============>-----------------------------------| Remaining: 407.1ms     32%|================>----------------------------------| Remaining: 398.2ms     34%|=================>---------------------------------| Remaining: 384.7ms     36%|==================>--------------------------------| Remaining: 375.6ms     38%|===================>-------------------------------| Remaining: 362.0ms     40%|====================>------------------------------| Remaining: 352.6ms     42%|=====================>-----------------------------| Remaining: 335.2ms     44%|======================>----------------------------| Remaining: 323.8ms     46%|=======================>---------------------------| Remaining: 310.0ms     48%|========================>--------------------------| Remaining: 300.3ms     50%|=========================>-------------------------| Remaining: 286.5ms     52%|==========================>------------------------| Remaining: 277.9ms     54%|===========================>-----------------------| Remaining: 264.6ms     56%|============================>----------------------| Remaining: 256.0ms     58%|=============================>---------------------| Remaining: 242.5ms     60%|==============================>--------------------| Remaining: 233.8ms     62%|===============================>-------------------| Remaining: 219.9ms     64%|================================>------------------| Remaining: 210.8ms     66%|=================================>-----------------| Remaining: 196.4ms     68%|==================================>----------------| Remaining: 187.3ms     70%|===================================>---------------| Remaining: 173.4ms     72%|====================================>--------------| Remaining: 164.3ms     74%|=====================================>-------------| Remaining: 150.6ms     76%|======================================>------------| Remaining: 141.3ms     78%|=======================================>-----------| Remaining: 126.4ms     80%|========================================>----------| Remaining: 116.9ms     82%|=========================================>---------| Remaining: 102.5ms     84%|==========================================>--------| Remaining: 92.9ms     86%|===========================================>-------| Remaining: 78.8ms     88%|============================================>------| Remaining: 69.5ms     90%|=============================================>-----| Remaining: 55.4ms     92%|==============================================>----| Remaining: 46.2ms     94%|===============================================>---| Remaining: 32.4ms     96%|================================================>--| Remaining: 23.2ms     98%|=================================================>-| Remaining: 9.3ms    100%|==================================================>| Total time: 579.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_expr_all_mod_output" matches output

Simulation time:   532.3ms
Elapsed time:      579.4ms
Coverage:          2595 (76.6%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 3.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test.v:
  Nodes:           513
  Connections:     1587
  Degree:          3.09
  Stages:          16

  2%|>--------------------------------------------------| Remaining: 170.7ms      2%|=>-------------------------------------------------| Remaining: 141.3ms      4%|==>------------------------------------------------| Remaining: 117.4ms      6%|===>-----------------------------------------------| Remaining: 101.6ms      8%|====>----------------------------------------------| Remaining: 94.9ms     10%|=====>---------------------------------------------| Remaining: 93.5ms     12%|======>--------------------------------------------| Remaining: 89.4ms     14%|=======>-------------------------------------------| Remaining: 84.4ms     16%|========>------------------------------------------| Remaining: 80.9ms     18%|=========>-----------------------------------------| Remaining: 75.6ms     20%|==========>----------------------------------------| Remaining: 72.7ms     22%|===========>---------------------------------------| Remaining: 68.8ms     24%|============>--------------------------------------| Remaining: 66.4ms     26%|=============>-------------------------------------| Remaining: 64.1ms     28%|==============>------------------------------------| Remaining: 63.1ms     30%|===============>-----------------------------------| Remaining: 61.0ms     32%|================>----------------------------------| Remaining: 59.9ms     34%|=================>---------------------------------| Remaining: 58.2ms     36%|==================>--------------------------------| Remaining: 56.4ms     38%|===================>-------------------------------| Remaining: 54.8ms     40%|====================>------------------------------| Remaining: 53.7ms     42%|=====================>-----------------------------| Remaining: 51.5ms     44%|======================>----------------------------| Remaining: 50.2ms     46%|=======================>---------------------------| Remaining: 48.3ms     48%|========================>--------------------------| Remaining: 47.0ms     50%|=========================>-------------------------| Remaining: 44.7ms     52%|==========================>------------------------| Remaining: 43.3ms     54%|===========================>-----------------------| Remaining: 41.4ms     56%|============================>----------------------| Remaining: 40.1ms     58%|=============================>---------------------| Remaining: 38.2ms     60%|==============================>--------------------| Remaining: 36.8ms     62%|===============================>-------------------| Remaining: 34.7ms     64%|================================>------------------| Remaining: 33.3ms     66%|=================================>-----------------| Remaining: 31.1ms     68%|==================================>----------------| Remaining: 29.7ms     70%|===================================>---------------| Remaining: 27.5ms     72%|====================================>--------------| Remaining: 26.1ms     74%|=====================================>-------------| Remaining: 23.7ms     76%|======================================>------------| Remaining: 22.1ms     78%|=======================================>-----------| Remaining: 19.7ms     80%|========================================>----------| Remaining: 18.2ms     82%|=========================================>---------| Remaining: 16.0ms     84%|==========================================>--------| Remaining: 14.6ms     86%|===========================================>-------| Remaining: 12.5ms     88%|============================================>------| Remaining: 11.0ms     90%|=============================================>-----| Remaining: 8.8ms     92%|==============================================>----| Remaining: 7.4ms     94%|===============================================>---| Remaining: 5.2ms     96%|================================================>--| Remaining: 3.7ms     98%|=================================================>-| Remaining: 1.5ms    100%|==================================================>| Total time: 91.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output" matches output

Simulation time:   80.9ms
Elapsed time:      91.8ms
Coverage:          432 (84.2%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
8 X 8 => 2


Total # of multipliers = 2
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 5.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test.v:
  Nodes:           877
  Connections:     2525
  Degree:          2.88
  Stages:          28

  2%|>--------------------------------------------------| Remaining: 319.8ms      2%|=>-------------------------------------------------| Remaining: 264.3ms      4%|==>------------------------------------------------| Remaining: 216.9ms      6%|===>-----------------------------------------------| Remaining: 188.4ms      8%|====>----------------------------------------------| Remaining: 173.2ms     10%|=====>---------------------------------------------| Remaining: 163.2ms     12%|======>--------------------------------------------| Remaining: 156.8ms     14%|=======>-------------------------------------------| Remaining: 147.1ms     16%|========>------------------------------------------| Remaining: 142.0ms     18%|=========>-----------------------------------------| Remaining: 135.2ms     20%|==========>----------------------------------------| Remaining: 129.7ms     22%|===========>---------------------------------------| Remaining: 124.6ms     24%|============>--------------------------------------| Remaining: 120.3ms     26%|=============>-------------------------------------| Remaining: 115.1ms     28%|==============>------------------------------------| Remaining: 111.5ms     30%|===============>-----------------------------------| Remaining: 108.0ms     32%|================>----------------------------------| Remaining: 105.5ms     34%|=================>---------------------------------| Remaining: 101.5ms     36%|==================>--------------------------------| Remaining: 98.4ms     38%|===================>-------------------------------| Remaining: 94.6ms     40%|====================>------------------------------| Remaining: 92.4ms     42%|=====================>-----------------------------| Remaining: 88.8ms     44%|======================>----------------------------| Remaining: 86.0ms     46%|=======================>---------------------------| Remaining: 82.5ms     48%|========================>--------------------------| Remaining: 79.7ms     50%|=========================>-------------------------| Remaining: 76.3ms     52%|==========================>------------------------| Remaining: 73.9ms     54%|===========================>-----------------------| Remaining: 70.3ms     56%|============================>----------------------| Remaining: 67.8ms     58%|=============================>---------------------| Remaining: 63.9ms     60%|==============================>--------------------| Remaining: 61.4ms     62%|===============================>-------------------| Remaining: 57.7ms     64%|================================>------------------| Remaining: 55.2ms     66%|=================================>-----------------| Remaining: 51.6ms     68%|==================================>----------------| Remaining: 49.1ms     70%|===================================>---------------| Remaining: 45.4ms     72%|====================================>--------------| Remaining: 43.0ms     74%|=====================================>-------------| Remaining: 39.2ms     76%|======================================>------------| Remaining: 36.8ms     78%|=======================================>-----------| Remaining: 33.2ms     80%|========================================>----------| Remaining: 30.7ms     82%|=========================================>---------| Remaining: 27.1ms     84%|==========================================>--------| Remaining: 24.6ms     86%|===========================================>-------| Remaining: 20.9ms     88%|============================================>------| Remaining: 18.4ms     90%|=============================================>-----| Remaining: 14.7ms     92%|==============================================>----| Remaining: 12.3ms     94%|===============================================>---| Remaining: 8.5ms     96%|================================================>--| Remaining: 6.1ms     98%|=================================================>-| Remaining: 2.4ms    100%|==================================================>| Total time: 152.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output" matches output

Simulation time:   140.5ms
Elapsed time:      152.2ms
Coverage:          796 (90.8%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 3.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
8 X 8 => 2


Total # of multipliers = 2
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 5.8ms      2%|=>-------------------------------------------------| Remaining: 20.1ms      4%|==>------------------------------------------------| Remaining: 11.5ms      6%|===>-----------------------------------------------| Remaining: 8.5ms      8%|====>----------------------------------------------| Remaining: 7.0ms     10%|=====>---------------------------------------------| Remaining: 6.1ms     12%|======>--------------------------------------------| Remaining: 5.5ms     14%|=======>-------------------------------------------| Remaining: 5.1ms     16%|========>------------------------------------------| Remaining: 4.8ms     18%|=========>-----------------------------------------| Remaining: 4.6ms     20%|==========>----------------------------------------| Remaining: 4.4ms     22%|===========>---------------------------------------| Remaining: 4.3ms     24%|============>--------------------------------------| Remaining: 4.1ms     26%|=============>-------------------------------------| Remaining: 4.0ms     28%|==============>------------------------------------| Remaining: 3.8ms     30%|===============>-----------------------------------| Remaining: 3.7ms     32%|================>----------------------------------| Remaining: 3.5ms     34%|=================>---------------------------------| Remaining: 3.4ms     36%|==================>--------------------------------| Remaining: 3.2ms     38%|===================>-------------------------------| Remaining: 3.1ms     40%|====================>------------------------------| Remaining: 3.0ms     42%|=====================>-----------------------------| Remaining: 2.8ms     44%|======================>----------------------------| Remaining: 2.7ms     46%|=======================>---------------------------| Remaining: 2.6ms     48%|========================>--------------------------| Remaining: 2.5ms     50%|=========================>-------------------------| Remaining: 2.4ms     52%|==========================>------------------------| Remaining: 2.3ms     54%|===========================>-----------------------| Remaining: 2.2ms     56%|============================>----------------------| Remaining: 2.1ms     58%|=============================>---------------------| Remaining: 2.0ms     60%|==============================>--------------------| Remaining: 1.9ms     62%|===============================>-------------------| Remaining: 1.8ms     64%|================================>------------------| Remaining: 1.6ms     66%|=================================>-----------------| Remaining: 1.5ms     68%|==================================>----------------| Remaining: 1.4ms     70%|===================================>---------------| Remaining: 1.3ms     72%|====================================>--------------| Remaining: 1.2ms     74%|=====================================>-------------| Remaining: 1.2ms     76%|======================================>------------| Remaining: 1.1ms     78%|=======================================>-----------| Remaining: 1.0ms     80%|========================================>----------| Remaining: 0.9ms     82%|=========================================>---------| Remaining: 0.8ms     84%|==========================================>--------| Remaining: 1.0ms     86%|===========================================>-------| Remaining: 0.9ms     88%|============================================>------| Remaining: 0.7ms     90%|=============================================>-----| Remaining: 0.6ms     92%|==============================================>----| Remaining: 0.5ms     94%|===============================================>---| Remaining: 0.4ms     96%|================================================>--| Remaining: 0.2ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 6.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input".

temp.blif:
  Nodes:           553
  Connections:     1627
  Degree:          2.94
  Stages:          16

  2%|>--------------------------------------------------| Remaining: 243.5ms      2%|=>-------------------------------------------------| Remaining: 197.9ms      4%|==>------------------------------------------------| Remaining: 159.8ms      6%|===>-----------------------------------------------| Remaining: 136.7ms      8%|====>----------------------------------------------| Remaining: 129.1ms     10%|=====>---------------------------------------------| Remaining: 121.6ms     12%|======>--------------------------------------------| Remaining: 115.6ms     14%|=======>-------------------------------------------| Remaining: 109.2ms     16%|========>------------------------------------------| Remaining: 105.0ms     18%|=========>-----------------------------------------| Remaining: 101.0ms     20%|==========>----------------------------------------| Remaining: 97.4ms     22%|===========>---------------------------------------| Remaining: 92.3ms     24%|============>--------------------------------------| Remaining: 90.4ms     26%|=============>-------------------------------------| Remaining: 87.8ms     28%|==============>------------------------------------| Remaining: 86.0ms     30%|===============>-----------------------------------| Remaining: 83.5ms     32%|================>----------------------------------| Remaining: 81.1ms     34%|=================>---------------------------------| Remaining: 78.5ms     36%|==================>--------------------------------| Remaining: 76.8ms     38%|===================>-------------------------------| Remaining: 74.1ms     40%|====================>------------------------------| Remaining: 71.7ms     42%|=====================>-----------------------------| Remaining: 68.1ms     44%|======================>----------------------------| Remaining: 65.8ms     46%|=======================>---------------------------| Remaining: 62.8ms     48%|========================>--------------------------| Remaining: 60.8ms     50%|=========================>-------------------------| Remaining: 57.8ms     52%|==========================>------------------------| Remaining: 55.5ms     54%|===========================>-----------------------| Remaining: 52.1ms     56%|============================>----------------------| Remaining: 50.0ms     58%|=============================>---------------------| Remaining: 46.9ms     60%|==============================>--------------------| Remaining: 44.9ms     62%|===============================>-------------------| Remaining: 41.9ms     64%|================================>------------------| Remaining: 40.0ms     66%|=================================>-----------------| Remaining: 37.0ms     68%|==================================>----------------| Remaining: 35.1ms     70%|===================================>---------------| Remaining: 32.3ms     72%|====================================>--------------| Remaining: 30.4ms     74%|=====================================>-------------| Remaining: 27.6ms     76%|======================================>------------| Remaining: 25.9ms     78%|=======================================>-----------| Remaining: 23.4ms     80%|========================================>----------| Remaining: 21.7ms     82%|=========================================>---------| Remaining: 19.1ms     84%|==========================================>--------| Remaining: 17.4ms     86%|===========================================>-------| Remaining: 14.8ms     88%|============================================>------| Remaining: 13.1ms     90%|=============================================>-----| Remaining: 10.5ms     92%|==============================================>----| Remaining: 8.7ms     94%|===============================================>---| Remaining: 6.1ms     96%|================================================>--| Remaining: 4.4ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 109.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output" matches output

Simulation time:   98.4ms
Elapsed time:      109.2ms
Coverage:          455 (82.3%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 5.8ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 15.5ms      2%|=>-------------------------------------------------| Remaining: 23.4ms      4%|==>------------------------------------------------| Remaining: 14.2ms      6%|===>-----------------------------------------------| Remaining: 11.0ms      8%|====>----------------------------------------------| Remaining: 9.3ms     10%|=====>---------------------------------------------| Remaining: 8.3ms     12%|======>--------------------------------------------| Remaining: 7.8ms     14%|=======>-------------------------------------------| Remaining: 7.8ms     16%|========>------------------------------------------| Remaining: 7.5ms     18%|=========>-----------------------------------------| Remaining: 6.9ms     20%|==========>----------------------------------------| Remaining: 6.5ms     22%|===========>---------------------------------------| Remaining: 6.2ms     24%|============>--------------------------------------| Remaining: 5.9ms     26%|=============>-------------------------------------| Remaining: 5.7ms     28%|==============>------------------------------------| Remaining: 5.4ms     30%|===============>-----------------------------------| Remaining: 5.1ms     32%|================>----------------------------------| Remaining: 4.9ms     34%|=================>---------------------------------| Remaining: 4.6ms     36%|==================>--------------------------------| Remaining: 4.4ms     38%|===================>-------------------------------| Remaining: 4.2ms     40%|====================>------------------------------| Remaining: 3.9ms     42%|=====================>-----------------------------| Remaining: 3.7ms     44%|======================>----------------------------| Remaining: 3.6ms     46%|=======================>---------------------------| Remaining: 3.4ms     48%|========================>--------------------------| Remaining: 3.2ms     50%|=========================>-------------------------| Remaining: 3.1ms     52%|==========================>------------------------| Remaining: 2.9ms     54%|===========================>-----------------------| Remaining: 2.7ms     56%|============================>----------------------| Remaining: 2.6ms     58%|=============================>---------------------| Remaining: 2.5ms     60%|==============================>--------------------| Remaining: 2.3ms     62%|===============================>-------------------| Remaining: 2.2ms     64%|================================>------------------| Remaining: 2.1ms     66%|=================================>-----------------| Remaining: 1.9ms     68%|==================================>----------------| Remaining: 1.8ms     70%|===================================>---------------| Remaining: 1.7ms     72%|====================================>--------------| Remaining: 1.6ms     74%|=====================================>-------------| Remaining: 1.4ms     76%|======================================>------------| Remaining: 1.3ms     78%|=======================================>-----------| Remaining: 1.2ms     80%|========================================>----------| Remaining: 1.1ms     82%|=========================================>---------| Remaining: 1.0ms     84%|==========================================>--------| Remaining: 0.9ms     86%|===========================================>-------| Remaining: 0.8ms     88%|============================================>------| Remaining: 0.7ms     90%|=============================================>-----| Remaining: 0.5ms     92%|==============================================>----| Remaining: 0.4ms     94%|===============================================>---| Remaining: 0.3ms     96%|================================================>--| Remaining: 0.2ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 6.5ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_input".

temp.blif:
  Nodes:           917
  Connections:     2565
  Degree:          2.80
  Stages:          28

  2%|>--------------------------------------------------| Remaining: 334.3ms      2%|=>-------------------------------------------------| Remaining: 272.8ms      4%|==>------------------------------------------------| Remaining: 214.7ms      6%|===>-----------------------------------------------| Remaining: 179.7ms      8%|====>----------------------------------------------| Remaining: 167.5ms     10%|=====>---------------------------------------------| Remaining: 158.2ms     12%|======>--------------------------------------------| Remaining: 151.2ms     14%|=======>-------------------------------------------| Remaining: 142.9ms     16%|========>------------------------------------------| Remaining: 138.7ms     18%|=========>-----------------------------------------| Remaining: 134.8ms     20%|==========>----------------------------------------| Remaining: 132.6ms     22%|===========>---------------------------------------| Remaining: 128.9ms     24%|============>--------------------------------------| Remaining: 127.2ms     26%|=============>-------------------------------------| Remaining: 123.7ms     28%|==============>------------------------------------| Remaining: 120.9ms     30%|===============>-----------------------------------| Remaining: 117.2ms     32%|================>----------------------------------| Remaining: 114.7ms     34%|=================>---------------------------------| Remaining: 110.8ms     36%|==================>--------------------------------| Remaining: 107.9ms     38%|===================>-------------------------------| Remaining: 103.7ms     40%|====================>------------------------------| Remaining: 101.1ms     42%|=====================>-----------------------------| Remaining: 97.1ms     44%|======================>----------------------------| Remaining: 94.0ms     46%|=======================>---------------------------| Remaining: 90.2ms     48%|========================>--------------------------| Remaining: 87.7ms     50%|=========================>-------------------------| Remaining: 83.9ms     52%|==========================>------------------------| Remaining: 81.2ms     54%|===========================>-----------------------| Remaining: 76.7ms     56%|============================>----------------------| Remaining: 73.8ms     58%|=============================>---------------------| Remaining: 69.5ms     60%|==============================>--------------------| Remaining: 66.6ms     62%|===============================>-------------------| Remaining: 62.5ms     64%|================================>------------------| Remaining: 60.0ms     66%|=================================>-----------------| Remaining: 56.1ms     68%|==================================>----------------| Remaining: 53.5ms     70%|===================================>---------------| Remaining: 49.7ms     72%|====================================>--------------| Remaining: 47.0ms     74%|=====================================>-------------| Remaining: 42.9ms     76%|======================================>------------| Remaining: 40.2ms     78%|=======================================>-----------| Remaining: 36.2ms     80%|========================================>----------| Remaining: 33.4ms     82%|=========================================>---------| Remaining: 29.3ms     84%|==========================================>--------| Remaining: 26.6ms     86%|===========================================>-------| Remaining: 22.6ms     88%|============================================>------| Remaining: 20.0ms     90%|=============================================>-----| Remaining: 15.9ms     92%|==============================================>----| Remaining: 13.3ms     94%|===============================================>---| Remaining: 9.3ms     96%|================================================>--| Remaining: 6.6ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 165.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_functional_test_output" matches output

Simulation time:   154.3ms
Elapsed time:      165.3ms
Coverage:          819 (89.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse.v:
  Nodes:           66
  Connections:     140
  Degree:          2.12
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 284.0ms      2%|=>-------------------------------------------------| Remaining: 130.4ms      4%|==>------------------------------------------------| Remaining: 114.6ms      6%|===>-----------------------------------------------| Remaining: 108.1ms      8%|====>----------------------------------------------| Remaining: 103.0ms     10%|=====>---------------------------------------------| Remaining: 100.1ms     12%|======>--------------------------------------------| Remaining: 97.3ms     14%|=======>-------------------------------------------| Remaining: 95.1ms     16%|========>------------------------------------------| Remaining: 92.6ms     18%|=========>-----------------------------------------| Remaining: 91.2ms     20%|==========>----------------------------------------| Remaining: 89.7ms     22%|===========>---------------------------------------| Remaining: 87.3ms     24%|============>--------------------------------------| Remaining: 85.9ms     26%|=============>-------------------------------------| Remaining: 83.9ms     28%|==============>------------------------------------| Remaining: 81.4ms     30%|===============>-----------------------------------| Remaining: 78.7ms     32%|================>----------------------------------| Remaining: 76.3ms     34%|=================>---------------------------------| Remaining: 74.0ms     36%|==================>--------------------------------| Remaining: 72.5ms     38%|===================>-------------------------------| Remaining: 71.3ms     40%|====================>------------------------------| Remaining: 70.0ms     42%|=====================>-----------------------------| Remaining: 68.3ms     44%|======================>----------------------------| Remaining: 66.4ms     46%|=======================>---------------------------| Remaining: 64.0ms     48%|========================>--------------------------| Remaining: 62.1ms     50%|=========================>-------------------------| Remaining: 59.8ms     52%|==========================>------------------------| Remaining: 57.2ms     54%|===========================>-----------------------| Remaining: 54.8ms     56%|============================>----------------------| Remaining: 53.0ms     58%|=============================>---------------------| Remaining: 50.3ms     60%|==============================>--------------------| Remaining: 48.1ms     62%|===============================>-------------------| Remaining: 46.0ms     64%|================================>------------------| Remaining: 44.0ms     66%|=================================>-----------------| Remaining: 42.0ms     68%|==================================>----------------| Remaining: 39.8ms     70%|===================================>---------------| Remaining: 37.2ms     72%|====================================>--------------| Remaining: 34.9ms     74%|=====================================>-------------| Remaining: 32.6ms     76%|======================================>------------| Remaining: 30.3ms     78%|=======================================>-----------| Remaining: 28.0ms     80%|========================================>----------| Remaining: 25.5ms     82%|=========================================>---------| Remaining: 22.9ms     84%|==========================================>--------| Remaining: 20.3ms     86%|===========================================>-------| Remaining: 17.8ms     88%|============================================>------| Remaining: 15.2ms     90%|=============================================>-----| Remaining: 12.7ms     92%|==============================================>----| Remaining: 10.2ms     94%|===============================================>---| Remaining: 7.6ms     96%|================================================>--| Remaining: 5.1ms     98%|=================================================>-| Remaining: 2.5ms    100%|==================================================>| Total time: 126.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output" matches output

Simulation time:   77.2ms
Elapsed time:      126.9ms
Coverage:          57 (86.4%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse.v:
  Nodes:           66
  Connections:     140
  Degree:          2.12
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 272.1ms      2%|=>-------------------------------------------------| Remaining: 135.6ms      4%|==>------------------------------------------------| Remaining: 151.3ms      6%|===>-----------------------------------------------| Remaining: 143.7ms      8%|====>----------------------------------------------| Remaining: 137.9ms     10%|=====>---------------------------------------------| Remaining: 136.0ms     12%|======>--------------------------------------------| Remaining: 132.4ms     14%|=======>-------------------------------------------| Remaining: 124.2ms     16%|========>------------------------------------------| Remaining: 119.9ms     18%|=========>-----------------------------------------| Remaining: 117.5ms     20%|==========>----------------------------------------| Remaining: 115.0ms     22%|===========>---------------------------------------| Remaining: 112.0ms     24%|============>--------------------------------------| Remaining: 107.0ms     26%|=============>-------------------------------------| Remaining: 102.6ms     28%|==============>------------------------------------| Remaining: 98.6ms     30%|===============>-----------------------------------| Remaining: 94.3ms     32%|================>----------------------------------| Remaining: 90.4ms     34%|=================>---------------------------------| Remaining: 86.7ms     36%|==================>--------------------------------| Remaining: 83.1ms     38%|===================>-------------------------------| Remaining: 79.6ms     40%|====================>------------------------------| Remaining: 76.3ms     42%|=====================>-----------------------------| Remaining: 73.6ms     44%|======================>----------------------------| Remaining: 71.3ms     46%|=======================>---------------------------| Remaining: 69.3ms     48%|========================>--------------------------| Remaining: 67.3ms     50%|=========================>-------------------------| Remaining: 64.4ms     52%|==========================>------------------------| Remaining: 62.0ms     54%|===========================>-----------------------| Remaining: 59.5ms     56%|============================>----------------------| Remaining: 57.0ms     58%|=============================>---------------------| Remaining: 54.5ms     60%|==============================>--------------------| Remaining: 52.2ms     62%|===============================>-------------------| Remaining: 49.7ms     64%|================================>------------------| Remaining: 47.3ms     66%|=================================>-----------------| Remaining: 45.0ms     68%|==================================>----------------| Remaining: 42.7ms     70%|===================================>---------------| Remaining: 40.2ms     72%|====================================>--------------| Remaining: 37.6ms     74%|=====================================>-------------| Remaining: 35.0ms     76%|======================================>------------| Remaining: 32.4ms     78%|=======================================>-----------| Remaining: 29.9ms     80%|========================================>----------| Remaining: 27.3ms     82%|=========================================>---------| Remaining: 24.7ms     84%|==========================================>--------| Remaining: 21.9ms     86%|===========================================>-------| Remaining: 19.2ms     88%|============================================>------| Remaining: 16.5ms     90%|=============================================>-----| Remaining: 13.8ms     92%|==============================================>----| Remaining: 11.1ms     94%|===============================================>---| Remaining: 8.3ms     96%|================================================>--| Remaining: 5.6ms     98%|=================================================>-| Remaining: 2.8ms    100%|==================================================>| Total time: 139.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output" matches output

Simulation time:   82.8ms
Elapsed time:      139.3ms
Coverage:          57 (86.4%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.6ms      2%|=>-------------------------------------------------| Remaining: 13.2ms      4%|==>------------------------------------------------| Remaining: 7.0ms      6%|===>-----------------------------------------------| Remaining: 4.7ms      8%|====>----------------------------------------------| Remaining: 3.6ms     10%|=====>---------------------------------------------| Remaining: 2.9ms     12%|======>--------------------------------------------| Remaining: 2.4ms     14%|=======>-------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.8ms     18%|=========>-----------------------------------------| Remaining: 1.6ms     20%|==========>----------------------------------------| Remaining: 1.6ms     22%|===========>---------------------------------------| Remaining: 1.4ms     24%|============>--------------------------------------| Remaining: 1.3ms     26%|=============>-------------------------------------| Remaining: 1.2ms     28%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     32%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 1.0ms     36%|==================>--------------------------------| Remaining: 0.9ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.8ms     42%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.7ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.6ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.5ms     56%|============================>----------------------| Remaining: 0.5ms     58%|=============================>---------------------| Remaining: 0.4ms     60%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input".

temp.blif:
  Nodes:           71
  Connections:     145
  Degree:          2.04
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 268.2ms      2%|=>-------------------------------------------------| Remaining: 135.6ms      4%|==>------------------------------------------------| Remaining: 128.9ms      6%|===>-----------------------------------------------| Remaining: 124.6ms      8%|====>----------------------------------------------| Remaining: 119.6ms     10%|=====>---------------------------------------------| Remaining: 116.2ms     12%|======>--------------------------------------------| Remaining: 112.3ms     14%|=======>-------------------------------------------| Remaining: 110.0ms     16%|========>------------------------------------------| Remaining: 108.0ms     18%|=========>-----------------------------------------| Remaining: 105.7ms     20%|==========>----------------------------------------| Remaining: 105.8ms     22%|===========>---------------------------------------| Remaining: 105.7ms     24%|============>--------------------------------------| Remaining: 105.2ms     26%|=============>-------------------------------------| Remaining: 103.9ms     28%|==============>------------------------------------| Remaining: 100.6ms     30%|===============>-----------------------------------| Remaining: 97.1ms     32%|================>----------------------------------| Remaining: 94.7ms     34%|=================>---------------------------------| Remaining: 91.1ms     36%|==================>--------------------------------| Remaining: 87.4ms     38%|===================>-------------------------------| Remaining: 84.7ms     40%|====================>------------------------------| Remaining: 82.1ms     42%|=====================>-----------------------------| Remaining: 79.4ms     44%|======================>----------------------------| Remaining: 76.5ms     46%|=======================>---------------------------| Remaining: 74.3ms     48%|========================>--------------------------| Remaining: 72.2ms     50%|=========================>-------------------------| Remaining: 69.6ms     52%|==========================>------------------------| Remaining: 67.2ms     54%|===========================>-----------------------| Remaining: 64.4ms     56%|============================>----------------------| Remaining: 61.3ms     58%|=============================>---------------------| Remaining: 58.7ms     60%|==============================>--------------------| Remaining: 56.0ms     62%|===============================>-------------------| Remaining: 53.2ms     64%|================================>------------------| Remaining: 50.1ms     66%|=================================>-----------------| Remaining: 47.5ms     68%|==================================>----------------| Remaining: 44.9ms     70%|===================================>---------------| Remaining: 42.3ms     72%|====================================>--------------| Remaining: 39.6ms     74%|=====================================>-------------| Remaining: 36.8ms     76%|======================================>------------| Remaining: 34.3ms     78%|=======================================>-----------| Remaining: 31.3ms     80%|========================================>----------| Remaining: 28.4ms     82%|=========================================>---------| Remaining: 25.5ms     84%|==========================================>--------| Remaining: 22.7ms     86%|===========================================>-------| Remaining: 20.0ms     88%|============================================>------| Remaining: 17.2ms     90%|=============================================>-----| Remaining: 14.3ms     92%|==============================================>----| Remaining: 11.4ms     94%|===============================================>---| Remaining: 8.6ms     96%|================================================>--| Remaining: 5.7ms     98%|=================================================>-| Remaining: 2.9ms    100%|==================================================>| Total time: 143.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output" matches output

Simulation time:   89.8ms
Elapsed time:      143.7ms
Coverage:          62 (87.3%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.8ms      2%|=>-------------------------------------------------| Remaining: 18.4ms      4%|==>------------------------------------------------| Remaining: 9.7ms      6%|===>-----------------------------------------------| Remaining: 6.6ms      8%|====>----------------------------------------------| Remaining: 5.0ms     10%|=====>---------------------------------------------| Remaining: 4.0ms     12%|======>--------------------------------------------| Remaining: 3.3ms     14%|=======>-------------------------------------------| Remaining: 2.9ms     16%|========>------------------------------------------| Remaining: 2.6ms     18%|=========>-----------------------------------------| Remaining: 2.3ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.4ms     30%|===============>-----------------------------------| Remaining: 1.3ms     32%|================>----------------------------------| Remaining: 1.2ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.1ms     38%|===================>-------------------------------| Remaining: 1.0ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 0.9ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_input".

temp.blif:
  Nodes:           71
  Connections:     145
  Degree:          2.04
  Stages:          8

  0%|>--------------------------------------------------| Remaining: 229.1ms      2%|=>-------------------------------------------------| Remaining: 134.2ms      4%|==>------------------------------------------------| Remaining: 124.6ms      6%|===>-----------------------------------------------| Remaining: 116.8ms      8%|====>----------------------------------------------| Remaining: 114.0ms     10%|=====>---------------------------------------------| Remaining: 109.5ms     12%|======>--------------------------------------------| Remaining: 106.2ms     14%|=======>-------------------------------------------| Remaining: 105.2ms     16%|========>------------------------------------------| Remaining: 106.6ms     18%|=========>-----------------------------------------| Remaining: 107.3ms     20%|==========>----------------------------------------| Remaining: 106.2ms     22%|===========>---------------------------------------| Remaining: 106.1ms     24%|============>--------------------------------------| Remaining: 106.2ms     26%|=============>-------------------------------------| Remaining: 105.7ms     28%|==============>------------------------------------| Remaining: 104.8ms     30%|===============>-----------------------------------| Remaining: 103.4ms     32%|================>----------------------------------| Remaining: 101.9ms     34%|=================>---------------------------------| Remaining: 100.0ms     36%|==================>--------------------------------| Remaining: 97.8ms     38%|===================>-------------------------------| Remaining: 95.4ms     40%|====================>------------------------------| Remaining: 93.2ms     42%|=====================>-----------------------------| Remaining: 90.4ms     44%|======================>----------------------------| Remaining: 87.4ms     46%|=======================>---------------------------| Remaining: 84.3ms     48%|========================>--------------------------| Remaining: 81.5ms     50%|=========================>-------------------------| Remaining: 78.4ms     52%|==========================>------------------------| Remaining: 75.5ms     54%|===========================>-----------------------| Remaining: 72.4ms     56%|============================>----------------------| Remaining: 69.5ms     58%|=============================>---------------------| Remaining: 65.9ms     60%|==============================>--------------------| Remaining: 62.7ms     62%|===============================>-------------------| Remaining: 59.5ms     64%|================================>------------------| Remaining: 56.2ms     66%|=================================>-----------------| Remaining: 53.1ms     68%|==================================>----------------| Remaining: 49.7ms     70%|===================================>---------------| Remaining: 46.6ms     72%|====================================>--------------| Remaining: 43.4ms     74%|=====================================>-------------| Remaining: 40.3ms     76%|======================================>------------| Remaining: 37.2ms     78%|=======================================>-----------| Remaining: 34.1ms     80%|========================================>----------| Remaining: 30.9ms     82%|=========================================>---------| Remaining: 27.8ms     84%|==========================================>--------| Remaining: 24.6ms     86%|===========================================>-------| Remaining: 21.4ms     88%|============================================>------| Remaining: 18.2ms     90%|=============================================>-----| Remaining: 15.2ms     92%|==============================================>----| Remaining: 12.2ms     94%|===============================================>---| Remaining: 9.1ms     96%|================================================>--| Remaining: 6.1ms     98%|=================================================>-| Remaining: 3.0ms    100%|==================================================>| Total time: 151.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_collapse_output" matches output

Simulation time:   94.5ms
Elapsed time:      151.2ms
Coverage:          62 (87.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common.v:
  Nodes:           54
  Connections:     109
  Degree:          2.02
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 294.6ms      2%|=>-------------------------------------------------| Remaining: 141.9ms      4%|==>------------------------------------------------| Remaining: 126.1ms      6%|===>-----------------------------------------------| Remaining: 126.1ms      8%|====>----------------------------------------------| Remaining: 116.5ms     10%|=====>---------------------------------------------| Remaining: 116.9ms     12%|======>--------------------------------------------| Remaining: 111.4ms     14%|=======>-------------------------------------------| Remaining: 104.2ms     16%|========>------------------------------------------| Remaining: 98.4ms     18%|=========>-----------------------------------------| Remaining: 97.7ms     20%|==========>----------------------------------------| Remaining: 97.3ms     22%|===========>---------------------------------------| Remaining: 96.1ms     24%|============>--------------------------------------| Remaining: 94.6ms     26%|=============>-------------------------------------| Remaining: 92.7ms     28%|==============>------------------------------------| Remaining: 90.8ms     30%|===============>-----------------------------------| Remaining: 88.2ms     32%|================>----------------------------------| Remaining: 85.2ms     34%|=================>---------------------------------| Remaining: 82.5ms     36%|==================>--------------------------------| Remaining: 79.5ms     38%|===================>-------------------------------| Remaining: 76.1ms     40%|====================>------------------------------| Remaining: 73.7ms     42%|=====================>-----------------------------| Remaining: 71.3ms     44%|======================>----------------------------| Remaining: 68.6ms     46%|=======================>---------------------------| Remaining: 65.6ms     48%|========================>--------------------------| Remaining: 62.7ms     50%|=========================>-------------------------| Remaining: 60.2ms     52%|==========================>------------------------| Remaining: 58.4ms     54%|===========================>-----------------------| Remaining: 56.0ms     56%|============================>----------------------| Remaining: 53.6ms     58%|=============================>---------------------| Remaining: 51.1ms     60%|==============================>--------------------| Remaining: 48.9ms     62%|===============================>-------------------| Remaining: 46.5ms     64%|================================>------------------| Remaining: 44.0ms     66%|=================================>-----------------| Remaining: 41.3ms     68%|==================================>----------------| Remaining: 39.2ms     70%|===================================>---------------| Remaining: 37.0ms     72%|====================================>--------------| Remaining: 34.4ms     74%|=====================================>-------------| Remaining: 31.7ms     76%|======================================>------------| Remaining: 29.1ms     78%|=======================================>-----------| Remaining: 26.5ms     80%|========================================>----------| Remaining: 24.0ms     82%|=========================================>---------| Remaining: 21.4ms     84%|==========================================>--------| Remaining: 19.0ms     86%|===========================================>-------| Remaining: 16.6ms     88%|============================================>------| Remaining: 14.2ms     90%|=============================================>-----| Remaining: 11.7ms     92%|==============================================>----| Remaining: 9.4ms     94%|===============================================>---| Remaining: 7.0ms     96%|================================================>--| Remaining: 4.7ms     98%|=================================================>-| Remaining: 2.3ms    100%|==================================================>| Total time: 116.0ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output" matches output

Simulation time:   63.1ms
Elapsed time:      116.0ms
Coverage:          47 (87.0%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common.v:
  Nodes:           54
  Connections:     109
  Degree:          2.02
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 267.6ms      2%|=>-------------------------------------------------| Remaining: 124.4ms      4%|==>------------------------------------------------| Remaining: 120.9ms      6%|===>-----------------------------------------------| Remaining: 116.4ms      8%|====>----------------------------------------------| Remaining: 112.8ms     10%|=====>---------------------------------------------| Remaining: 109.9ms     12%|======>--------------------------------------------| Remaining: 107.4ms     14%|=======>-------------------------------------------| Remaining: 106.0ms     16%|========>------------------------------------------| Remaining: 100.4ms     18%|=========>-----------------------------------------| Remaining: 97.8ms     20%|==========>----------------------------------------| Remaining: 96.5ms     22%|===========>---------------------------------------| Remaining: 96.1ms     24%|============>--------------------------------------| Remaining: 95.1ms     26%|=============>-------------------------------------| Remaining: 93.8ms     28%|==============>------------------------------------| Remaining: 92.5ms     30%|===============>-----------------------------------| Remaining: 90.8ms     32%|================>----------------------------------| Remaining: 88.9ms     34%|=================>---------------------------------| Remaining: 86.9ms     36%|==================>--------------------------------| Remaining: 85.0ms     38%|===================>-------------------------------| Remaining: 82.9ms     40%|====================>------------------------------| Remaining: 80.8ms     42%|=====================>-----------------------------| Remaining: 78.5ms     44%|======================>----------------------------| Remaining: 76.1ms     46%|=======================>---------------------------| Remaining: 73.7ms     48%|========================>--------------------------| Remaining: 71.2ms     50%|=========================>-------------------------| Remaining: 68.7ms     52%|==========================>------------------------| Remaining: 66.1ms     54%|===========================>-----------------------| Remaining: 63.5ms     56%|============================>----------------------| Remaining: 60.9ms     58%|=============================>---------------------| Remaining: 58.2ms     60%|==============================>--------------------| Remaining: 55.8ms     62%|===============================>-------------------| Remaining: 53.2ms     64%|================================>------------------| Remaining: 50.5ms     66%|=================================>-----------------| Remaining: 47.8ms     68%|==================================>----------------| Remaining: 45.0ms     70%|===================================>---------------| Remaining: 42.0ms     72%|====================================>--------------| Remaining: 39.3ms     74%|=====================================>-------------| Remaining: 36.4ms     76%|======================================>------------| Remaining: 33.6ms     78%|=======================================>-----------| Remaining: 30.8ms     80%|========================================>----------| Remaining: 27.9ms     82%|=========================================>---------| Remaining: 25.1ms     84%|==========================================>--------| Remaining: 22.3ms     86%|===========================================>-------| Remaining: 19.5ms     88%|============================================>------| Remaining: 16.6ms     90%|=============================================>-----| Remaining: 13.8ms     92%|==============================================>----| Remaining: 11.0ms     94%|===============================================>---| Remaining: 8.3ms     96%|================================================>--| Remaining: 5.5ms     98%|=================================================>-| Remaining: 2.8ms    100%|==================================================>| Total time: 137.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output" matches output

Simulation time:   72.8ms
Elapsed time:      137.9ms
Coverage:          47 (87.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.6ms      3%|=>-------------------------------------------------| Remaining: 13.9ms      5%|==>------------------------------------------------| Remaining: 8.3ms      7%|===>-----------------------------------------------| Remaining: 5.8ms      9%|====>----------------------------------------------| Remaining: 4.4ms     11%|=====>---------------------------------------------| Remaining: 3.6ms     12%|======>--------------------------------------------| Remaining: 3.1ms     14%|=======>-------------------------------------------| Remaining: 2.7ms     16%|========>------------------------------------------| Remaining: 2.4ms     18%|=========>-----------------------------------------| Remaining: 2.2ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.6ms     26%|=============>-------------------------------------| Remaining: 1.5ms     28%|==============>------------------------------------| Remaining: 1.4ms     30%|===============>-----------------------------------| Remaining: 1.3ms     32%|================>----------------------------------| Remaining: 1.2ms     34%|=================>---------------------------------| Remaining: 1.1ms     36%|==================>--------------------------------| Remaining: 1.1ms     38%|===================>-------------------------------| Remaining: 1.0ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 0.9ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.7ms     53%|==========================>------------------------| Remaining: 0.7ms     55%|===========================>-----------------------| Remaining: 0.6ms     57%|============================>----------------------| Remaining: 0.6ms     59%|=============================>---------------------| Remaining: 0.5ms     61%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.5ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input".

temp.blif:
  Nodes:           59
  Connections:     114
  Degree:          1.93
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 188.3ms      2%|=>-------------------------------------------------| Remaining: 105.9ms      4%|==>------------------------------------------------| Remaining: 121.1ms      6%|===>-----------------------------------------------| Remaining: 125.1ms      8%|====>----------------------------------------------| Remaining: 116.7ms     10%|=====>---------------------------------------------| Remaining: 113.7ms     12%|======>--------------------------------------------| Remaining: 113.1ms     14%|=======>-------------------------------------------| Remaining: 115.0ms     16%|========>------------------------------------------| Remaining: 110.7ms     18%|=========>-----------------------------------------| Remaining: 107.4ms     20%|==========>----------------------------------------| Remaining: 104.1ms     22%|===========>---------------------------------------| Remaining: 99.2ms     24%|============>--------------------------------------| Remaining: 96.4ms     26%|=============>-------------------------------------| Remaining: 92.8ms     28%|==============>------------------------------------| Remaining: 89.0ms     30%|===============>-----------------------------------| Remaining: 85.5ms     32%|================>----------------------------------| Remaining: 82.4ms     34%|=================>---------------------------------| Remaining: 79.8ms     36%|==================>--------------------------------| Remaining: 76.6ms     38%|===================>-------------------------------| Remaining: 73.7ms     40%|====================>------------------------------| Remaining: 71.0ms     42%|=====================>-----------------------------| Remaining: 68.5ms     44%|======================>----------------------------| Remaining: 65.8ms     46%|=======================>---------------------------| Remaining: 63.7ms     48%|========================>--------------------------| Remaining: 62.0ms     50%|=========================>-------------------------| Remaining: 60.5ms     52%|==========================>------------------------| Remaining: 58.4ms     54%|===========================>-----------------------| Remaining: 56.1ms     56%|============================>----------------------| Remaining: 54.2ms     58%|=============================>---------------------| Remaining: 52.1ms     60%|==============================>--------------------| Remaining: 49.5ms     62%|===============================>-------------------| Remaining: 47.4ms     64%|================================>------------------| Remaining: 44.9ms     66%|=================================>-----------------| Remaining: 42.2ms     68%|==================================>----------------| Remaining: 39.5ms     70%|===================================>---------------| Remaining: 37.0ms     72%|====================================>--------------| Remaining: 34.5ms     74%|=====================================>-------------| Remaining: 32.2ms     76%|======================================>------------| Remaining: 29.9ms     78%|=======================================>-----------| Remaining: 27.5ms     80%|========================================>----------| Remaining: 25.1ms     82%|=========================================>---------| Remaining: 22.6ms     84%|==========================================>--------| Remaining: 20.0ms     86%|===========================================>-------| Remaining: 17.6ms     88%|============================================>------| Remaining: 15.1ms     90%|=============================================>-----| Remaining: 12.6ms     92%|==============================================>----| Remaining: 10.0ms     94%|===============================================>---| Remaining: 7.5ms     96%|================================================>--| Remaining: 5.0ms     98%|=================================================>-| Remaining: 2.5ms    100%|==================================================>| Total time: 125.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output" matches output

Simulation time:   71.2ms
Elapsed time:      125.6ms
Coverage:          52 (88.1%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.6ms      3%|=>-------------------------------------------------| Remaining: 12.6ms      5%|==>------------------------------------------------| Remaining: 7.5ms      7%|===>-----------------------------------------------| Remaining: 5.3ms      9%|====>----------------------------------------------| Remaining: 4.0ms     11%|=====>---------------------------------------------| Remaining: 3.3ms     12%|======>--------------------------------------------| Remaining: 2.7ms     14%|=======>-------------------------------------------| Remaining: 2.4ms     16%|========>------------------------------------------| Remaining: 2.1ms     18%|=========>-----------------------------------------| Remaining: 1.9ms     20%|==========>----------------------------------------| Remaining: 1.7ms     22%|===========>---------------------------------------| Remaining: 1.5ms     24%|============>--------------------------------------| Remaining: 1.4ms     26%|=============>-------------------------------------| Remaining: 1.3ms     28%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     32%|================>----------------------------------| Remaining: 1.0ms     34%|=================>---------------------------------| Remaining: 0.9ms     36%|==================>--------------------------------| Remaining: 0.9ms     38%|===================>-------------------------------| Remaining: 0.8ms     40%|====================>------------------------------| Remaining: 0.7ms     42%|=====================>-----------------------------| Remaining: 0.7ms     44%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.5ms     53%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     57%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     68%|==================================>----------------| Remaining: 0.3ms     70%|===================================>---------------| Remaining: 0.3ms     72%|====================================>--------------| Remaining: 0.2ms     74%|=====================================>-------------| Remaining: 0.2ms     76%|======================================>------------| Remaining: 0.2ms     78%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     84%|==========================================>--------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_input".

temp.blif:
  Nodes:           59
  Connections:     114
  Degree:          1.93
  Stages:          7

  0%|>--------------------------------------------------| Remaining: 307.8ms      2%|=>-------------------------------------------------| Remaining: 147.9ms      4%|==>------------------------------------------------| Remaining: 138.7ms      6%|===>-----------------------------------------------| Remaining: 121.7ms      8%|====>----------------------------------------------| Remaining: 111.4ms     10%|=====>---------------------------------------------| Remaining: 108.1ms     12%|======>--------------------------------------------| Remaining: 110.5ms     14%|=======>-------------------------------------------| Remaining: 108.2ms     16%|========>------------------------------------------| Remaining: 106.3ms     18%|=========>-----------------------------------------| Remaining: 106.6ms     20%|==========>----------------------------------------| Remaining: 103.0ms     22%|===========>---------------------------------------| Remaining: 99.5ms     24%|============>--------------------------------------| Remaining: 95.1ms     26%|=============>-------------------------------------| Remaining: 91.1ms     28%|==============>------------------------------------| Remaining: 87.3ms     30%|===============>-----------------------------------| Remaining: 83.9ms     32%|================>----------------------------------| Remaining: 82.6ms     34%|=================>---------------------------------| Remaining: 81.1ms     36%|==================>--------------------------------| Remaining: 79.3ms     38%|===================>-------------------------------| Remaining: 77.1ms     40%|====================>------------------------------| Remaining: 75.6ms     42%|=====================>-----------------------------| Remaining: 73.3ms     44%|======================>----------------------------| Remaining: 71.5ms     46%|=======================>---------------------------| Remaining: 68.9ms     48%|========================>--------------------------| Remaining: 66.9ms     50%|=========================>-------------------------| Remaining: 64.5ms     52%|==========================>------------------------| Remaining: 62.3ms     54%|===========================>-----------------------| Remaining: 60.0ms     56%|============================>----------------------| Remaining: 57.7ms     58%|=============================>---------------------| Remaining: 55.1ms     60%|==============================>--------------------| Remaining: 52.3ms     62%|===============================>-------------------| Remaining: 49.6ms     64%|================================>------------------| Remaining: 47.4ms     66%|=================================>-----------------| Remaining: 44.6ms     68%|==================================>----------------| Remaining: 42.0ms     70%|===================================>---------------| Remaining: 39.4ms     72%|====================================>--------------| Remaining: 36.5ms     74%|=====================================>-------------| Remaining: 33.7ms     76%|======================================>------------| Remaining: 30.9ms     78%|=======================================>-----------| Remaining: 28.3ms     80%|========================================>----------| Remaining: 25.7ms     82%|=========================================>---------| Remaining: 23.1ms     84%|==========================================>--------| Remaining: 20.5ms     86%|===========================================>-------| Remaining: 18.0ms     88%|============================================>------| Remaining: 15.5ms     90%|=============================================>-----| Remaining: 13.0ms     92%|==============================================>----| Remaining: 10.4ms     94%|===============================================>---| Remaining: 7.7ms     96%|================================================>--| Remaining: 5.1ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 127.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_common_output" matches output

Simulation time:   72.7ms
Elapsed time:      127.7ms
Coverage:          52 (88.1%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset.v:
  Nodes:           26
  Connections:     31
  Degree:          1.19
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 131.1ms      2%|=>-------------------------------------------------| Remaining: 69.7ms      4%|==>------------------------------------------------| Remaining: 71.1ms      6%|===>-----------------------------------------------| Remaining: 66.4ms      8%|====>----------------------------------------------| Remaining: 63.8ms     10%|=====>---------------------------------------------| Remaining: 62.8ms     12%|======>--------------------------------------------| Remaining: 60.7ms     14%|=======>-------------------------------------------| Remaining: 58.8ms     16%|========>------------------------------------------| Remaining: 57.2ms     18%|=========>-----------------------------------------| Remaining: 55.8ms     20%|==========>----------------------------------------| Remaining: 54.5ms     22%|===========>---------------------------------------| Remaining: 52.4ms     24%|============>--------------------------------------| Remaining: 50.9ms     26%|=============>-------------------------------------| Remaining: 49.1ms     28%|==============>------------------------------------| Remaining: 47.3ms     30%|===============>-----------------------------------| Remaining: 46.1ms     32%|================>----------------------------------| Remaining: 45.9ms     34%|=================>---------------------------------| Remaining: 45.7ms     36%|==================>--------------------------------| Remaining: 45.1ms     38%|===================>-------------------------------| Remaining: 43.8ms     40%|====================>------------------------------| Remaining: 42.1ms     42%|=====================>-----------------------------| Remaining: 40.4ms     44%|======================>----------------------------| Remaining: 38.7ms     46%|=======================>---------------------------| Remaining: 37.0ms     48%|========================>--------------------------| Remaining: 35.5ms     50%|=========================>-------------------------| Remaining: 34.0ms     52%|==========================>------------------------| Remaining: 32.4ms     54%|===========================>-----------------------| Remaining: 30.9ms     56%|============================>----------------------| Remaining: 29.5ms     58%|=============================>---------------------| Remaining: 27.9ms     60%|==============================>--------------------| Remaining: 26.5ms     62%|===============================>-------------------| Remaining: 25.2ms     64%|================================>------------------| Remaining: 23.9ms     66%|=================================>-----------------| Remaining: 22.5ms     68%|==================================>----------------| Remaining: 21.2ms     70%|===================================>---------------| Remaining: 19.8ms     72%|====================================>--------------| Remaining: 18.5ms     74%|=====================================>-------------| Remaining: 17.2ms     76%|======================================>------------| Remaining: 15.8ms     78%|=======================================>-----------| Remaining: 14.5ms     80%|========================================>----------| Remaining: 13.1ms     82%|=========================================>---------| Remaining: 11.9ms     84%|==========================================>--------| Remaining: 10.7ms     86%|===========================================>-------| Remaining: 9.4ms     88%|============================================>------| Remaining: 8.1ms     90%|=============================================>-----| Remaining: 6.8ms     92%|==============================================>----| Remaining: 5.4ms     94%|===============================================>---| Remaining: 4.1ms     96%|================================================>--| Remaining: 2.7ms     98%|=================================================>-| Remaining: 1.3ms    100%|==================================================>| Total time: 67.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output" matches output

Simulation time:   25.0ms
Elapsed time:      67.6ms
Coverage:          23 (88.5%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset.v:
  Nodes:           26
  Connections:     31
  Degree:          1.19
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 138.1ms      2%|=>-------------------------------------------------| Remaining: 75.7ms      4%|==>------------------------------------------------| Remaining: 72.4ms      6%|===>-----------------------------------------------| Remaining: 69.7ms      8%|====>----------------------------------------------| Remaining: 67.9ms     10%|=====>---------------------------------------------| Remaining: 69.6ms     12%|======>--------------------------------------------| Remaining: 71.1ms     14%|=======>-------------------------------------------| Remaining: 71.1ms     16%|========>------------------------------------------| Remaining: 71.5ms     18%|=========>-----------------------------------------| Remaining: 70.3ms     20%|==========>----------------------------------------| Remaining: 68.9ms     22%|===========>---------------------------------------| Remaining: 67.4ms     24%|============>--------------------------------------| Remaining: 66.4ms     26%|=============>-------------------------------------| Remaining: 65.2ms     28%|==============>------------------------------------| Remaining: 63.8ms     30%|===============>-----------------------------------| Remaining: 61.4ms     32%|================>----------------------------------| Remaining: 59.7ms     34%|=================>---------------------------------| Remaining: 58.3ms     36%|==================>--------------------------------| Remaining: 56.0ms     38%|===================>-------------------------------| Remaining: 53.5ms     40%|====================>------------------------------| Remaining: 51.2ms     42%|=====================>-----------------------------| Remaining: 49.0ms     44%|======================>----------------------------| Remaining: 47.5ms     46%|=======================>---------------------------| Remaining: 45.9ms     48%|========================>--------------------------| Remaining: 44.1ms     50%|=========================>-------------------------| Remaining: 41.9ms     52%|==========================>------------------------| Remaining: 40.3ms     54%|===========================>-----------------------| Remaining: 38.8ms     56%|============================>----------------------| Remaining: 37.3ms     58%|=============================>---------------------| Remaining: 35.5ms     60%|==============================>--------------------| Remaining: 34.0ms     62%|===============================>-------------------| Remaining: 32.4ms     64%|================================>------------------| Remaining: 30.7ms     66%|=================================>-----------------| Remaining: 29.1ms     68%|==================================>----------------| Remaining: 27.5ms     70%|===================================>---------------| Remaining: 25.9ms     72%|====================================>--------------| Remaining: 24.2ms     74%|=====================================>-------------| Remaining: 22.6ms     76%|======================================>------------| Remaining: 20.9ms     78%|=======================================>-----------| Remaining: 19.1ms     80%|========================================>----------| Remaining: 17.3ms     82%|=========================================>---------| Remaining: 15.5ms     84%|==========================================>--------| Remaining: 13.7ms     86%|===========================================>-------| Remaining: 12.0ms     88%|============================================>------| Remaining: 10.2ms     90%|=============================================>-----| Remaining: 8.5ms     92%|==============================================>----| Remaining: 6.8ms     94%|===============================================>---| Remaining: 5.1ms     96%|================================================>--| Remaining: 3.4ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 84.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output" matches output

Simulation time:   29.3ms
Elapsed time:      84.5ms
Coverage:          23 (88.5%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.1ms      4%|=>-------------------------------------------------| Remaining: 9.8ms      5%|==>------------------------------------------------| Remaining: 6.9ms      7%|===>-----------------------------------------------| Remaining: 5.2ms      9%|====>----------------------------------------------| Remaining: 4.2ms     11%|=====>---------------------------------------------| Remaining: 3.5ms     12%|======>--------------------------------------------| Remaining: 3.0ms     14%|=======>-------------------------------------------| Remaining: 2.6ms     16%|========>------------------------------------------| Remaining: 2.3ms     20%|=========>-----------------------------------------| Remaining: 1.8ms     21%|==========>----------------------------------------| Remaining: 1.7ms     23%|===========>---------------------------------------| Remaining: 1.5ms     25%|============>--------------------------------------| Remaining: 1.4ms     27%|=============>-------------------------------------| Remaining: 1.3ms     29%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     32%|================>----------------------------------| Remaining: 1.1ms     36%|=================>---------------------------------| Remaining: 0.9ms     38%|==================>--------------------------------| Remaining: 0.9ms     39%|===================>-------------------------------| Remaining: 0.8ms     41%|====================>------------------------------| Remaining: 0.8ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.7ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.6ms     50%|=========================>-------------------------| Remaining: 0.6ms     54%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.5ms     57%|============================>----------------------| Remaining: 0.5ms     59%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.4ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.3ms     70%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.3ms     73%|====================================>--------------| Remaining: 0.3ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     86%|==========================================>--------| Remaining: 0.2ms     88%|===========================================>-------| Remaining: 0.2ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input".

temp.blif:
  Nodes:           29
  Connections:     34
  Degree:          1.17
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 165.9ms      2%|=>-------------------------------------------------| Remaining: 99.5ms      4%|==>------------------------------------------------| Remaining: 89.5ms      6%|===>-----------------------------------------------| Remaining: 88.7ms      8%|====>----------------------------------------------| Remaining: 84.0ms     10%|=====>---------------------------------------------| Remaining: 84.3ms     12%|======>--------------------------------------------| Remaining: 83.0ms     14%|=======>-------------------------------------------| Remaining: 81.3ms     16%|========>------------------------------------------| Remaining: 79.0ms     18%|=========>-----------------------------------------| Remaining: 76.8ms     20%|==========>----------------------------------------| Remaining: 72.2ms     22%|===========>---------------------------------------| Remaining: 68.4ms     24%|============>--------------------------------------| Remaining: 65.4ms     26%|=============>-------------------------------------| Remaining: 62.7ms     28%|==============>------------------------------------| Remaining: 61.2ms     30%|===============>-----------------------------------| Remaining: 59.1ms     32%|================>----------------------------------| Remaining: 56.7ms     34%|=================>---------------------------------| Remaining: 54.6ms     36%|==================>--------------------------------| Remaining: 52.5ms     38%|===================>-------------------------------| Remaining: 50.3ms     40%|====================>------------------------------| Remaining: 48.5ms     42%|=====================>-----------------------------| Remaining: 46.9ms     44%|======================>----------------------------| Remaining: 45.3ms     46%|=======================>---------------------------| Remaining: 43.7ms     48%|========================>--------------------------| Remaining: 42.2ms     50%|=========================>-------------------------| Remaining: 40.7ms     52%|==========================>------------------------| Remaining: 39.2ms     54%|===========================>-----------------------| Remaining: 37.6ms     56%|============================>----------------------| Remaining: 36.0ms     58%|=============================>---------------------| Remaining: 34.3ms     60%|==============================>--------------------| Remaining: 32.9ms     62%|===============================>-------------------| Remaining: 31.4ms     64%|================================>------------------| Remaining: 29.8ms     66%|=================================>-----------------| Remaining: 28.4ms     68%|==================================>----------------| Remaining: 26.9ms     70%|===================================>---------------| Remaining: 25.0ms     72%|====================================>--------------| Remaining: 23.2ms     74%|=====================================>-------------| Remaining: 21.4ms     76%|======================================>------------| Remaining: 19.7ms     78%|=======================================>-----------| Remaining: 17.9ms     80%|========================================>----------| Remaining: 16.3ms     82%|=========================================>---------| Remaining: 14.6ms     84%|==========================================>--------| Remaining: 12.9ms     86%|===========================================>-------| Remaining: 11.3ms     88%|============================================>------| Remaining: 9.7ms     90%|=============================================>-----| Remaining: 8.1ms     92%|==============================================>----| Remaining: 6.5ms     94%|===============================================>---| Remaining: 4.9ms     96%|================================================>--| Remaining: 3.3ms     98%|=================================================>-| Remaining: 1.6ms    100%|==================================================>| Total time: 81.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output" matches output

Simulation time:   30.9ms
Elapsed time:      81.3ms
Coverage:          26 (89.7%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  2%|>--------------------------------------------------| Remaining: 0.2ms      4%|=>-------------------------------------------------| Remaining: 9.3ms      5%|==>------------------------------------------------| Remaining: 6.5ms      7%|===>-----------------------------------------------| Remaining: 4.8ms      9%|====>----------------------------------------------| Remaining: 3.8ms     11%|=====>---------------------------------------------| Remaining: 3.2ms     12%|======>--------------------------------------------| Remaining: 2.8ms     14%|=======>-------------------------------------------| Remaining: 2.4ms     16%|========>------------------------------------------| Remaining: 2.1ms     20%|=========>-----------------------------------------| Remaining: 1.7ms     21%|==========>----------------------------------------| Remaining: 1.5ms     23%|===========>---------------------------------------| Remaining: 1.4ms     25%|============>--------------------------------------| Remaining: 1.3ms     27%|=============>-------------------------------------| Remaining: 1.2ms     29%|==============>------------------------------------| Remaining: 1.1ms     30%|===============>-----------------------------------| Remaining: 1.0ms     32%|================>----------------------------------| Remaining: 1.0ms     36%|=================>---------------------------------| Remaining: 0.8ms     38%|==================>--------------------------------| Remaining: 0.8ms     39%|===================>-------------------------------| Remaining: 0.7ms     41%|====================>------------------------------| Remaining: 0.7ms     43%|=====================>-----------------------------| Remaining: 0.7ms     45%|======================>----------------------------| Remaining: 0.6ms     46%|=======================>---------------------------| Remaining: 0.6ms     48%|========================>--------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.5ms     54%|==========================>------------------------| Remaining: 0.5ms     55%|===========================>-----------------------| Remaining: 0.4ms     57%|============================>----------------------| Remaining: 0.4ms     59%|=============================>---------------------| Remaining: 0.4ms     61%|==============================>--------------------| Remaining: 0.4ms     62%|===============================>-------------------| Remaining: 0.3ms     64%|================================>------------------| Remaining: 0.3ms     66%|=================================>-----------------| Remaining: 0.3ms     70%|==================================>----------------| Remaining: 0.3ms     71%|===================================>---------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.2ms     77%|======================================>------------| Remaining: 0.2ms     79%|=======================================>-----------| Remaining: 0.2ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.1ms     86%|==========================================>--------| Remaining: 0.2ms     88%|===========================================>-------| Remaining: 0.1ms     89%|============================================>------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     93%|==============================================>----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_input".

temp.blif:
  Nodes:           29
  Connections:     34
  Degree:          1.17
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 141.6ms      2%|=>-------------------------------------------------| Remaining: 65.3ms      4%|==>------------------------------------------------| Remaining: 68.5ms      6%|===>-----------------------------------------------| Remaining: 71.9ms      8%|====>----------------------------------------------| Remaining: 69.5ms     10%|=====>---------------------------------------------| Remaining: 66.5ms     12%|======>--------------------------------------------| Remaining: 64.2ms     14%|=======>-------------------------------------------| Remaining: 66.5ms     16%|========>------------------------------------------| Remaining: 66.8ms     18%|=========>-----------------------------------------| Remaining: 66.7ms     20%|==========>----------------------------------------| Remaining: 65.6ms     22%|===========>---------------------------------------| Remaining: 63.9ms     24%|============>--------------------------------------| Remaining: 62.7ms     26%|=============>-------------------------------------| Remaining: 60.6ms     28%|==============>------------------------------------| Remaining: 57.9ms     30%|===============>-----------------------------------| Remaining: 56.6ms     32%|================>----------------------------------| Remaining: 55.1ms     34%|=================>---------------------------------| Remaining: 53.6ms     36%|==================>--------------------------------| Remaining: 52.1ms     38%|===================>-------------------------------| Remaining: 50.5ms     40%|====================>------------------------------| Remaining: 48.4ms     42%|=====================>-----------------------------| Remaining: 46.6ms     44%|======================>----------------------------| Remaining: 45.2ms     46%|=======================>---------------------------| Remaining: 43.9ms     48%|========================>--------------------------| Remaining: 42.5ms     50%|=========================>-------------------------| Remaining: 41.1ms     52%|==========================>------------------------| Remaining: 39.8ms     54%|===========================>-----------------------| Remaining: 38.4ms     56%|============================>----------------------| Remaining: 36.4ms     58%|=============================>---------------------| Remaining: 34.4ms     60%|==============================>--------------------| Remaining: 32.6ms     62%|===============================>-------------------| Remaining: 30.9ms     64%|================================>------------------| Remaining: 29.3ms     66%|=================================>-----------------| Remaining: 27.7ms     68%|==================================>----------------| Remaining: 26.1ms     70%|===================================>---------------| Remaining: 24.3ms     72%|====================================>--------------| Remaining: 22.6ms     74%|=====================================>-------------| Remaining: 21.0ms     76%|======================================>------------| Remaining: 19.5ms     78%|=======================================>-----------| Remaining: 17.9ms     80%|========================================>----------| Remaining: 16.2ms     82%|=========================================>---------| Remaining: 14.6ms     84%|==========================================>--------| Remaining: 13.1ms     86%|===========================================>-------| Remaining: 11.4ms     88%|============================================>------| Remaining: 9.7ms     90%|=============================================>-----| Remaining: 8.0ms     92%|==============================================>----| Remaining: 6.5ms     94%|===============================================>---| Remaining: 4.8ms     96%|================================================>--| Remaining: 3.2ms     98%|=================================================>-| Remaining: 1.6ms    100%|==================================================>| Total time: 80.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_if_reset_output" matches output

Simulation time:   31.1ms
Elapsed time:      80.2ms
Coverage:          26 (89.7%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 4.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all.v:
  Nodes:           1290
  Connections:     3057
  Degree:          2.37
  Stages:          39

  0%|>--------------------------------------------------| Remaining: 3.6s      2%|=>-------------------------------------------------| Remaining: 2.1s      4%|==>------------------------------------------------| Remaining: 2.1s      6%|===>-----------------------------------------------| Remaining: 2.0s      8%|====>----------------------------------------------| Remaining: 1.9s     10%|=====>---------------------------------------------| Remaining: 1.8s     12%|======>--------------------------------------------| Remaining: 1.8s     14%|=======>-------------------------------------------| Remaining: 1.7s     16%|========>------------------------------------------| Remaining: 1.7s     18%|=========>-----------------------------------------| Remaining: 1.6s     20%|==========>----------------------------------------| Remaining: 1.6s     22%|===========>---------------------------------------| Remaining: 1.6s     24%|============>--------------------------------------| Remaining: 1.5s     26%|=============>-------------------------------------| Remaining: 1.5s     28%|==============>------------------------------------| Remaining: 1.4s     30%|===============>-----------------------------------| Remaining: 1.4s     32%|================>----------------------------------| Remaining: 1.4s     34%|=================>---------------------------------| Remaining: 1.3s     36%|==================>--------------------------------| Remaining: 1.3s     38%|===================>-------------------------------| Remaining: 1.3s     40%|====================>------------------------------| Remaining: 1.2s     42%|=====================>-----------------------------| Remaining: 1.2s     44%|======================>----------------------------| Remaining: 1.1s     46%|=======================>---------------------------| Remaining: 1.1s     48%|========================>--------------------------| Remaining: 1.1s     50%|=========================>-------------------------| Remaining: 1.0s     52%|==========================>------------------------| Remaining: 974.9ms     54%|===========================>-----------------------| Remaining: 934.5ms     56%|============================>----------------------| Remaining: 893.8ms     58%|=============================>---------------------| Remaining: 851.0ms     60%|==============================>--------------------| Remaining: 812.8ms     62%|===============================>-------------------| Remaining: 773.7ms     64%|================================>------------------| Remaining: 735.7ms     66%|=================================>-----------------| Remaining: 695.5ms     68%|==================================>----------------| Remaining: 653.7ms     70%|===================================>---------------| Remaining: 611.6ms     72%|====================================>--------------| Remaining: 569.4ms     74%|=====================================>-------------| Remaining: 527.7ms     76%|======================================>------------| Remaining: 486.3ms     78%|=======================================>-----------| Remaining: 445.7ms     80%|========================================>----------| Remaining: 406.1ms     82%|=========================================>---------| Remaining: 365.7ms     84%|==========================================>--------| Remaining: 325.3ms     86%|===========================================>-------| Remaining: 284.3ms     88%|============================================>------| Remaining: 243.7ms     90%|=============================================>-----| Remaining: 203.2ms     92%|==============================================>----| Remaining: 162.6ms     94%|===============================================>---| Remaining: 122.2ms     96%|================================================>--| Remaining: 81.7ms     98%|=================================================>-| Remaining: 40.9ms    100%|==================================================>| Total time: 2.0s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output" matches output

Simulation time:   1.9s
Elapsed time:      2.0s
Coverage:          1127 (87.4%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 4.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all.v:
  Nodes:           1290
  Connections:     3057
  Degree:          2.37
  Stages:          39

  0%|>--------------------------------------------------| Remaining: 3.7s      2%|=>-------------------------------------------------| Remaining: 2.0s      4%|==>------------------------------------------------| Remaining: 1.9s      6%|===>-----------------------------------------------| Remaining: 1.9s      8%|====>----------------------------------------------| Remaining: 2.0s     10%|=====>---------------------------------------------| Remaining: 1.9s     12%|======>--------------------------------------------| Remaining: 1.9s     14%|=======>-------------------------------------------| Remaining: 1.8s     16%|========>------------------------------------------| Remaining: 1.7s     18%|=========>-----------------------------------------| Remaining: 1.7s     20%|==========>----------------------------------------| Remaining: 1.7s     22%|===========>---------------------------------------| Remaining: 1.6s     24%|============>--------------------------------------| Remaining: 1.6s     26%|=============>-------------------------------------| Remaining: 1.5s     28%|==============>------------------------------------| Remaining: 1.5s     30%|===============>-----------------------------------| Remaining: 1.4s     32%|================>----------------------------------| Remaining: 1.4s     34%|=================>---------------------------------| Remaining: 1.3s     36%|==================>--------------------------------| Remaining: 1.3s     38%|===================>-------------------------------| Remaining: 1.3s     40%|====================>------------------------------| Remaining: 1.2s     42%|=====================>-----------------------------| Remaining: 1.2s     44%|======================>----------------------------| Remaining: 1.2s     46%|=======================>---------------------------| Remaining: 1.1s     48%|========================>--------------------------| Remaining: 1.1s     50%|=========================>-------------------------| Remaining: 1.0s     52%|==========================>------------------------| Remaining: 988.7ms     54%|===========================>-----------------------| Remaining: 946.5ms     56%|============================>----------------------| Remaining: 903.2ms     58%|=============================>---------------------| Remaining: 859.1ms     60%|==============================>--------------------| Remaining: 820.4ms     62%|===============================>-------------------| Remaining: 779.7ms     64%|================================>------------------| Remaining: 738.4ms     66%|=================================>-----------------| Remaining: 697.3ms     68%|==================================>----------------| Remaining: 656.0ms     70%|===================================>---------------| Remaining: 615.1ms     72%|====================================>--------------| Remaining: 576.4ms     74%|=====================================>-------------| Remaining: 537.7ms     76%|======================================>------------| Remaining: 497.2ms     78%|=======================================>-----------| Remaining: 456.7ms     80%|========================================>----------| Remaining: 416.7ms     82%|=========================================>---------| Remaining: 375.9ms     84%|==========================================>--------| Remaining: 334.6ms     86%|===========================================>-------| Remaining: 292.7ms     88%|============================================>------| Remaining: 251.3ms     90%|=============================================>-----| Remaining: 209.7ms     92%|==============================================>----| Remaining: 168.2ms     94%|===============================================>---| Remaining: 126.1ms     96%|================================================>--| Remaining: 84.1ms     98%|=================================================>-| Remaining: 42.0ms    100%|==================================================>| Total time: 2.1s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output" matches output

Simulation time:   1.9s
Elapsed time:      2.1s
Coverage:          1127 (87.4%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 7.1ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 15.4ms      2%|=>-------------------------------------------------| Remaining: 29.3ms      4%|==>------------------------------------------------| Remaining: 17.3ms      6%|===>-----------------------------------------------| Remaining: 13.4ms      8%|====>----------------------------------------------| Remaining: 11.6ms     10%|=====>---------------------------------------------| Remaining: 10.2ms     12%|======>--------------------------------------------| Remaining: 9.2ms     14%|=======>-------------------------------------------| Remaining: 8.5ms     16%|========>------------------------------------------| Remaining: 8.5ms     18%|=========>-----------------------------------------| Remaining: 8.0ms     20%|==========>----------------------------------------| Remaining: 7.5ms     22%|===========>---------------------------------------| Remaining: 7.2ms     24%|============>--------------------------------------| Remaining: 6.9ms     26%|=============>-------------------------------------| Remaining: 6.6ms     28%|==============>------------------------------------| Remaining: 6.4ms     30%|===============>-----------------------------------| Remaining: 6.2ms     32%|================>----------------------------------| Remaining: 6.0ms     34%|=================>---------------------------------| Remaining: 5.7ms     36%|==================>--------------------------------| Remaining: 5.5ms     38%|===================>-------------------------------| Remaining: 5.2ms     40%|====================>------------------------------| Remaining: 5.0ms     42%|=====================>-----------------------------| Remaining: 4.8ms     44%|======================>----------------------------| Remaining: 4.6ms     46%|=======================>---------------------------| Remaining: 4.4ms     48%|========================>--------------------------| Remaining: 4.2ms     50%|=========================>-------------------------| Remaining: 4.0ms     52%|==========================>------------------------| Remaining: 3.8ms     54%|===========================>-----------------------| Remaining: 3.6ms     56%|============================>----------------------| Remaining: 3.4ms     58%|=============================>---------------------| Remaining: 3.2ms     60%|==============================>--------------------| Remaining: 3.1ms     62%|===============================>-------------------| Remaining: 2.9ms     64%|================================>------------------| Remaining: 2.8ms     66%|=================================>-----------------| Remaining: 2.6ms     68%|==================================>----------------| Remaining: 2.4ms     70%|===================================>---------------| Remaining: 2.3ms     72%|====================================>--------------| Remaining: 2.1ms     74%|=====================================>-------------| Remaining: 2.0ms     76%|======================================>------------| Remaining: 1.8ms     78%|=======================================>-----------| Remaining: 1.7ms     80%|========================================>----------| Remaining: 1.5ms     82%|=========================================>---------| Remaining: 1.4ms     84%|==========================================>--------| Remaining: 1.3ms     86%|===========================================>-------| Remaining: 1.1ms     88%|============================================>------| Remaining: 1.0ms     90%|=============================================>-----| Remaining: 0.8ms     92%|==============================================>----| Remaining: 0.7ms     94%|===============================================>---| Remaining: 0.5ms     96%|================================================>--| Remaining: 0.3ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 9.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input".

temp.blif:
  Nodes:           1546
  Connections:     3313
  Degree:          2.14
  Stages:          40

  0%|>--------------------------------------------------| Remaining: 4.9s      2%|=>-------------------------------------------------| Remaining: 2.6s      4%|==>------------------------------------------------| Remaining: 2.4s      6%|===>-----------------------------------------------| Remaining: 2.4s      8%|====>----------------------------------------------| Remaining: 2.4s     10%|=====>---------------------------------------------| Remaining: 2.3s     12%|======>--------------------------------------------| Remaining: 2.2s     14%|=======>-------------------------------------------| Remaining: 2.2s     16%|========>------------------------------------------| Remaining: 2.1s     18%|=========>-----------------------------------------| Remaining: 2.1s     20%|==========>----------------------------------------| Remaining: 2.0s     22%|===========>---------------------------------------| Remaining: 2.0s     24%|============>--------------------------------------| Remaining: 1.9s     26%|=============>-------------------------------------| Remaining: 1.9s     28%|==============>------------------------------------| Remaining: 1.9s     30%|===============>-----------------------------------| Remaining: 1.8s     32%|================>----------------------------------| Remaining: 1.7s     34%|=================>---------------------------------| Remaining: 1.7s     36%|==================>--------------------------------| Remaining: 1.6s     38%|===================>-------------------------------| Remaining: 1.6s     40%|====================>------------------------------| Remaining: 1.5s     42%|=====================>-----------------------------| Remaining: 1.5s     44%|======================>----------------------------| Remaining: 1.4s     46%|=======================>---------------------------| Remaining: 1.4s     48%|========================>--------------------------| Remaining: 1.3s     50%|=========================>-------------------------| Remaining: 1.3s     52%|==========================>------------------------| Remaining: 1.3s     54%|===========================>-----------------------| Remaining: 1.2s     56%|============================>----------------------| Remaining: 1.2s     58%|=============================>---------------------| Remaining: 1.1s     60%|==============================>--------------------| Remaining: 1.1s     62%|===============================>-------------------| Remaining: 1.0s     64%|================================>------------------| Remaining: 979.6ms     66%|=================================>-----------------| Remaining: 931.1ms     68%|==================================>----------------| Remaining: 882.3ms     70%|===================================>---------------| Remaining: 830.4ms     72%|====================================>--------------| Remaining: 779.8ms     74%|=====================================>-------------| Remaining: 729.4ms     76%|======================================>------------| Remaining: 676.6ms     78%|=======================================>-----------| Remaining: 623.8ms     80%|========================================>----------| Remaining: 570.1ms     82%|=========================================>---------| Remaining: 515.3ms     84%|==========================================>--------| Remaining: 459.8ms     86%|===========================================>-------| Remaining: 402.6ms     88%|============================================>------| Remaining: 344.9ms     90%|=============================================>-----| Remaining: 287.3ms     92%|==============================================>----| Remaining: 229.2ms     94%|===============================================>---| Remaining: 171.8ms     96%|================================================>--| Remaining: 114.3ms     98%|=================================================>-| Remaining: 57.0ms    100%|==================================================>| Total time: 2.8s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output" matches output

Simulation time:   2.6s
Elapsed time:      2.8s
Coverage:          1383 (89.5%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 4.6ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 20.2ms      2%|=>-------------------------------------------------| Remaining: 40.0ms      4%|==>------------------------------------------------| Remaining: 23.2ms      6%|===>-----------------------------------------------| Remaining: 17.8ms      8%|====>----------------------------------------------| Remaining: 15.2ms     10%|=====>---------------------------------------------| Remaining: 13.4ms     12%|======>--------------------------------------------| Remaining: 11.9ms     14%|=======>-------------------------------------------| Remaining: 11.0ms     16%|========>------------------------------------------| Remaining: 10.4ms     18%|=========>-----------------------------------------| Remaining: 9.9ms     20%|==========>----------------------------------------| Remaining: 9.3ms     22%|===========>---------------------------------------| Remaining: 8.8ms     24%|============>--------------------------------------| Remaining: 8.4ms     26%|=============>-------------------------------------| Remaining: 8.1ms     28%|==============>------------------------------------| Remaining: 7.7ms     30%|===============>-----------------------------------| Remaining: 7.5ms     32%|================>----------------------------------| Remaining: 7.2ms     34%|=================>---------------------------------| Remaining: 6.9ms     36%|==================>--------------------------------| Remaining: 6.5ms     38%|===================>-------------------------------| Remaining: 6.2ms     40%|====================>------------------------------| Remaining: 5.9ms     42%|=====================>-----------------------------| Remaining: 5.6ms     44%|======================>----------------------------| Remaining: 5.3ms     46%|=======================>---------------------------| Remaining: 5.0ms     48%|========================>--------------------------| Remaining: 4.8ms     50%|=========================>-------------------------| Remaining: 4.5ms     52%|==========================>------------------------| Remaining: 4.3ms     54%|===========================>-----------------------| Remaining: 4.1ms     56%|============================>----------------------| Remaining: 3.8ms     58%|=============================>---------------------| Remaining: 3.7ms     60%|==============================>--------------------| Remaining: 3.5ms     62%|===============================>-------------------| Remaining: 3.3ms     64%|================================>------------------| Remaining: 3.1ms     66%|=================================>-----------------| Remaining: 2.9ms     68%|==================================>----------------| Remaining: 2.8ms     70%|===================================>---------------| Remaining: 2.6ms     72%|====================================>--------------| Remaining: 2.4ms     74%|=====================================>-------------| Remaining: 2.2ms     76%|======================================>------------| Remaining: 2.1ms     78%|=======================================>-----------| Remaining: 1.9ms     80%|========================================>----------| Remaining: 1.7ms     82%|=========================================>---------| Remaining: 1.5ms     84%|==========================================>--------| Remaining: 1.4ms     86%|===========================================>-------| Remaining: 1.3ms     88%|============================================>------| Remaining: 1.1ms     90%|=============================================>-----| Remaining: 0.9ms     92%|==============================================>----| Remaining: 0.7ms     94%|===============================================>---| Remaining: 0.6ms     96%|================================================>--| Remaining: 0.4ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 9.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_input".

temp.blif:
  Nodes:           1546
  Connections:     3313
  Degree:          2.14
  Stages:          40

  0%|>--------------------------------------------------| Remaining: 4.5s      2%|=>-------------------------------------------------| Remaining: 2.9s      4%|==>------------------------------------------------| Remaining: 2.9s      6%|===>-----------------------------------------------| Remaining: 2.9s      8%|====>----------------------------------------------| Remaining: 2.7s     10%|=====>---------------------------------------------| Remaining: 2.6s     12%|======>--------------------------------------------| Remaining: 2.5s     14%|=======>-------------------------------------------| Remaining: 2.4s     16%|========>------------------------------------------| Remaining: 2.3s     18%|=========>-----------------------------------------| Remaining: 2.2s     20%|==========>----------------------------------------| Remaining: 2.2s     22%|===========>---------------------------------------| Remaining: 2.1s     24%|============>--------------------------------------| Remaining: 2.1s     26%|=============>-------------------------------------| Remaining: 2.0s     28%|==============>------------------------------------| Remaining: 1.9s     30%|===============>-----------------------------------| Remaining: 1.9s     32%|================>----------------------------------| Remaining: 1.8s     34%|=================>---------------------------------| Remaining: 1.8s     36%|==================>--------------------------------| Remaining: 1.7s     38%|===================>-------------------------------| Remaining: 1.7s     40%|====================>------------------------------| Remaining: 1.6s     42%|=====================>-----------------------------| Remaining: 1.6s     44%|======================>----------------------------| Remaining: 1.5s     46%|=======================>---------------------------| Remaining: 1.5s     48%|========================>--------------------------| Remaining: 1.4s     50%|=========================>-------------------------| Remaining: 1.3s     52%|==========================>------------------------| Remaining: 1.3s     54%|===========================>-----------------------| Remaining: 1.2s     56%|============================>----------------------| Remaining: 1.2s     58%|=============================>---------------------| Remaining: 1.1s     60%|==============================>--------------------| Remaining: 1.1s     62%|===============================>-------------------| Remaining: 999.8ms     64%|================================>------------------| Remaining: 945.3ms     66%|=================================>-----------------| Remaining: 893.9ms     68%|==================================>----------------| Remaining: 847.0ms     70%|===================================>---------------| Remaining: 793.4ms     72%|====================================>--------------| Remaining: 737.5ms     74%|=====================================>-------------| Remaining: 682.0ms     76%|======================================>------------| Remaining: 627.3ms     78%|=======================================>-----------| Remaining: 573.1ms     80%|========================================>----------| Remaining: 520.5ms     82%|=========================================>---------| Remaining: 468.7ms     84%|==========================================>--------| Remaining: 415.8ms     86%|===========================================>-------| Remaining: 362.8ms     88%|============================================>------| Remaining: 310.7ms     90%|=============================================>-----| Remaining: 259.2ms     92%|==============================================>----| Remaining: 207.5ms     94%|===============================================>---| Remaining: 155.3ms     96%|================================================>--| Remaining: 103.6ms     98%|=================================================>-| Remaining: 51.7ms    100%|==================================================>| Total time: 2.6s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_all_output" matches output

Simulation time:   2.4s
Elapsed time:      2.6s
Coverage:          1383 (89.5%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat.v:
  Nodes:           281
  Connections:     228
  Degree:          0.81
  Stages:          2

  0%|>--------------------------------------------------| Remaining: 582.9ms      2%|=>-------------------------------------------------| Remaining: 388.7ms      4%|==>------------------------------------------------| Remaining: 360.7ms      6%|===>-----------------------------------------------| Remaining: 362.6ms      8%|====>----------------------------------------------| Remaining: 350.9ms     10%|=====>---------------------------------------------| Remaining: 337.5ms     12%|======>--------------------------------------------| Remaining: 327.5ms     14%|=======>-------------------------------------------| Remaining: 321.3ms     16%|========>------------------------------------------| Remaining: 314.4ms     18%|=========>-----------------------------------------| Remaining: 307.9ms     20%|==========>----------------------------------------| Remaining: 300.3ms     22%|===========>---------------------------------------| Remaining: 291.4ms     24%|============>--------------------------------------| Remaining: 283.7ms     26%|=============>-------------------------------------| Remaining: 275.5ms     28%|==============>------------------------------------| Remaining: 267.7ms     30%|===============>-----------------------------------| Remaining: 259.2ms     32%|================>----------------------------------| Remaining: 262.0ms     34%|=================>---------------------------------| Remaining: 263.8ms     36%|==================>--------------------------------| Remaining: 263.9ms     38%|===================>-------------------------------| Remaining: 261.4ms     40%|====================>------------------------------| Remaining: 250.9ms     42%|=====================>-----------------------------| Remaining: 241.0ms     44%|======================>----------------------------| Remaining: 231.0ms     46%|=======================>---------------------------| Remaining: 221.9ms     48%|========================>--------------------------| Remaining: 212.6ms     50%|=========================>-------------------------| Remaining: 203.5ms     52%|==========================>------------------------| Remaining: 195.4ms     54%|===========================>-----------------------| Remaining: 190.8ms     56%|============================>----------------------| Remaining: 181.8ms     58%|=============================>---------------------| Remaining: 172.3ms     60%|==============================>--------------------| Remaining: 163.6ms     62%|===============================>-------------------| Remaining: 155.0ms     64%|================================>------------------| Remaining: 146.2ms     66%|=================================>-----------------| Remaining: 137.5ms     68%|==================================>----------------| Remaining: 128.9ms     70%|===================================>---------------| Remaining: 121.1ms     72%|====================================>--------------| Remaining: 112.8ms     74%|=====================================>-------------| Remaining: 104.4ms     76%|======================================>------------| Remaining: 96.1ms     78%|=======================================>-----------| Remaining: 87.8ms     80%|========================================>----------| Remaining: 79.6ms     82%|=========================================>---------| Remaining: 71.5ms     84%|==========================================>--------| Remaining: 63.3ms     86%|===========================================>-------| Remaining: 55.4ms     88%|============================================>------| Remaining: 47.4ms     90%|=============================================>-----| Remaining: 39.4ms     92%|==============================================>----| Remaining: 31.6ms     94%|===============================================>---| Remaining: 23.6ms     96%|================================================>--| Remaining: 15.8ms     98%|=================================================>-| Remaining: 7.9ms    100%|==================================================>| Total time: 393.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output" matches output

Simulation time:   266.9ms
Elapsed time:      393.9ms
Coverage:          242 (86.1%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat.v:
  Nodes:           281
  Connections:     228
  Degree:          0.81
  Stages:          2

  0%|>--------------------------------------------------| Remaining: 589.1ms      2%|=>-------------------------------------------------| Remaining: 367.5ms      4%|==>------------------------------------------------| Remaining: 347.5ms      6%|===>-----------------------------------------------| Remaining: 335.7ms      8%|====>----------------------------------------------| Remaining: 326.9ms     10%|=====>---------------------------------------------| Remaining: 318.4ms     12%|======>--------------------------------------------| Remaining: 310.0ms     14%|=======>-------------------------------------------| Remaining: 302.9ms     16%|========>------------------------------------------| Remaining: 296.0ms     18%|=========>-----------------------------------------| Remaining: 288.8ms     20%|==========>----------------------------------------| Remaining: 281.6ms     22%|===========>---------------------------------------| Remaining: 274.3ms     24%|============>--------------------------------------| Remaining: 267.1ms     26%|=============>-------------------------------------| Remaining: 260.1ms     28%|==============>------------------------------------| Remaining: 253.7ms     30%|===============>-----------------------------------| Remaining: 246.5ms     32%|================>----------------------------------| Remaining: 239.4ms     34%|=================>---------------------------------| Remaining: 232.3ms     36%|==================>--------------------------------| Remaining: 225.3ms     38%|===================>-------------------------------| Remaining: 218.2ms     40%|====================>------------------------------| Remaining: 211.6ms     42%|=====================>-----------------------------| Remaining: 205.6ms     44%|======================>----------------------------| Remaining: 198.4ms     46%|=======================>---------------------------| Remaining: 191.6ms     48%|========================>--------------------------| Remaining: 184.4ms     50%|=========================>-------------------------| Remaining: 177.2ms     52%|==========================>------------------------| Remaining: 170.1ms     54%|===========================>-----------------------| Remaining: 163.0ms     56%|============================>----------------------| Remaining: 159.1ms     58%|=============================>---------------------| Remaining: 155.3ms     60%|==============================>--------------------| Remaining: 150.5ms     62%|===============================>-------------------| Remaining: 145.8ms     64%|================================>------------------| Remaining: 140.3ms     66%|=================================>-----------------| Remaining: 132.2ms     68%|==================================>----------------| Remaining: 124.3ms     70%|===================================>---------------| Remaining: 116.2ms     72%|====================================>--------------| Remaining: 108.2ms     74%|=====================================>-------------| Remaining: 100.3ms     76%|======================================>------------| Remaining: 92.3ms     78%|=======================================>-----------| Remaining: 84.4ms     80%|========================================>----------| Remaining: 76.6ms     82%|=========================================>---------| Remaining: 68.8ms     84%|==========================================>--------| Remaining: 61.0ms     86%|===========================================>-------| Remaining: 53.3ms     88%|============================================>------| Remaining: 45.6ms     90%|=============================================>-----| Remaining: 37.9ms     92%|==============================================>----| Remaining: 30.3ms     94%|===============================================>---| Remaining: 22.7ms     96%|================================================>--| Remaining: 15.1ms     98%|=================================================>-| Remaining: 7.5ms    100%|==================================================>| Total time: 376.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output" matches output

Simulation time:   256.6ms
Elapsed time:      376.4ms
Coverage:          242 (86.1%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.3ms      2%|=>-------------------------------------------------| Remaining: 34.3ms      4%|==>------------------------------------------------| Remaining: 18.0ms      6%|===>-----------------------------------------------| Remaining: 12.4ms      8%|====>----------------------------------------------| Remaining: 9.8ms     10%|=====>---------------------------------------------| Remaining: 8.0ms     12%|======>--------------------------------------------| Remaining: 6.8ms     14%|=======>-------------------------------------------| Remaining: 6.0ms     16%|========>------------------------------------------| Remaining: 5.4ms     18%|=========>-----------------------------------------| Remaining: 4.8ms     20%|==========>----------------------------------------| Remaining: 4.4ms     22%|===========>---------------------------------------| Remaining: 4.1ms     24%|============>--------------------------------------| Remaining: 3.7ms     26%|=============>-------------------------------------| Remaining: 3.5ms     28%|==============>------------------------------------| Remaining: 3.3ms     30%|===============>-----------------------------------| Remaining: 3.1ms     32%|================>----------------------------------| Remaining: 2.9ms     34%|=================>---------------------------------| Remaining: 2.7ms     36%|==================>--------------------------------| Remaining: 2.6ms     38%|===================>-------------------------------| Remaining: 2.4ms     40%|====================>------------------------------| Remaining: 2.3ms     42%|=====================>-----------------------------| Remaining: 2.2ms     44%|======================>----------------------------| Remaining: 2.1ms     46%|=======================>---------------------------| Remaining: 2.0ms     48%|========================>--------------------------| Remaining: 1.8ms     50%|=========================>-------------------------| Remaining: 1.8ms     52%|==========================>------------------------| Remaining: 1.7ms     54%|===========================>-----------------------| Remaining: 1.6ms     56%|============================>----------------------| Remaining: 1.5ms     58%|=============================>---------------------| Remaining: 1.4ms     60%|==============================>--------------------| Remaining: 1.3ms     62%|===============================>-------------------| Remaining: 1.2ms     64%|================================>------------------| Remaining: 1.2ms     66%|=================================>-----------------| Remaining: 1.1ms     68%|==================================>----------------| Remaining: 1.0ms     70%|===================================>---------------| Remaining: 0.9ms     72%|====================================>--------------| Remaining: 0.9ms     74%|=====================================>-------------| Remaining: 0.8ms     76%|======================================>------------| Remaining: 0.7ms     78%|=======================================>-----------| Remaining: 0.7ms     80%|========================================>----------| Remaining: 0.6ms     82%|=========================================>---------| Remaining: 0.5ms     84%|==========================================>--------| Remaining: 0.5ms     86%|===========================================>-------| Remaining: 0.4ms     88%|============================================>------| Remaining: 0.4ms     90%|=============================================>-----| Remaining: 0.3ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.2ms    100%|==================================================>| Total time: 2.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input".

temp.blif:
  Nodes:           509
  Connections:     456
  Degree:          0.90
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 1.0s      2%|=>-------------------------------------------------| Remaining: 634.3ms      4%|==>------------------------------------------------| Remaining: 621.7ms      6%|===>-----------------------------------------------| Remaining: 607.0ms      8%|====>----------------------------------------------| Remaining: 594.4ms     10%|=====>---------------------------------------------| Remaining: 578.6ms     12%|======>--------------------------------------------| Remaining: 562.3ms     14%|=======>-------------------------------------------| Remaining: 550.1ms     16%|========>------------------------------------------| Remaining: 549.8ms     18%|=========>-----------------------------------------| Remaining: 539.5ms     20%|==========>----------------------------------------| Remaining: 539.7ms     22%|===========>---------------------------------------| Remaining: 526.9ms     24%|============>--------------------------------------| Remaining: 522.7ms     26%|=============>-------------------------------------| Remaining: 505.4ms     28%|==============>------------------------------------| Remaining: 488.8ms     30%|===============>-----------------------------------| Remaining: 474.2ms     32%|================>----------------------------------| Remaining: 457.9ms     34%|=================>---------------------------------| Remaining: 442.0ms     36%|==================>--------------------------------| Remaining: 427.8ms     38%|===================>-------------------------------| Remaining: 412.5ms     40%|====================>------------------------------| Remaining: 397.6ms     42%|=====================>-----------------------------| Remaining: 383.0ms     44%|======================>----------------------------| Remaining: 369.9ms     46%|=======================>---------------------------| Remaining: 356.7ms     48%|========================>--------------------------| Remaining: 342.3ms     50%|=========================>-------------------------| Remaining: 328.7ms     52%|==========================>------------------------| Remaining: 319.1ms     54%|===========================>-----------------------| Remaining: 305.4ms     56%|============================>----------------------| Remaining: 291.3ms     58%|=============================>---------------------| Remaining: 276.7ms     60%|==============================>--------------------| Remaining: 263.5ms     62%|===============================>-------------------| Remaining: 250.2ms     64%|================================>------------------| Remaining: 236.5ms     66%|=================================>-----------------| Remaining: 223.0ms     68%|==================================>----------------| Remaining: 209.5ms     70%|===================================>---------------| Remaining: 196.5ms     72%|====================================>--------------| Remaining: 183.1ms     74%|=====================================>-------------| Remaining: 169.7ms     76%|======================================>------------| Remaining: 156.5ms     78%|=======================================>-----------| Remaining: 143.2ms     80%|========================================>----------| Remaining: 129.9ms     82%|=========================================>---------| Remaining: 116.7ms     84%|==========================================>--------| Remaining: 103.6ms     86%|===========================================>-------| Remaining: 90.5ms     88%|============================================>------| Remaining: 77.6ms     90%|=============================================>-----| Remaining: 64.9ms     92%|==============================================>----| Remaining: 52.6ms     94%|===============================================>---| Remaining: 39.9ms     96%|================================================>--| Remaining: 26.8ms     98%|=================================================>-| Remaining: 13.4ms    100%|==================================================>| Total time: 669.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output" matches output

Simulation time:   542.7ms
Elapsed time:      669.8ms
Coverage:          434 (85.3%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.8ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.1ms      2%|=>-------------------------------------------------| Remaining: 36.3ms      4%|==>------------------------------------------------| Remaining: 19.0ms      6%|===>-----------------------------------------------| Remaining: 13.1ms      8%|====>----------------------------------------------| Remaining: 10.3ms     10%|=====>---------------------------------------------| Remaining: 8.4ms     12%|======>--------------------------------------------| Remaining: 7.2ms     14%|=======>-------------------------------------------| Remaining: 6.3ms     16%|========>------------------------------------------| Remaining: 5.6ms     18%|=========>-----------------------------------------| Remaining: 5.0ms     20%|==========>----------------------------------------| Remaining: 4.6ms     22%|===========>---------------------------------------| Remaining: 4.2ms     24%|============>--------------------------------------| Remaining: 3.9ms     26%|=============>-------------------------------------| Remaining: 3.7ms     28%|==============>------------------------------------| Remaining: 3.4ms     30%|===============>-----------------------------------| Remaining: 3.2ms     32%|================>----------------------------------| Remaining: 3.0ms     34%|=================>---------------------------------| Remaining: 2.8ms     36%|==================>--------------------------------| Remaining: 2.7ms     38%|===================>-------------------------------| Remaining: 2.5ms     40%|====================>------------------------------| Remaining: 2.4ms     42%|=====================>-----------------------------| Remaining: 2.2ms     44%|======================>----------------------------| Remaining: 2.1ms     46%|=======================>---------------------------| Remaining: 2.0ms     48%|========================>--------------------------| Remaining: 1.9ms     50%|=========================>-------------------------| Remaining: 1.8ms     52%|==========================>------------------------| Remaining: 1.7ms     54%|===========================>-----------------------| Remaining: 1.6ms     56%|============================>----------------------| Remaining: 1.5ms     58%|=============================>---------------------| Remaining: 1.4ms     60%|==============================>--------------------| Remaining: 1.3ms     62%|===============================>-------------------| Remaining: 1.2ms     64%|================================>------------------| Remaining: 1.2ms     66%|=================================>-----------------| Remaining: 1.1ms     68%|==================================>----------------| Remaining: 1.0ms     70%|===================================>---------------| Remaining: 1.0ms     72%|====================================>--------------| Remaining: 0.9ms     74%|=====================================>-------------| Remaining: 0.8ms     76%|======================================>------------| Remaining: 0.7ms     78%|=======================================>-----------| Remaining: 0.7ms     80%|========================================>----------| Remaining: 0.6ms     82%|=========================================>---------| Remaining: 0.5ms     84%|==========================================>--------| Remaining: 0.5ms     86%|===========================================>-------| Remaining: 0.4ms     88%|============================================>------| Remaining: 0.4ms     90%|=============================================>-----| Remaining: 0.3ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.2ms    100%|==================================================>| Total time: 2.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_input".

temp.blif:
  Nodes:           509
  Connections:     456
  Degree:          0.90
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 1.1s      2%|=>-------------------------------------------------| Remaining: 688.7ms      4%|==>------------------------------------------------| Remaining: 650.1ms      6%|===>-----------------------------------------------| Remaining: 645.3ms      8%|====>----------------------------------------------| Remaining: 670.6ms     10%|=====>---------------------------------------------| Remaining: 640.6ms     12%|======>--------------------------------------------| Remaining: 621.8ms     14%|=======>-------------------------------------------| Remaining: 602.2ms     16%|========>------------------------------------------| Remaining: 584.8ms     18%|=========>-----------------------------------------| Remaining: 566.4ms     20%|==========>----------------------------------------| Remaining: 547.6ms     22%|===========>---------------------------------------| Remaining: 530.3ms     24%|============>--------------------------------------| Remaining: 517.2ms     26%|=============>-------------------------------------| Remaining: 500.7ms     28%|==============>------------------------------------| Remaining: 487.5ms     30%|===============>-----------------------------------| Remaining: 472.8ms     32%|================>----------------------------------| Remaining: 457.6ms     34%|=================>---------------------------------| Remaining: 442.8ms     36%|==================>--------------------------------| Remaining: 428.6ms     38%|===================>-------------------------------| Remaining: 414.1ms     40%|====================>------------------------------| Remaining: 401.4ms     42%|=====================>-----------------------------| Remaining: 389.1ms     44%|======================>----------------------------| Remaining: 375.3ms     46%|=======================>---------------------------| Remaining: 361.3ms     48%|========================>--------------------------| Remaining: 347.5ms     50%|=========================>-------------------------| Remaining: 333.5ms     52%|==========================>------------------------| Remaining: 319.7ms     54%|===========================>-----------------------| Remaining: 306.3ms     56%|============================>----------------------| Remaining: 292.6ms     58%|=============================>---------------------| Remaining: 279.3ms     60%|==============================>--------------------| Remaining: 266.3ms     62%|===============================>-------------------| Remaining: 252.7ms     64%|================================>------------------| Remaining: 239.0ms     66%|=================================>-----------------| Remaining: 225.9ms     68%|==================================>----------------| Remaining: 213.0ms     70%|===================================>---------------| Remaining: 199.5ms     72%|====================================>--------------| Remaining: 186.1ms     74%|=====================================>-------------| Remaining: 172.7ms     76%|======================================>------------| Remaining: 159.4ms     78%|=======================================>-----------| Remaining: 146.1ms     80%|========================================>----------| Remaining: 132.6ms     82%|=========================================>---------| Remaining: 119.4ms     84%|==========================================>--------| Remaining: 106.0ms     86%|===========================================>-------| Remaining: 92.8ms     88%|============================================>------| Remaining: 79.6ms     90%|=============================================>-----| Remaining: 66.3ms     92%|==============================================>----| Remaining: 53.0ms     94%|===============================================>---| Remaining: 39.8ms     96%|================================================>--| Remaining: 26.5ms     98%|=================================================>-| Remaining: 13.3ms    100%|==================================================>| Total time: 662.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_lpm_concat_output" matches output

Simulation time:   538.8ms
Elapsed time:      662.2ms
Coverage:          434 (85.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch.v:
  Nodes:           312
  Connections:     376
  Degree:          1.21
  Stages:          4

  2%|>--------------------------------------------------| Remaining: 76.1ms      2%|=>-------------------------------------------------| Remaining: 66.3ms      4%|==>------------------------------------------------| Remaining: 58.1ms      6%|===>-----------------------------------------------| Remaining: 52.5ms      8%|====>----------------------------------------------| Remaining: 52.9ms     10%|=====>---------------------------------------------| Remaining: 50.1ms     12%|======>--------------------------------------------| Remaining: 49.0ms     14%|=======>-------------------------------------------| Remaining: 46.7ms     16%|========>------------------------------------------| Remaining: 45.3ms     18%|=========>-----------------------------------------| Remaining: 43.7ms     20%|==========>----------------------------------------| Remaining: 42.7ms     22%|===========>---------------------------------------| Remaining: 41.1ms     24%|============>--------------------------------------| Remaining: 40.1ms     26%|=============>-------------------------------------| Remaining: 38.8ms     28%|==============>------------------------------------| Remaining: 37.9ms     30%|===============>-----------------------------------| Remaining: 36.2ms     32%|================>----------------------------------| Remaining: 35.2ms     34%|=================>---------------------------------| Remaining: 33.7ms     36%|==================>--------------------------------| Remaining: 32.8ms     38%|===================>-------------------------------| Remaining: 31.4ms     40%|====================>------------------------------| Remaining: 30.5ms     42%|=====================>-----------------------------| Remaining: 29.1ms     44%|======================>----------------------------| Remaining: 28.3ms     46%|=======================>---------------------------| Remaining: 27.1ms     48%|========================>--------------------------| Remaining: 26.2ms     50%|=========================>-------------------------| Remaining: 24.9ms     52%|==========================>------------------------| Remaining: 24.1ms     54%|===========================>-----------------------| Remaining: 22.9ms     56%|============================>----------------------| Remaining: 22.0ms     58%|=============================>---------------------| Remaining: 20.8ms     60%|==============================>--------------------| Remaining: 19.9ms     62%|===============================>-------------------| Remaining: 18.7ms     64%|================================>------------------| Remaining: 17.9ms     66%|=================================>-----------------| Remaining: 16.6ms     68%|==================================>----------------| Remaining: 15.8ms     70%|===================================>---------------| Remaining: 14.6ms     72%|====================================>--------------| Remaining: 13.8ms     74%|=====================================>-------------| Remaining: 12.6ms     76%|======================================>------------| Remaining: 11.8ms     78%|=======================================>-----------| Remaining: 10.6ms     80%|========================================>----------| Remaining: 9.8ms     82%|=========================================>---------| Remaining: 8.6ms     84%|==========================================>--------| Remaining: 7.8ms     86%|===========================================>-------| Remaining: 6.6ms     88%|============================================>------| Remaining: 5.9ms     90%|=============================================>-----| Remaining: 4.7ms     92%|==============================================>----| Remaining: 3.9ms     94%|===============================================>---| Remaining: 2.7ms     96%|================================================>--| Remaining: 2.0ms     98%|=================================================>-| Remaining: 0.8ms    100%|==================================================>| Total time: 48.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output" matches output

Simulation time:   35.6ms
Elapsed time:      48.7ms
Coverage:          303 (97.1%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
8 X 8 => 1
9 X 9 => 1
18 X 36 => 1


Total # of multipliers = 3
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 5.3ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch.v:
  Nodes:           2173
  Connections:     5240
  Degree:          2.41
  Stages:          73

  2%|>--------------------------------------------------| Remaining: 577.9ms      2%|=>-------------------------------------------------| Remaining: 486.2ms      4%|==>------------------------------------------------| Remaining: 404.7ms      6%|===>-----------------------------------------------| Remaining: 350.7ms      8%|====>----------------------------------------------| Remaining: 329.6ms     10%|=====>---------------------------------------------| Remaining: 310.9ms     12%|======>--------------------------------------------| Remaining: 300.3ms     14%|=======>-------------------------------------------| Remaining: 285.8ms     16%|========>------------------------------------------| Remaining: 277.2ms     18%|=========>-----------------------------------------| Remaining: 267.1ms     20%|==========>----------------------------------------| Remaining: 262.9ms     22%|===========>---------------------------------------| Remaining: 252.3ms     24%|============>--------------------------------------| Remaining: 245.4ms     26%|=============>-------------------------------------| Remaining: 236.6ms     28%|==============>------------------------------------| Remaining: 231.5ms     30%|===============>-----------------------------------| Remaining: 223.2ms     32%|================>----------------------------------| Remaining: 217.4ms     34%|=================>---------------------------------| Remaining: 208.6ms     36%|==================>--------------------------------| Remaining: 203.1ms     38%|===================>-------------------------------| Remaining: 195.3ms     40%|====================>------------------------------| Remaining: 189.9ms     42%|=====================>-----------------------------| Remaining: 182.2ms     44%|======================>----------------------------| Remaining: 176.8ms     46%|=======================>---------------------------| Remaining: 168.6ms     48%|========================>--------------------------| Remaining: 163.1ms     50%|=========================>-------------------------| Remaining: 155.3ms     52%|==========================>------------------------| Remaining: 150.0ms     54%|===========================>-----------------------| Remaining: 142.2ms     56%|============================>----------------------| Remaining: 137.0ms     58%|=============================>---------------------| Remaining: 129.3ms     60%|==============================>--------------------| Remaining: 124.6ms     62%|===============================>-------------------| Remaining: 117.1ms     64%|================================>------------------| Remaining: 112.0ms     66%|=================================>-----------------| Remaining: 104.4ms     68%|==================================>----------------| Remaining: 99.3ms     70%|===================================>---------------| Remaining: 91.8ms     72%|====================================>--------------| Remaining: 86.8ms     74%|=====================================>-------------| Remaining: 79.2ms     76%|======================================>------------| Remaining: 74.3ms     78%|=======================================>-----------| Remaining: 66.8ms     80%|========================================>----------| Remaining: 61.8ms     82%|=========================================>---------| Remaining: 54.4ms     84%|==========================================>--------| Remaining: 49.5ms     86%|===========================================>-------| Remaining: 42.0ms     88%|============================================>------| Remaining: 37.1ms     90%|=============================================>-----| Remaining: 29.7ms     92%|==============================================>----| Remaining: 24.7ms     94%|===============================================>---| Remaining: 17.3ms     96%|================================================>--| Remaining: 12.4ms     98%|=================================================>-| Remaining: 4.9ms    100%|==================================================>| Total time: 308.1ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output" matches output

Simulation time:   294.1ms
Elapsed time:      308.1ms
Coverage:          2164 (99.6%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
8 X 8 => 1
9 X 9 => 1
18 X 36 => 1


Total # of multipliers = 3
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.6ms      2%|=>-------------------------------------------------| Remaining: 21.8ms      4%|==>------------------------------------------------| Remaining: 11.8ms      6%|===>-----------------------------------------------| Remaining: 8.6ms      8%|====>----------------------------------------------| Remaining: 6.9ms     10%|=====>---------------------------------------------| Remaining: 5.8ms     12%|======>--------------------------------------------| Remaining: 5.0ms     14%|=======>-------------------------------------------| Remaining: 4.5ms     16%|========>------------------------------------------| Remaining: 4.0ms     18%|=========>-----------------------------------------| Remaining: 3.7ms     20%|==========>----------------------------------------| Remaining: 3.4ms     22%|===========>---------------------------------------| Remaining: 3.2ms     24%|============>--------------------------------------| Remaining: 8.6ms     26%|=============>-------------------------------------| Remaining: 7.9ms     28%|==============>------------------------------------| Remaining: 7.3ms     30%|===============>-----------------------------------| Remaining: 6.7ms     32%|================>----------------------------------| Remaining: 6.2ms     34%|=================>---------------------------------| Remaining: 5.7ms     36%|==================>--------------------------------| Remaining: 5.3ms     38%|===================>-------------------------------| Remaining: 5.0ms     40%|====================>------------------------------| Remaining: 4.6ms     42%|=====================>-----------------------------| Remaining: 4.3ms     44%|======================>----------------------------| Remaining: 4.1ms     46%|=======================>---------------------------| Remaining: 3.8ms     48%|========================>--------------------------| Remaining: 3.6ms     50%|=========================>-------------------------| Remaining: 3.3ms     52%|==========================>------------------------| Remaining: 3.1ms     54%|===========================>-----------------------| Remaining: 2.9ms     56%|============================>----------------------| Remaining: 2.7ms     58%|=============================>---------------------| Remaining: 2.6ms     60%|==============================>--------------------| Remaining: 2.4ms     62%|===============================>-------------------| Remaining: 2.2ms     64%|================================>------------------| Remaining: 2.1ms     66%|=================================>-----------------| Remaining: 1.9ms     68%|==================================>----------------| Remaining: 1.8ms     70%|===================================>---------------| Remaining: 1.6ms     72%|====================================>--------------| Remaining: 1.5ms     74%|=====================================>-------------| Remaining: 1.4ms     76%|======================================>------------| Remaining: 1.2ms     78%|=======================================>-----------| Remaining: 1.1ms     80%|========================================>----------| Remaining: 1.0ms     82%|=========================================>---------| Remaining: 0.9ms     84%|==========================================>--------| Remaining: 0.8ms     86%|===========================================>-------| Remaining: 0.7ms    100%|==================================================>| Total time: 4.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input".

temp.blif:
  Nodes:           456
  Connections:     520
  Degree:          1.14
  Stages:          5

  2%|>--------------------------------------------------| Remaining: 105.4ms      2%|=>-------------------------------------------------| Remaining: 91.3ms      4%|==>------------------------------------------------| Remaining: 78.3ms      6%|===>-----------------------------------------------| Remaining: 70.7ms      8%|====>----------------------------------------------| Remaining: 68.0ms     10%|=====>---------------------------------------------| Remaining: 65.0ms     12%|======>--------------------------------------------| Remaining: 62.7ms     14%|=======>-------------------------------------------| Remaining: 60.4ms     16%|========>------------------------------------------| Remaining: 58.6ms     18%|=========>-----------------------------------------| Remaining: 56.3ms     20%|==========>----------------------------------------| Remaining: 55.0ms     22%|===========>---------------------------------------| Remaining: 54.2ms     24%|============>--------------------------------------| Remaining: 52.8ms     26%|=============>-------------------------------------| Remaining: 51.2ms     28%|==============>------------------------------------| Remaining: 50.1ms     30%|===============>-----------------------------------| Remaining: 48.2ms     32%|================>----------------------------------| Remaining: 47.0ms     34%|=================>---------------------------------| Remaining: 45.3ms     36%|==================>--------------------------------| Remaining: 44.0ms     38%|===================>-------------------------------| Remaining: 42.3ms     40%|====================>------------------------------| Remaining: 41.2ms     42%|=====================>-----------------------------| Remaining: 39.4ms     44%|======================>----------------------------| Remaining: 38.4ms     46%|=======================>---------------------------| Remaining: 36.8ms     48%|========================>--------------------------| Remaining: 35.7ms     50%|=========================>-------------------------| Remaining: 34.0ms     52%|==========================>------------------------| Remaining: 32.9ms     54%|===========================>-----------------------| Remaining: 31.1ms     56%|============================>----------------------| Remaining: 30.0ms     58%|=============================>---------------------| Remaining: 28.3ms     60%|==============================>--------------------| Remaining: 27.2ms     62%|===============================>-------------------| Remaining: 25.6ms     64%|================================>------------------| Remaining: 24.4ms     66%|=================================>-----------------| Remaining: 22.8ms     68%|==================================>----------------| Remaining: 21.7ms     70%|===================================>---------------| Remaining: 20.0ms     72%|====================================>--------------| Remaining: 18.9ms     74%|=====================================>-------------| Remaining: 17.3ms     76%|======================================>------------| Remaining: 16.2ms     78%|=======================================>-----------| Remaining: 14.7ms     80%|========================================>----------| Remaining: 13.7ms     82%|=========================================>---------| Remaining: 12.0ms     84%|==========================================>--------| Remaining: 10.9ms     86%|===========================================>-------| Remaining: 9.3ms     88%|============================================>------| Remaining: 8.2ms     90%|=============================================>-----| Remaining: 6.6ms     92%|==============================================>----| Remaining: 5.5ms     94%|===============================================>---| Remaining: 3.8ms     96%|================================================>--| Remaining: 2.7ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 68.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output" matches output

Simulation time:   54.6ms
Elapsed time:      68.2ms
Coverage:          443 (97.1%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 5.2ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 30.6ms      2%|=>-------------------------------------------------| Remaining: 34.6ms      4%|==>------------------------------------------------| Remaining: 21.3ms      6%|===>-----------------------------------------------| Remaining: 16.9ms      8%|====>----------------------------------------------| Remaining: 14.5ms     10%|=====>---------------------------------------------| Remaining: 13.0ms     12%|======>--------------------------------------------| Remaining: 12.1ms     14%|=======>-------------------------------------------| Remaining: 11.2ms     16%|========>------------------------------------------| Remaining: 10.6ms     18%|=========>-----------------------------------------| Remaining: 10.1ms     20%|==========>----------------------------------------| Remaining: 9.7ms     22%|===========>---------------------------------------| Remaining: 9.3ms     24%|============>--------------------------------------| Remaining: 8.9ms     26%|=============>-------------------------------------| Remaining: 8.6ms     28%|==============>------------------------------------| Remaining: 8.2ms     30%|===============>-----------------------------------| Remaining: 7.9ms     32%|================>----------------------------------| Remaining: 7.6ms     34%|=================>---------------------------------| Remaining: 7.4ms     36%|==================>--------------------------------| Remaining: 7.1ms     38%|===================>-------------------------------| Remaining: 6.8ms     40%|====================>------------------------------| Remaining: 6.7ms     42%|=====================>-----------------------------| Remaining: 6.4ms     44%|======================>----------------------------| Remaining: 6.1ms     46%|=======================>---------------------------| Remaining: 5.9ms     48%|========================>--------------------------| Remaining: 5.7ms     50%|=========================>-------------------------| Remaining: 5.4ms     52%|==========================>------------------------| Remaining: 5.2ms     54%|===========================>-----------------------| Remaining: 4.9ms     56%|============================>----------------------| Remaining: 4.7ms     58%|=============================>---------------------| Remaining: 4.5ms     60%|==============================>--------------------| Remaining: 4.3ms     62%|===============================>-------------------| Remaining: 4.0ms     64%|================================>------------------| Remaining: 3.8ms     66%|=================================>-----------------| Remaining: 3.6ms     68%|==================================>----------------| Remaining: 3.4ms     70%|===================================>---------------| Remaining: 3.2ms     72%|====================================>--------------| Remaining: 2.9ms     74%|=====================================>-------------| Remaining: 2.7ms     76%|======================================>------------| Remaining: 2.5ms     78%|=======================================>-----------| Remaining: 2.3ms     80%|========================================>----------| Remaining: 2.1ms     82%|=========================================>---------| Remaining: 1.9ms     84%|==========================================>--------| Remaining: 1.7ms     86%|===========================================>-------| Remaining: 1.5ms     88%|============================================>------| Remaining: 1.3ms     90%|=============================================>-----| Remaining: 1.1ms     92%|==============================================>----| Remaining: 0.9ms     94%|===============================================>---| Remaining: 0.7ms     96%|================================================>--| Remaining: 0.5ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 13.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_input".

temp.blif:
  Nodes:           2317
  Connections:     5384
  Degree:          2.32
  Stages:          74

  2%|>--------------------------------------------------| Remaining: 695.6ms      2%|=>-------------------------------------------------| Remaining: 600.7ms      4%|==>------------------------------------------------| Remaining: 493.9ms      6%|===>-----------------------------------------------| Remaining: 417.7ms      8%|====>----------------------------------------------| Remaining: 401.8ms     10%|=====>---------------------------------------------| Remaining: 370.0ms     12%|======>--------------------------------------------| Remaining: 354.7ms     14%|=======>-------------------------------------------| Remaining: 334.7ms     16%|========>------------------------------------------| Remaining: 329.1ms     18%|=========>-----------------------------------------| Remaining: 314.1ms     20%|==========>----------------------------------------| Remaining: 305.0ms     22%|===========>---------------------------------------| Remaining: 291.7ms     24%|============>--------------------------------------| Remaining: 284.3ms     26%|=============>-------------------------------------| Remaining: 272.6ms     28%|==============>------------------------------------| Remaining: 265.4ms     30%|===============>-----------------------------------| Remaining: 258.4ms     32%|================>----------------------------------| Remaining: 251.0ms     34%|=================>---------------------------------| Remaining: 240.1ms     36%|==================>--------------------------------| Remaining: 233.2ms     38%|===================>-------------------------------| Remaining: 222.9ms     40%|====================>------------------------------| Remaining: 216.3ms     42%|=====================>-----------------------------| Remaining: 206.7ms     44%|======================>----------------------------| Remaining: 200.7ms     46%|=======================>---------------------------| Remaining: 191.3ms     48%|========================>--------------------------| Remaining: 185.1ms     50%|=========================>-------------------------| Remaining: 176.4ms     52%|==========================>------------------------| Remaining: 170.4ms     54%|===========================>-----------------------| Remaining: 161.5ms     56%|============================>----------------------| Remaining: 155.7ms     58%|=============================>---------------------| Remaining: 146.9ms     60%|==============================>--------------------| Remaining: 141.2ms     62%|===============================>-------------------| Remaining: 132.7ms     64%|================================>------------------| Remaining: 127.1ms     66%|=================================>-----------------| Remaining: 118.7ms     68%|==================================>----------------| Remaining: 112.9ms     70%|===================================>---------------| Remaining: 104.3ms     72%|====================================>--------------| Remaining: 98.7ms     74%|=====================================>-------------| Remaining: 90.1ms     76%|======================================>------------| Remaining: 84.5ms     78%|=======================================>-----------| Remaining: 76.2ms     80%|========================================>----------| Remaining: 70.4ms     82%|=========================================>---------| Remaining: 61.9ms     84%|==========================================>--------| Remaining: 56.2ms     86%|===========================================>-------| Remaining: 47.7ms     88%|============================================>------| Remaining: 42.1ms     90%|=============================================>-----| Remaining: 33.6ms     92%|==============================================>----| Remaining: 28.0ms     94%|===============================================>---| Remaining: 19.6ms     96%|================================================>--| Remaining: 14.0ms     98%|=================================================>-| Remaining: 5.6ms    100%|==================================================>| Total time: 348.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match1_str_arch_output" matches output

Simulation time:   334.7ms
Elapsed time:      348.9ms
Coverage:          2304 (99.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch.v:
  Nodes:           532
  Connections:     1227
  Degree:          2.31
  Stages:          23

  0%|>--------------------------------------------------| Remaining: 1.4s      2%|=>-------------------------------------------------| Remaining: 799.8ms      4%|==>------------------------------------------------| Remaining: 759.1ms      6%|===>-----------------------------------------------| Remaining: 736.6ms      8%|====>----------------------------------------------| Remaining: 725.6ms     10%|=====>---------------------------------------------| Remaining: 728.7ms     12%|======>--------------------------------------------| Remaining: 732.6ms     14%|=======>-------------------------------------------| Remaining: 711.3ms     16%|========>------------------------------------------| Remaining: 689.2ms     18%|=========>-----------------------------------------| Remaining: 667.0ms     20%|==========>----------------------------------------| Remaining: 647.9ms     22%|===========>---------------------------------------| Remaining: 629.6ms     24%|============>--------------------------------------| Remaining: 610.0ms     26%|=============>-------------------------------------| Remaining: 591.9ms     28%|==============>------------------------------------| Remaining: 575.0ms     30%|===============>-----------------------------------| Remaining: 559.3ms     32%|================>----------------------------------| Remaining: 542.0ms     34%|=================>---------------------------------| Remaining: 525.0ms     36%|==================>--------------------------------| Remaining: 508.0ms     38%|===================>-------------------------------| Remaining: 495.4ms     40%|====================>------------------------------| Remaining: 478.9ms     42%|=====================>-----------------------------| Remaining: 463.3ms     44%|======================>----------------------------| Remaining: 449.6ms     46%|=======================>---------------------------| Remaining: 435.4ms     48%|========================>--------------------------| Remaining: 420.0ms     50%|=========================>-------------------------| Remaining: 404.4ms     52%|==========================>------------------------| Remaining: 389.6ms     54%|===========================>-----------------------| Remaining: 373.1ms     56%|============================>----------------------| Remaining: 359.8ms     58%|=============================>---------------------| Remaining: 343.9ms     60%|==============================>--------------------| Remaining: 328.3ms     62%|===============================>-------------------| Remaining: 311.3ms     64%|================================>------------------| Remaining: 294.4ms     66%|=================================>-----------------| Remaining: 277.6ms     68%|==================================>----------------| Remaining: 264.4ms     70%|===================================>---------------| Remaining: 249.6ms     72%|====================================>--------------| Remaining: 232.9ms     74%|=====================================>-------------| Remaining: 216.3ms     76%|======================================>------------| Remaining: 199.9ms     78%|=======================================>-----------| Remaining: 183.7ms     80%|========================================>----------| Remaining: 167.2ms     82%|=========================================>---------| Remaining: 150.5ms     84%|==========================================>--------| Remaining: 133.8ms     86%|===========================================>-------| Remaining: 117.0ms     88%|============================================>------| Remaining: 100.3ms     90%|=============================================>-----| Remaining: 83.7ms     92%|==============================================>----| Remaining: 67.0ms     94%|===============================================>---| Remaining: 50.2ms     96%|================================================>--| Remaining: 33.5ms     98%|=================================================>-| Remaining: 16.7ms    100%|==================================================>| Total time: 839.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output" matches output

Simulation time:   725.1ms
Elapsed time:      839.7ms
Coverage:          513 (96.4%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 4


Total # of multipliers = 4
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 4.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch.v:
  Nodes:           1460
  Connections:     3627
  Degree:          2.48
  Stages:          30

  0%|>--------------------------------------------------| Remaining: 4.6s      2%|=>-------------------------------------------------| Remaining: 2.7s      4%|==>------------------------------------------------| Remaining: 2.4s      6%|===>-----------------------------------------------| Remaining: 2.3s      8%|====>----------------------------------------------| Remaining: 2.1s     10%|=====>---------------------------------------------| Remaining: 2.1s     12%|======>--------------------------------------------| Remaining: 2.0s     14%|=======>-------------------------------------------| Remaining: 1.9s     16%|========>------------------------------------------| Remaining: 1.9s     18%|=========>-----------------------------------------| Remaining: 1.8s     20%|==========>----------------------------------------| Remaining: 1.8s     22%|===========>---------------------------------------| Remaining: 1.7s     24%|============>--------------------------------------| Remaining: 1.7s     26%|=============>-------------------------------------| Remaining: 1.6s     28%|==============>------------------------------------| Remaining: 1.6s     30%|===============>-----------------------------------| Remaining: 1.5s     32%|================>----------------------------------| Remaining: 1.5s     34%|=================>---------------------------------| Remaining: 1.5s     36%|==================>--------------------------------| Remaining: 1.4s     38%|===================>-------------------------------| Remaining: 1.4s     40%|====================>------------------------------| Remaining: 1.3s     42%|=====================>-----------------------------| Remaining: 1.3s     44%|======================>----------------------------| Remaining: 1.2s     46%|=======================>---------------------------| Remaining: 1.2s     48%|========================>--------------------------| Remaining: 1.1s     50%|=========================>-------------------------| Remaining: 1.1s     52%|==========================>------------------------| Remaining: 1.1s     54%|===========================>-----------------------| Remaining: 1.0s     56%|============================>----------------------| Remaining: 964.5ms     58%|=============================>---------------------| Remaining: 917.5ms     60%|==============================>--------------------| Remaining: 874.3ms     62%|===============================>-------------------| Remaining: 835.2ms     64%|================================>------------------| Remaining: 791.3ms     66%|=================================>-----------------| Remaining: 746.6ms     68%|==================================>----------------| Remaining: 701.3ms     70%|===================================>---------------| Remaining: 657.6ms     72%|====================================>--------------| Remaining: 612.6ms     74%|=====================================>-------------| Remaining: 567.6ms     76%|======================================>------------| Remaining: 523.2ms     78%|=======================================>-----------| Remaining: 478.9ms     80%|========================================>----------| Remaining: 434.9ms     82%|=========================================>---------| Remaining: 390.9ms     84%|==========================================>--------| Remaining: 346.9ms     86%|===========================================>-------| Remaining: 304.0ms     88%|============================================>------| Remaining: 260.3ms     90%|=============================================>-----| Remaining: 216.7ms     92%|==============================================>----| Remaining: 173.3ms     94%|===============================================>---| Remaining: 129.8ms     96%|================================================>--| Remaining: 86.5ms     98%|=================================================>-| Remaining: 43.2ms    100%|==================================================>| Total time: 2.2s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output" matches output

Simulation time:   2.0s
Elapsed time:      2.2s
Coverage:          1441 (98.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 4


Total # of multipliers = 4
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 7.4ms      2%|=>-------------------------------------------------| Remaining: 22.7ms      4%|==>------------------------------------------------| Remaining: 12.3ms      6%|===>-----------------------------------------------| Remaining: 8.8ms      8%|====>----------------------------------------------| Remaining: 7.1ms     10%|=====>---------------------------------------------| Remaining: 6.0ms     12%|======>--------------------------------------------| Remaining: 5.3ms     14%|=======>-------------------------------------------| Remaining: 4.9ms     16%|========>------------------------------------------| Remaining: 4.4ms     18%|=========>-----------------------------------------| Remaining: 4.1ms     20%|==========>----------------------------------------| Remaining: 3.8ms     22%|===========>---------------------------------------| Remaining: 3.5ms     24%|============>--------------------------------------| Remaining: 3.3ms     26%|=============>-------------------------------------| Remaining: 3.1ms     28%|==============>------------------------------------| Remaining: 2.9ms     30%|===============>-----------------------------------| Remaining: 2.8ms     32%|================>----------------------------------| Remaining: 2.6ms     34%|=================>---------------------------------| Remaining: 2.5ms     36%|==================>--------------------------------| Remaining: 2.4ms     38%|===================>-------------------------------| Remaining: 2.3ms     40%|====================>------------------------------| Remaining: 2.2ms     42%|=====================>-----------------------------| Remaining: 2.1ms     44%|======================>----------------------------| Remaining: 2.0ms     46%|=======================>---------------------------| Remaining: 1.9ms     48%|========================>--------------------------| Remaining: 1.8ms     50%|=========================>-------------------------| Remaining: 1.7ms     52%|==========================>------------------------| Remaining: 1.6ms     54%|===========================>-----------------------| Remaining: 1.6ms     56%|============================>----------------------| Remaining: 1.5ms     58%|=============================>---------------------| Remaining: 1.4ms     60%|==============================>--------------------| Remaining: 1.4ms     62%|===============================>-------------------| Remaining: 1.3ms     64%|================================>------------------| Remaining: 1.2ms     66%|=================================>-----------------| Remaining: 1.1ms     68%|==================================>----------------| Remaining: 1.1ms     70%|===================================>---------------| Remaining: 1.0ms     72%|====================================>--------------| Remaining: 0.9ms     74%|=====================================>-------------| Remaining: 0.8ms     76%|======================================>------------| Remaining: 0.8ms     78%|=======================================>-----------| Remaining: 0.7ms     80%|========================================>----------| Remaining: 0.6ms     82%|=========================================>---------| Remaining: 0.6ms     84%|==========================================>--------| Remaining: 0.5ms     86%|===========================================>-------| Remaining: 0.7ms     88%|============================================>------| Remaining: 0.6ms     90%|=============================================>-----| Remaining: 0.5ms     92%|==============================================>----| Remaining: 0.4ms     94%|===============================================>---| Remaining: 0.3ms     96%|================================================>--| Remaining: 0.2ms    100%|==================================================>| Total time: 5.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input".

temp.blif:
  Nodes:           631
  Connections:     1326
  Degree:          2.10
  Stages:          24

  0%|>--------------------------------------------------| Remaining: 1.8s      2%|=>-------------------------------------------------| Remaining: 1.1s      4%|==>------------------------------------------------| Remaining: 1.0s      6%|===>-----------------------------------------------| Remaining: 994.2ms      8%|====>----------------------------------------------| Remaining: 962.5ms     10%|=====>---------------------------------------------| Remaining: 930.6ms     12%|======>--------------------------------------------| Remaining: 905.5ms     14%|=======>-------------------------------------------| Remaining: 881.0ms     16%|========>------------------------------------------| Remaining: 874.3ms     18%|=========>-----------------------------------------| Remaining: 849.4ms     20%|==========>----------------------------------------| Remaining: 830.4ms     22%|===========>---------------------------------------| Remaining: 809.5ms     24%|============>--------------------------------------| Remaining: 791.6ms     26%|=============>-------------------------------------| Remaining: 768.2ms     28%|==============>------------------------------------| Remaining: 745.4ms     30%|===============>-----------------------------------| Remaining: 726.8ms     32%|================>----------------------------------| Remaining: 707.3ms     34%|=================>---------------------------------| Remaining: 687.7ms     36%|==================>--------------------------------| Remaining: 665.2ms     38%|===================>-------------------------------| Remaining: 646.9ms     40%|====================>------------------------------| Remaining: 625.1ms     42%|=====================>-----------------------------| Remaining: 604.1ms     44%|======================>----------------------------| Remaining: 584.3ms     46%|=======================>---------------------------| Remaining: 563.2ms     48%|========================>--------------------------| Remaining: 543.5ms     50%|=========================>-------------------------| Remaining: 521.8ms     52%|==========================>------------------------| Remaining: 500.3ms     54%|===========================>-----------------------| Remaining: 483.3ms     56%|============================>----------------------| Remaining: 464.4ms     58%|=============================>---------------------| Remaining: 443.9ms     60%|==============================>--------------------| Remaining: 424.5ms     62%|===============================>-------------------| Remaining: 402.7ms     64%|================================>------------------| Remaining: 380.9ms     66%|=================================>-----------------| Remaining: 360.0ms     68%|==================================>----------------| Remaining: 339.8ms     70%|===================================>---------------| Remaining: 318.3ms     72%|====================================>--------------| Remaining: 296.8ms     74%|=====================================>-------------| Remaining: 275.2ms     76%|======================================>------------| Remaining: 253.6ms     78%|=======================================>-----------| Remaining: 232.1ms     80%|========================================>----------| Remaining: 210.8ms     82%|=========================================>---------| Remaining: 189.8ms     84%|==========================================>--------| Remaining: 168.7ms     86%|===========================================>-------| Remaining: 147.7ms     88%|============================================>------| Remaining: 126.5ms     90%|=============================================>-----| Remaining: 105.4ms     92%|==============================================>----| Remaining: 84.2ms     94%|===============================================>---| Remaining: 63.1ms     96%|================================================>--| Remaining: 42.0ms     98%|=================================================>-| Remaining: 21.0ms    100%|==================================================>| Total time: 1.0s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output" matches output

Simulation time:   931.9ms
Elapsed time:      1.0s
Coverage:          604 (95.7%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 3.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 132.6ms      2%|=>-------------------------------------------------| Remaining: 27.6ms      4%|==>------------------------------------------------| Remaining: 17.3ms      6%|===>-----------------------------------------------| Remaining: 13.6ms      8%|====>----------------------------------------------| Remaining: 11.5ms     10%|=====>---------------------------------------------| Remaining: 10.3ms     12%|======>--------------------------------------------| Remaining: 9.4ms     14%|=======>-------------------------------------------| Remaining: 8.8ms     16%|========>------------------------------------------| Remaining: 8.3ms     18%|=========>-----------------------------------------| Remaining: 7.9ms     20%|==========>----------------------------------------| Remaining: 7.4ms     22%|===========>---------------------------------------| Remaining: 7.2ms     24%|============>--------------------------------------| Remaining: 6.9ms     26%|=============>-------------------------------------| Remaining: 6.6ms     28%|==============>------------------------------------| Remaining: 6.3ms     30%|===============>-----------------------------------| Remaining: 6.1ms     32%|================>----------------------------------| Remaining: 5.8ms     34%|=================>---------------------------------| Remaining: 5.6ms     36%|==================>--------------------------------| Remaining: 5.4ms     38%|===================>-------------------------------| Remaining: 5.2ms     40%|====================>------------------------------| Remaining: 5.0ms     42%|=====================>-----------------------------| Remaining: 4.8ms     44%|======================>----------------------------| Remaining: 4.5ms     46%|=======================>---------------------------| Remaining: 4.3ms     48%|========================>--------------------------| Remaining: 4.2ms     50%|=========================>-------------------------| Remaining: 4.0ms     52%|==========================>------------------------| Remaining: 3.8ms     54%|===========================>-----------------------| Remaining: 3.6ms     56%|============================>----------------------| Remaining: 3.5ms     58%|=============================>---------------------| Remaining: 3.3ms     60%|==============================>--------------------| Remaining: 3.2ms     62%|===============================>-------------------| Remaining: 3.0ms     64%|================================>------------------| Remaining: 2.8ms     66%|=================================>-----------------| Remaining: 2.7ms     68%|==================================>----------------| Remaining: 2.5ms     70%|===================================>---------------| Remaining: 2.3ms     72%|====================================>--------------| Remaining: 2.2ms     74%|=====================================>-------------| Remaining: 2.0ms     76%|======================================>------------| Remaining: 1.8ms     78%|=======================================>-----------| Remaining: 1.7ms     80%|========================================>----------| Remaining: 1.5ms     82%|=========================================>---------| Remaining: 1.4ms     84%|==========================================>--------| Remaining: 1.2ms     86%|===========================================>-------| Remaining: 1.1ms     88%|============================================>------| Remaining: 0.9ms     90%|=============================================>-----| Remaining: 0.8ms     92%|==============================================>----| Remaining: 0.6ms     94%|===============================================>---| Remaining: 0.5ms     96%|================================================>--| Remaining: 0.3ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 9.5ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_input".

temp.blif:
  Nodes:           1559
  Connections:     3726
  Degree:          2.39
  Stages:          31

  0%|>--------------------------------------------------| Remaining: 4.7s      2%|=>-------------------------------------------------| Remaining: 2.5s      4%|==>------------------------------------------------| Remaining: 2.3s      6%|===>-----------------------------------------------| Remaining: 2.3s      8%|====>----------------------------------------------| Remaining: 2.2s     10%|=====>---------------------------------------------| Remaining: 2.1s     12%|======>--------------------------------------------| Remaining: 2.1s     14%|=======>-------------------------------------------| Remaining: 2.0s     16%|========>------------------------------------------| Remaining: 2.0s     18%|=========>-----------------------------------------| Remaining: 1.9s     20%|==========>----------------------------------------| Remaining: 1.9s     22%|===========>---------------------------------------| Remaining: 1.8s     24%|============>--------------------------------------| Remaining: 1.8s     26%|=============>-------------------------------------| Remaining: 1.7s     28%|==============>------------------------------------| Remaining: 1.7s     30%|===============>-----------------------------------| Remaining: 1.6s     32%|================>----------------------------------| Remaining: 1.6s     34%|=================>---------------------------------| Remaining: 1.6s     36%|==================>--------------------------------| Remaining: 1.5s     38%|===================>-------------------------------| Remaining: 1.5s     40%|====================>------------------------------| Remaining: 1.4s     42%|=====================>-----------------------------| Remaining: 1.4s     44%|======================>----------------------------| Remaining: 1.4s     46%|=======================>---------------------------| Remaining: 1.3s     48%|========================>--------------------------| Remaining: 1.3s     50%|=========================>-------------------------| Remaining: 1.3s     52%|==========================>------------------------| Remaining: 1.2s     54%|===========================>-----------------------| Remaining: 1.2s     56%|============================>----------------------| Remaining: 1.2s     58%|=============================>---------------------| Remaining: 1.1s     60%|==============================>--------------------| Remaining: 1.1s     62%|===============================>-------------------| Remaining: 1.0s     64%|================================>------------------| Remaining: 978.2ms     66%|=================================>-----------------| Remaining: 920.5ms     68%|==================================>----------------| Remaining: 862.0ms     70%|===================================>---------------| Remaining: 804.8ms     72%|====================================>--------------| Remaining: 750.2ms     74%|=====================================>-------------| Remaining: 694.6ms     76%|======================================>------------| Remaining: 639.1ms     78%|=======================================>-----------| Remaining: 584.2ms     80%|========================================>----------| Remaining: 529.9ms     82%|=========================================>---------| Remaining: 475.6ms     84%|==========================================>--------| Remaining: 421.8ms     86%|===========================================>-------| Remaining: 368.1ms     88%|============================================>------| Remaining: 314.7ms     90%|=============================================>-----| Remaining: 261.5ms     92%|==============================================>----| Remaining: 208.6ms     94%|===============================================>---| Remaining: 156.1ms     96%|================================================>--| Remaining: 103.8ms     98%|=================================================>-| Remaining: 51.8ms    100%|==================================================>| Total time: 2.6s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match2_str_arch_output" matches output

Simulation time:   2.4s
Elapsed time:      2.6s
Coverage:          1532 (98.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch.v:
  Nodes:           256
  Connections:     444
  Degree:          1.73
  Stages:          21

  0%|>--------------------------------------------------| Remaining: 638.4ms      2%|=>-------------------------------------------------| Remaining: 366.1ms      4%|==>------------------------------------------------| Remaining: 345.5ms      6%|===>-----------------------------------------------| Remaining: 333.0ms      8%|====>----------------------------------------------| Remaining: 330.6ms     10%|=====>---------------------------------------------| Remaining: 325.7ms     12%|======>--------------------------------------------| Remaining: 320.9ms     14%|=======>-------------------------------------------| Remaining: 314.1ms     16%|========>------------------------------------------| Remaining: 304.0ms     18%|=========>-----------------------------------------| Remaining: 294.6ms     20%|==========>----------------------------------------| Remaining: 285.6ms     22%|===========>---------------------------------------| Remaining: 277.1ms     24%|============>--------------------------------------| Remaining: 268.9ms     26%|=============>-------------------------------------| Remaining: 261.2ms     28%|==============>------------------------------------| Remaining: 253.8ms     30%|===============>-----------------------------------| Remaining: 246.3ms     32%|================>----------------------------------| Remaining: 239.3ms     34%|=================>---------------------------------| Remaining: 232.0ms     36%|==================>--------------------------------| Remaining: 224.8ms     38%|===================>-------------------------------| Remaining: 217.8ms     40%|====================>------------------------------| Remaining: 210.7ms     42%|=====================>-----------------------------| Remaining: 203.6ms     44%|======================>----------------------------| Remaining: 197.0ms     46%|=======================>---------------------------| Remaining: 189.9ms     48%|========================>--------------------------| Remaining: 182.9ms     50%|=========================>-------------------------| Remaining: 176.3ms     52%|==========================>------------------------| Remaining: 169.3ms     54%|===========================>-----------------------| Remaining: 162.2ms     56%|============================>----------------------| Remaining: 155.2ms     58%|=============================>---------------------| Remaining: 147.6ms     60%|==============================>--------------------| Remaining: 140.8ms     62%|===============================>-------------------| Remaining: 133.8ms     64%|================================>------------------| Remaining: 126.7ms     66%|=================================>-----------------| Remaining: 119.9ms     68%|==================================>----------------| Remaining: 112.9ms     70%|===================================>---------------| Remaining: 105.9ms     72%|====================================>--------------| Remaining: 98.9ms     74%|=====================================>-------------| Remaining: 91.8ms     76%|======================================>------------| Remaining: 84.7ms     78%|=======================================>-----------| Remaining: 77.6ms     80%|========================================>----------| Remaining: 70.5ms     82%|=========================================>---------| Remaining: 63.4ms     84%|==========================================>--------| Remaining: 56.4ms     86%|===========================================>-------| Remaining: 49.3ms     88%|============================================>------| Remaining: 42.2ms     90%|=============================================>-----| Remaining: 35.2ms     92%|==============================================>----| Remaining: 28.1ms     94%|===============================================>---| Remaining: 21.1ms     96%|================================================>--| Remaining: 14.0ms     98%|=================================================>-| Remaining: 7.0ms    100%|==================================================>| Total time: 350.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output" matches output

Simulation time:   255.1ms
Elapsed time:      350.5ms
Coverage:          148 (57.8%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 1


Total # of multipliers = 1
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch.v:
  Nodes:           488
  Connections:     1044
  Degree:          2.14
  Stages:          28

  0%|>--------------------------------------------------| Remaining: 1.2s      2%|=>-------------------------------------------------| Remaining: 650.8ms      4%|==>------------------------------------------------| Remaining: 607.7ms      6%|===>-----------------------------------------------| Remaining: 584.5ms      8%|====>----------------------------------------------| Remaining: 567.1ms     10%|=====>---------------------------------------------| Remaining: 554.0ms     12%|======>--------------------------------------------| Remaining: 540.0ms     14%|=======>-------------------------------------------| Remaining: 526.9ms     16%|========>------------------------------------------| Remaining: 515.3ms     18%|=========>-----------------------------------------| Remaining: 502.5ms     20%|==========>----------------------------------------| Remaining: 489.3ms     22%|===========>---------------------------------------| Remaining: 477.0ms     24%|============>--------------------------------------| Remaining: 464.4ms     26%|=============>-------------------------------------| Remaining: 454.1ms     28%|==============>------------------------------------| Remaining: 444.1ms     30%|===============>-----------------------------------| Remaining: 431.0ms     32%|================>----------------------------------| Remaining: 418.2ms     34%|=================>---------------------------------| Remaining: 405.6ms     36%|==================>--------------------------------| Remaining: 393.3ms     38%|===================>-------------------------------| Remaining: 380.4ms     40%|====================>------------------------------| Remaining: 367.8ms     42%|=====================>-----------------------------| Remaining: 354.8ms     44%|======================>----------------------------| Remaining: 343.2ms     46%|=======================>---------------------------| Remaining: 330.6ms     48%|========================>--------------------------| Remaining: 318.5ms     50%|=========================>-------------------------| Remaining: 305.9ms     52%|==========================>------------------------| Remaining: 293.5ms     54%|===========================>-----------------------| Remaining: 281.2ms     56%|============================>----------------------| Remaining: 268.6ms     58%|=============================>---------------------| Remaining: 256.0ms     60%|==============================>--------------------| Remaining: 244.3ms     62%|===============================>-------------------| Remaining: 232.0ms     64%|================================>------------------| Remaining: 219.7ms     66%|=================================>-----------------| Remaining: 207.4ms     68%|==================================>----------------| Remaining: 195.1ms     70%|===================================>---------------| Remaining: 182.9ms     72%|====================================>--------------| Remaining: 170.6ms     74%|=====================================>-------------| Remaining: 158.3ms     76%|======================================>------------| Remaining: 146.2ms     78%|=======================================>-----------| Remaining: 133.9ms     80%|========================================>----------| Remaining: 121.6ms     82%|=========================================>---------| Remaining: 109.6ms     84%|==========================================>--------| Remaining: 97.3ms     86%|===========================================>-------| Remaining: 85.1ms     88%|============================================>------| Remaining: 72.9ms     90%|=============================================>-----| Remaining: 60.8ms     92%|==============================================>----| Remaining: 48.6ms     94%|===============================================>---| Remaining: 36.5ms     96%|================================================>--| Remaining: 24.3ms     98%|=================================================>-| Remaining: 12.2ms    100%|==================================================>| Total time: 607.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output" matches output

Simulation time:   511.9ms
Elapsed time:      607.6ms
Coverage:          380 (77.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 1


Total # of multipliers = 1
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.4ms      2%|=>-------------------------------------------------| Remaining: 19.8ms      4%|==>------------------------------------------------| Remaining: 10.8ms      6%|===>-----------------------------------------------| Remaining: 7.5ms      8%|====>----------------------------------------------| Remaining: 5.8ms     10%|=====>---------------------------------------------| Remaining: 4.8ms     12%|======>--------------------------------------------| Remaining: 4.1ms     14%|=======>-------------------------------------------| Remaining: 3.6ms     16%|========>------------------------------------------| Remaining: 3.3ms     18%|=========>-----------------------------------------| Remaining: 2.9ms     20%|==========>----------------------------------------| Remaining: 2.7ms     22%|===========>---------------------------------------| Remaining: 2.4ms     24%|============>--------------------------------------| Remaining: 2.3ms     26%|=============>-------------------------------------| Remaining: 2.1ms     28%|==============>------------------------------------| Remaining: 2.0ms     30%|===============>-----------------------------------| Remaining: 1.9ms     32%|================>----------------------------------| Remaining: 1.8ms     34%|=================>---------------------------------| Remaining: 1.7ms     36%|==================>--------------------------------| Remaining: 1.6ms     38%|===================>-------------------------------| Remaining: 1.5ms     40%|====================>------------------------------| Remaining: 1.5ms     42%|=====================>-----------------------------| Remaining: 1.4ms     44%|======================>----------------------------| Remaining: 1.3ms     46%|=======================>---------------------------| Remaining: 1.2ms     48%|========================>--------------------------| Remaining: 1.2ms     50%|=========================>-------------------------| Remaining: 1.1ms     52%|==========================>------------------------| Remaining: 1.0ms     54%|===========================>-----------------------| Remaining: 1.0ms     56%|============================>----------------------| Remaining: 0.9ms     58%|=============================>---------------------| Remaining: 0.9ms     60%|==============================>--------------------| Remaining: 0.8ms     62%|===============================>-------------------| Remaining: 0.8ms     64%|================================>------------------| Remaining: 0.7ms     66%|=================================>-----------------| Remaining: 0.7ms     68%|==================================>----------------| Remaining: 0.6ms     70%|===================================>---------------| Remaining: 0.6ms     72%|====================================>--------------| Remaining: 0.5ms     74%|=====================================>-------------| Remaining: 0.5ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.8ms     80%|========================================>----------| Remaining: 0.7ms     82%|=========================================>---------| Remaining: 0.6ms     84%|==========================================>--------| Remaining: 0.5ms     86%|===========================================>-------| Remaining: 0.5ms     88%|============================================>------| Remaining: 0.4ms     90%|=============================================>-----| Remaining: 0.3ms     92%|==============================================>----| Remaining: 0.3ms     94%|===============================================>---| Remaining: 0.2ms     96%|================================================>--| Remaining: 0.1ms    100%|==================================================>| Total time: 3.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input".

temp.blif:
  Nodes:           310
  Connections:     498
  Degree:          1.61
  Stages:          38

  0%|>--------------------------------------------------| Remaining: 746.2ms      2%|=>-------------------------------------------------| Remaining: 453.0ms      4%|==>------------------------------------------------| Remaining: 434.0ms      6%|===>-----------------------------------------------| Remaining: 422.5ms      8%|====>----------------------------------------------| Remaining: 414.2ms     10%|=====>---------------------------------------------| Remaining: 416.5ms     12%|======>--------------------------------------------| Remaining: 410.7ms     14%|=======>-------------------------------------------| Remaining: 402.1ms     16%|========>------------------------------------------| Remaining: 395.5ms     18%|=========>-----------------------------------------| Remaining: 387.3ms     20%|==========>----------------------------------------| Remaining: 380.0ms     22%|===========>---------------------------------------| Remaining: 367.5ms     24%|============>--------------------------------------| Remaining: 358.0ms     26%|=============>-------------------------------------| Remaining: 346.6ms     28%|==============>------------------------------------| Remaining: 337.8ms     30%|===============>-----------------------------------| Remaining: 326.8ms     32%|================>----------------------------------| Remaining: 316.3ms     34%|=================>---------------------------------| Remaining: 306.3ms     36%|==================>--------------------------------| Remaining: 296.5ms     38%|===================>-------------------------------| Remaining: 286.6ms     40%|====================>------------------------------| Remaining: 276.6ms     42%|=====================>-----------------------------| Remaining: 266.6ms     44%|======================>----------------------------| Remaining: 256.6ms     46%|=======================>---------------------------| Remaining: 246.9ms     48%|========================>--------------------------| Remaining: 237.2ms     50%|=========================>-------------------------| Remaining: 227.6ms     52%|==========================>------------------------| Remaining: 218.1ms     54%|===========================>-----------------------| Remaining: 208.6ms     56%|============================>----------------------| Remaining: 199.1ms     58%|=============================>---------------------| Remaining: 189.6ms     60%|==============================>--------------------| Remaining: 180.7ms     62%|===============================>-------------------| Remaining: 171.8ms     64%|================================>------------------| Remaining: 162.6ms     66%|=================================>-----------------| Remaining: 153.5ms     68%|==================================>----------------| Remaining: 144.3ms     70%|===================================>---------------| Remaining: 135.2ms     72%|====================================>--------------| Remaining: 126.3ms     74%|=====================================>-------------| Remaining: 117.2ms     76%|======================================>------------| Remaining: 108.3ms     78%|=======================================>-----------| Remaining: 99.1ms     80%|========================================>----------| Remaining: 90.0ms     82%|=========================================>---------| Remaining: 80.9ms     84%|==========================================>--------| Remaining: 71.9ms     86%|===========================================>-------| Remaining: 63.1ms     88%|============================================>------| Remaining: 54.0ms     90%|=============================================>-----| Remaining: 45.0ms     92%|==============================================>----| Remaining: 35.9ms     94%|===============================================>---| Remaining: 27.0ms     96%|================================================>--| Remaining: 18.0ms     98%|=================================================>-| Remaining: 9.0ms    100%|==================================================>| Total time: 448.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output" matches output

Simulation time:   352.0ms
Elapsed time:      448.7ms
Coverage:          176 (56.8%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.5ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 8.0ms      2%|=>-------------------------------------------------| Remaining: 27.8ms      4%|==>------------------------------------------------| Remaining: 15.4ms      6%|===>-----------------------------------------------| Remaining: 11.3ms      8%|====>----------------------------------------------| Remaining: 9.1ms     10%|=====>---------------------------------------------| Remaining: 7.8ms     12%|======>--------------------------------------------| Remaining: 7.0ms     14%|=======>-------------------------------------------| Remaining: 6.4ms     16%|========>------------------------------------------| Remaining: 5.8ms     18%|=========>-----------------------------------------| Remaining: 5.4ms     20%|==========>----------------------------------------| Remaining: 4.9ms     22%|===========>---------------------------------------| Remaining: 4.6ms     24%|============>--------------------------------------| Remaining: 4.3ms     26%|=============>-------------------------------------| Remaining: 4.0ms     28%|==============>------------------------------------| Remaining: 3.8ms     30%|===============>-----------------------------------| Remaining: 3.5ms     32%|================>----------------------------------| Remaining: 3.4ms     34%|=================>---------------------------------| Remaining: 3.2ms     36%|==================>--------------------------------| Remaining: 3.0ms     38%|===================>-------------------------------| Remaining: 2.9ms     40%|====================>------------------------------| Remaining: 2.7ms     42%|=====================>-----------------------------| Remaining: 2.6ms     44%|======================>----------------------------| Remaining: 2.5ms     46%|=======================>---------------------------| Remaining: 2.4ms     48%|========================>--------------------------| Remaining: 2.2ms     50%|=========================>-------------------------| Remaining: 2.1ms     52%|==========================>------------------------| Remaining: 2.0ms     54%|===========================>-----------------------| Remaining: 1.9ms     56%|============================>----------------------| Remaining: 1.8ms     58%|=============================>---------------------| Remaining: 1.7ms     60%|==============================>--------------------| Remaining: 1.6ms     62%|===============================>-------------------| Remaining: 1.5ms     64%|================================>------------------| Remaining: 1.4ms     66%|=================================>-----------------| Remaining: 1.3ms     68%|==================================>----------------| Remaining: 1.2ms     70%|===================================>---------------| Remaining: 1.2ms     72%|====================================>--------------| Remaining: 1.1ms     74%|=====================================>-------------| Remaining: 1.0ms     76%|======================================>------------| Remaining: 0.9ms     78%|=======================================>-----------| Remaining: 0.8ms     80%|========================================>----------| Remaining: 0.8ms     82%|=========================================>---------| Remaining: 0.7ms     84%|==========================================>--------| Remaining: 0.6ms     86%|===========================================>-------| Remaining: 0.5ms     88%|============================================>------| Remaining: 0.5ms     90%|=============================================>-----| Remaining: 0.4ms     92%|==============================================>----| Remaining: 0.3ms     94%|===============================================>---| Remaining: 0.3ms     96%|================================================>--| Remaining: 0.2ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 4.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_input".

temp.blif:
  Nodes:           542
  Connections:     1098
  Degree:          2.03
  Stages:          45

  0%|>--------------------------------------------------| Remaining: 2.2s      2%|=>-------------------------------------------------| Remaining: 862.1ms      4%|==>------------------------------------------------| Remaining: 802.2ms      6%|===>-----------------------------------------------| Remaining: 801.0ms      8%|====>----------------------------------------------| Remaining: 776.1ms     10%|=====>---------------------------------------------| Remaining: 758.1ms     12%|======>--------------------------------------------| Remaining: 743.1ms     14%|=======>-------------------------------------------| Remaining: 718.1ms     16%|========>------------------------------------------| Remaining: 700.1ms     18%|=========>-----------------------------------------| Remaining: 680.5ms     20%|==========>----------------------------------------| Remaining: 660.3ms     22%|===========>---------------------------------------| Remaining: 640.4ms     24%|============>--------------------------------------| Remaining: 621.6ms     26%|=============>-------------------------------------| Remaining: 603.1ms     28%|==============>------------------------------------| Remaining: 585.8ms     30%|===============>-----------------------------------| Remaining: 568.4ms     32%|================>----------------------------------| Remaining: 550.9ms     34%|=================>---------------------------------| Remaining: 533.5ms     36%|==================>--------------------------------| Remaining: 516.1ms     38%|===================>-------------------------------| Remaining: 499.0ms     40%|====================>------------------------------| Remaining: 481.9ms     42%|=====================>-----------------------------| Remaining: 465.2ms     44%|======================>----------------------------| Remaining: 448.5ms     46%|=======================>---------------------------| Remaining: 431.7ms     48%|========================>--------------------------| Remaining: 415.1ms     50%|=========================>-------------------------| Remaining: 398.6ms     52%|==========================>------------------------| Remaining: 382.2ms     54%|===========================>-----------------------| Remaining: 366.0ms     56%|============================>----------------------| Remaining: 349.9ms     58%|=============================>---------------------| Remaining: 333.1ms     60%|==============================>--------------------| Remaining: 317.8ms     62%|===============================>-------------------| Remaining: 301.7ms     64%|================================>------------------| Remaining: 285.6ms     66%|=================================>-----------------| Remaining: 269.5ms     68%|==================================>----------------| Remaining: 253.6ms     70%|===================================>---------------| Remaining: 237.9ms     72%|====================================>--------------| Remaining: 222.2ms     74%|=====================================>-------------| Remaining: 206.4ms     76%|======================================>------------| Remaining: 190.7ms     78%|=======================================>-----------| Remaining: 174.8ms     80%|========================================>----------| Remaining: 158.9ms     82%|=========================================>---------| Remaining: 143.0ms     84%|==========================================>--------| Remaining: 127.1ms     86%|===========================================>-------| Remaining: 111.1ms     88%|============================================>------| Remaining: 95.2ms     90%|=============================================>-----| Remaining: 79.3ms     92%|==============================================>----| Remaining: 63.5ms     94%|===============================================>---| Remaining: 47.6ms     96%|================================================>--| Remaining: 31.7ms     98%|=================================================>-| Remaining: 15.9ms    100%|==================================================>| Total time: 793.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match3_str_arch_output" matches output

Simulation time:   694.3ms
Elapsed time:      793.4ms
Coverage:          408 (75.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch.v:
  Nodes:           525
  Connections:     909
  Degree:          1.73
  Stages:          40

  2%|>--------------------------------------------------| Remaining: 118.2ms      2%|=>-------------------------------------------------| Remaining: 101.3ms      4%|==>------------------------------------------------| Remaining: 85.8ms      6%|===>-----------------------------------------------| Remaining: 76.1ms      8%|====>----------------------------------------------| Remaining: 72.6ms     10%|=====>---------------------------------------------| Remaining: 68.2ms     12%|======>--------------------------------------------| Remaining: 65.9ms     14%|=======>-------------------------------------------| Remaining: 63.2ms     16%|========>------------------------------------------| Remaining: 61.4ms     18%|=========>-----------------------------------------| Remaining: 59.1ms     20%|==========>----------------------------------------| Remaining: 58.0ms     22%|===========>---------------------------------------| Remaining: 56.0ms     24%|============>--------------------------------------| Remaining: 54.6ms     26%|=============>-------------------------------------| Remaining: 52.8ms     28%|==============>------------------------------------| Remaining: 51.4ms     30%|===============>-----------------------------------| Remaining: 49.6ms     32%|================>----------------------------------| Remaining: 48.4ms     34%|=================>---------------------------------| Remaining: 46.6ms     36%|==================>--------------------------------| Remaining: 45.3ms     38%|===================>-------------------------------| Remaining: 43.6ms     40%|====================>------------------------------| Remaining: 42.4ms     42%|=====================>-----------------------------| Remaining: 40.6ms     44%|======================>----------------------------| Remaining: 39.5ms     46%|=======================>---------------------------| Remaining: 37.7ms     48%|========================>--------------------------| Remaining: 36.6ms     50%|=========================>-------------------------| Remaining: 34.9ms     52%|==========================>------------------------| Remaining: 33.7ms     54%|===========================>-----------------------| Remaining: 32.0ms     56%|============================>----------------------| Remaining: 30.8ms     58%|=============================>---------------------| Remaining: 29.0ms     60%|==============================>--------------------| Remaining: 27.9ms     62%|===============================>-------------------| Remaining: 26.2ms     64%|================================>------------------| Remaining: 25.1ms     66%|=================================>-----------------| Remaining: 23.4ms     68%|==================================>----------------| Remaining: 22.2ms     70%|===================================>---------------| Remaining: 20.5ms     72%|====================================>--------------| Remaining: 19.4ms     74%|=====================================>-------------| Remaining: 17.7ms     76%|======================================>------------| Remaining: 16.6ms     78%|=======================================>-----------| Remaining: 14.9ms     80%|========================================>----------| Remaining: 13.8ms     82%|=========================================>---------| Remaining: 12.2ms     84%|==========================================>--------| Remaining: 11.1ms     86%|===========================================>-------| Remaining: 9.4ms     88%|============================================>------| Remaining: 8.3ms     90%|=============================================>-----| Remaining: 6.6ms     92%|==============================================>----| Remaining: 5.5ms     94%|===============================================>---| Remaining: 3.9ms     96%|================================================>--| Remaining: 2.8ms     98%|=================================================>-| Remaining: 1.1ms    100%|==================================================>| Total time: 68.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output" matches output

Simulation time:   57.0ms
Elapsed time:      68.8ms
Coverage:          285 (54.3%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
8 X 8 => 1
9 X 8 => 1
9 X 9 => 1


Total # of multipliers = 3
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 3.3ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch.v:
  Nodes:           1143
  Connections:     2504
  Degree:          2.19
  Stages:          46

  2%|>--------------------------------------------------| Remaining: 291.6ms      2%|=>-------------------------------------------------| Remaining: 241.9ms      4%|==>------------------------------------------------| Remaining: 202.1ms      6%|===>-----------------------------------------------| Remaining: 177.4ms      8%|====>----------------------------------------------| Remaining: 167.9ms     10%|=====>---------------------------------------------| Remaining: 158.3ms     12%|======>--------------------------------------------| Remaining: 153.9ms     14%|=======>-------------------------------------------| Remaining: 148.9ms     16%|========>------------------------------------------| Remaining: 145.5ms     18%|=========>-----------------------------------------| Remaining: 139.8ms     20%|==========>----------------------------------------| Remaining: 136.2ms     22%|===========>---------------------------------------| Remaining: 131.5ms     24%|============>--------------------------------------| Remaining: 128.0ms     26%|=============>-------------------------------------| Remaining: 123.0ms     28%|==============>------------------------------------| Remaining: 119.7ms     30%|===============>-----------------------------------| Remaining: 115.2ms     32%|================>----------------------------------| Remaining: 112.2ms     34%|=================>---------------------------------| Remaining: 107.7ms     36%|==================>--------------------------------| Remaining: 104.8ms     38%|===================>-------------------------------| Remaining: 100.7ms     40%|====================>------------------------------| Remaining: 97.9ms     42%|=====================>-----------------------------| Remaining: 94.0ms     44%|======================>----------------------------| Remaining: 91.2ms     46%|=======================>---------------------------| Remaining: 87.2ms     48%|========================>--------------------------| Remaining: 84.4ms     50%|=========================>-------------------------| Remaining: 80.3ms     52%|==========================>------------------------| Remaining: 77.7ms     54%|===========================>-----------------------| Remaining: 73.8ms     56%|============================>----------------------| Remaining: 71.1ms     58%|=============================>---------------------| Remaining: 67.2ms     60%|==============================>--------------------| Remaining: 64.5ms     62%|===============================>-------------------| Remaining: 60.6ms     64%|================================>------------------| Remaining: 57.9ms     66%|=================================>-----------------| Remaining: 54.0ms     68%|==================================>----------------| Remaining: 51.4ms     70%|===================================>---------------| Remaining: 47.5ms     72%|====================================>--------------| Remaining: 45.0ms     74%|=====================================>-------------| Remaining: 41.1ms     76%|======================================>------------| Remaining: 38.5ms     78%|=======================================>-----------| Remaining: 34.6ms     80%|========================================>----------| Remaining: 32.0ms     82%|=========================================>---------| Remaining: 28.2ms     84%|==========================================>--------| Remaining: 25.6ms     86%|===========================================>-------| Remaining: 21.8ms     88%|============================================>------| Remaining: 19.2ms     90%|=============================================>-----| Remaining: 15.4ms     92%|==============================================>----| Remaining: 12.8ms     94%|===============================================>---| Remaining: 9.0ms     96%|================================================>--| Remaining: 6.4ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 159.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output" matches output

Simulation time:   147.1ms
Elapsed time:      159.7ms
Coverage:          903 (79.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
8 X 8 => 1
9 X 8 => 1
9 X 9 => 1


Total # of multipliers = 3
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 5.2ms      2%|=>-------------------------------------------------| Remaining: 27.2ms      4%|==>------------------------------------------------| Remaining: 15.8ms      6%|===>-----------------------------------------------| Remaining: 11.4ms      8%|====>----------------------------------------------| Remaining: 8.9ms     10%|=====>---------------------------------------------| Remaining: 7.4ms     12%|======>--------------------------------------------| Remaining: 6.3ms     14%|=======>-------------------------------------------| Remaining: 5.6ms     16%|========>------------------------------------------| Remaining: 5.0ms     18%|=========>-----------------------------------------| Remaining: 4.6ms     20%|==========>----------------------------------------| Remaining: 4.2ms     22%|===========>---------------------------------------| Remaining: 3.9ms     24%|============>--------------------------------------| Remaining: 3.6ms     26%|=============>-------------------------------------| Remaining: 3.4ms     28%|==============>------------------------------------| Remaining: 3.1ms     30%|===============>-----------------------------------| Remaining: 3.0ms     32%|================>----------------------------------| Remaining: 2.8ms     34%|=================>---------------------------------| Remaining: 2.7ms     36%|==================>--------------------------------| Remaining: 2.5ms     38%|===================>-------------------------------| Remaining: 2.4ms     40%|====================>------------------------------| Remaining: 2.2ms     42%|=====================>-----------------------------| Remaining: 2.1ms     44%|======================>----------------------------| Remaining: 2.0ms     46%|=======================>---------------------------| Remaining: 1.9ms     48%|========================>--------------------------| Remaining: 1.8ms     50%|=========================>-------------------------| Remaining: 1.7ms     52%|==========================>------------------------| Remaining: 1.6ms     54%|===========================>-----------------------| Remaining: 1.5ms     56%|============================>----------------------| Remaining: 1.4ms     58%|=============================>---------------------| Remaining: 1.4ms     60%|==============================>--------------------| Remaining: 2.3ms     62%|===============================>-------------------| Remaining: 2.2ms     64%|================================>------------------| Remaining: 2.1ms     66%|=================================>-----------------| Remaining: 2.0ms     68%|==================================>----------------| Remaining: 1.8ms     70%|===================================>---------------| Remaining: 1.7ms     72%|====================================>--------------| Remaining: 1.6ms     74%|=====================================>-------------| Remaining: 1.5ms     76%|======================================>------------| Remaining: 1.4ms     78%|=======================================>-----------| Remaining: 1.2ms     80%|========================================>----------| Remaining: 1.1ms     82%|=========================================>---------| Remaining: 1.0ms     84%|==========================================>--------| Remaining: 0.9ms     86%|===========================================>-------| Remaining: 0.8ms     88%|============================================>------| Remaining: 0.7ms     90%|=============================================>-----| Remaining: 0.5ms     92%|==============================================>----| Remaining: 0.4ms     94%|===============================================>---| Remaining: 0.3ms    100%|==================================================>| Total time: 5.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input".

temp.blif:
  Nodes:           741
  Connections:     1125
  Degree:          1.52
  Stages:          40

  2%|>--------------------------------------------------| Remaining: 182.3ms      2%|=>-------------------------------------------------| Remaining: 154.6ms      4%|==>------------------------------------------------| Remaining: 134.7ms      6%|===>-----------------------------------------------| Remaining: 118.4ms      8%|====>----------------------------------------------| Remaining: 112.1ms     10%|=====>---------------------------------------------| Remaining: 105.2ms     12%|======>--------------------------------------------| Remaining: 101.9ms     14%|=======>-------------------------------------------| Remaining: 97.6ms     16%|========>------------------------------------------| Remaining: 94.9ms     18%|=========>-----------------------------------------| Remaining: 91.2ms     20%|==========>----------------------------------------| Remaining: 88.8ms     22%|===========>---------------------------------------| Remaining: 85.4ms     24%|============>--------------------------------------| Remaining: 83.4ms     26%|=============>-------------------------------------| Remaining: 80.3ms     28%|==============>------------------------------------| Remaining: 78.3ms     30%|===============>-----------------------------------| Remaining: 75.3ms     32%|================>----------------------------------| Remaining: 73.5ms     34%|=================>---------------------------------| Remaining: 70.6ms     36%|==================>--------------------------------| Remaining: 68.7ms     38%|===================>-------------------------------| Remaining: 65.9ms     40%|====================>------------------------------| Remaining: 64.1ms     42%|=====================>-----------------------------| Remaining: 61.4ms     44%|======================>----------------------------| Remaining: 59.6ms     46%|=======================>---------------------------| Remaining: 57.0ms     48%|========================>--------------------------| Remaining: 55.3ms     50%|=========================>-------------------------| Remaining: 52.6ms     52%|==========================>------------------------| Remaining: 50.9ms     54%|===========================>-----------------------| Remaining: 48.2ms     56%|============================>----------------------| Remaining: 46.5ms     58%|=============================>---------------------| Remaining: 43.9ms     60%|==============================>--------------------| Remaining: 42.2ms     62%|===============================>-------------------| Remaining: 39.6ms     64%|================================>------------------| Remaining: 37.9ms     66%|=================================>-----------------| Remaining: 35.3ms     68%|==================================>----------------| Remaining: 33.6ms     70%|===================================>---------------| Remaining: 31.1ms     72%|====================================>--------------| Remaining: 29.4ms     74%|=====================================>-------------| Remaining: 26.9ms     76%|======================================>------------| Remaining: 25.2ms     78%|=======================================>-----------| Remaining: 22.8ms     80%|========================================>----------| Remaining: 21.1ms     82%|=========================================>---------| Remaining: 18.5ms     84%|==========================================>--------| Remaining: 16.8ms     86%|===========================================>-------| Remaining: 14.3ms     88%|============================================>------| Remaining: 12.6ms     90%|=============================================>-----| Remaining: 10.1ms     92%|==============================================>----| Remaining: 8.4ms     94%|===============================================>---| Remaining: 5.9ms     96%|================================================>--| Remaining: 4.3ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 106.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output" matches output

Simulation time:   93.9ms
Elapsed time:      106.3ms
Coverage:          388 (52.4%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 3.6ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 15.0ms      2%|=>-------------------------------------------------| Remaining: 32.9ms      4%|==>------------------------------------------------| Remaining: 18.8ms      6%|===>-----------------------------------------------| Remaining: 14.0ms      8%|====>----------------------------------------------| Remaining: 11.5ms     10%|=====>---------------------------------------------| Remaining: 9.9ms     12%|======>--------------------------------------------| Remaining: 8.9ms     14%|=======>-------------------------------------------| Remaining: 8.1ms     16%|========>------------------------------------------| Remaining: 7.4ms     18%|=========>-----------------------------------------| Remaining: 6.8ms     20%|==========>----------------------------------------| Remaining: 6.3ms     22%|===========>---------------------------------------| Remaining: 6.0ms     24%|============>--------------------------------------| Remaining: 5.6ms     26%|=============>-------------------------------------| Remaining: 5.3ms     28%|==============>------------------------------------| Remaining: 5.1ms     30%|===============>-----------------------------------| Remaining: 4.8ms     32%|================>----------------------------------| Remaining: 4.6ms     34%|=================>---------------------------------| Remaining: 4.4ms     36%|==================>--------------------------------| Remaining: 4.2ms     38%|===================>-------------------------------| Remaining: 4.0ms     40%|====================>------------------------------| Remaining: 3.8ms     42%|=====================>-----------------------------| Remaining: 3.6ms     44%|======================>----------------------------| Remaining: 3.5ms     46%|=======================>---------------------------| Remaining: 3.3ms     48%|========================>--------------------------| Remaining: 3.2ms     50%|=========================>-------------------------| Remaining: 3.0ms     52%|==========================>------------------------| Remaining: 2.9ms     54%|===========================>-----------------------| Remaining: 2.8ms     56%|============================>----------------------| Remaining: 2.6ms     58%|=============================>---------------------| Remaining: 2.5ms     60%|==============================>--------------------| Remaining: 2.4ms     62%|===============================>-------------------| Remaining: 2.3ms     64%|================================>------------------| Remaining: 2.1ms     66%|=================================>-----------------| Remaining: 2.0ms     68%|==================================>----------------| Remaining: 1.9ms     70%|===================================>---------------| Remaining: 1.8ms     72%|====================================>--------------| Remaining: 1.6ms     74%|=====================================>-------------| Remaining: 1.5ms     76%|======================================>------------| Remaining: 1.4ms     78%|=======================================>-----------| Remaining: 1.3ms     80%|========================================>----------| Remaining: 1.2ms     82%|=========================================>---------| Remaining: 1.1ms     84%|==========================================>--------| Remaining: 1.0ms     86%|===========================================>-------| Remaining: 0.9ms     88%|============================================>------| Remaining: 0.8ms     90%|=============================================>-----| Remaining: 0.7ms     92%|==============================================>----| Remaining: 0.5ms     94%|===============================================>---| Remaining: 0.4ms     96%|================================================>--| Remaining: 0.3ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 7.2ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_input".

temp.blif:
  Nodes:           1359
  Connections:     2720
  Degree:          2.00
  Stages:          46

  2%|>--------------------------------------------------| Remaining: 362.8ms      2%|=>-------------------------------------------------| Remaining: 305.2ms      4%|==>------------------------------------------------| Remaining: 260.2ms      6%|===>-----------------------------------------------| Remaining: 226.8ms      8%|====>----------------------------------------------| Remaining: 214.0ms     10%|=====>---------------------------------------------| Remaining: 200.5ms     12%|======>--------------------------------------------| Remaining: 194.0ms     14%|=======>-------------------------------------------| Remaining: 185.5ms     16%|========>------------------------------------------| Remaining: 180.4ms     18%|=========>-----------------------------------------| Remaining: 173.3ms     20%|==========>----------------------------------------| Remaining: 168.8ms     22%|===========>---------------------------------------| Remaining: 162.6ms     24%|============>--------------------------------------| Remaining: 158.8ms     26%|=============>-------------------------------------| Remaining: 152.9ms     28%|==============>------------------------------------| Remaining: 149.1ms     30%|===============>-----------------------------------| Remaining: 143.5ms     32%|================>----------------------------------| Remaining: 139.9ms     34%|=================>---------------------------------| Remaining: 134.6ms     36%|==================>--------------------------------| Remaining: 131.5ms     38%|===================>-------------------------------| Remaining: 126.6ms     40%|====================>------------------------------| Remaining: 123.0ms     42%|=====================>-----------------------------| Remaining: 117.8ms     44%|======================>----------------------------| Remaining: 114.4ms     46%|=======================>---------------------------| Remaining: 109.4ms     48%|========================>--------------------------| Remaining: 106.3ms     50%|=========================>-------------------------| Remaining: 101.3ms     52%|==========================>------------------------| Remaining: 98.5ms     54%|===========================>-----------------------| Remaining: 93.6ms     56%|============================>----------------------| Remaining: 90.2ms     58%|=============================>---------------------| Remaining: 85.4ms     60%|==============================>--------------------| Remaining: 82.1ms     62%|===============================>-------------------| Remaining: 77.5ms     64%|================================>------------------| Remaining: 74.1ms     66%|=================================>-----------------| Remaining: 69.2ms     68%|==================================>----------------| Remaining: 65.9ms     70%|===================================>---------------| Remaining: 60.9ms     72%|====================================>--------------| Remaining: 57.6ms     74%|=====================================>-------------| Remaining: 52.6ms     76%|======================================>------------| Remaining: 49.3ms     78%|=======================================>-----------| Remaining: 44.3ms     80%|========================================>----------| Remaining: 41.0ms     82%|=========================================>---------| Remaining: 36.1ms     84%|==========================================>--------| Remaining: 32.8ms     86%|===========================================>-------| Remaining: 27.8ms     88%|============================================>------| Remaining: 24.6ms     90%|=============================================>-----| Remaining: 19.6ms     92%|==============================================>----| Remaining: 16.4ms     94%|===============================================>---| Remaining: 11.4ms     96%|================================================>--| Remaining: 8.2ms     98%|=================================================>-| Remaining: 3.3ms    100%|==================================================>| Total time: 203.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match4_str_arch_output" matches output

Simulation time:   190.9ms
Elapsed time:      203.8ms
Coverage:          1006 (74.0%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch.v:
  Nodes:           438
  Connections:     957
  Degree:          2.18
  Stages:          24

  0%|>--------------------------------------------------| Remaining: 1.2s      2%|=>-------------------------------------------------| Remaining: 702.3ms      4%|==>------------------------------------------------| Remaining: 665.1ms      6%|===>-----------------------------------------------| Remaining: 660.8ms      8%|====>----------------------------------------------| Remaining: 633.5ms     10%|=====>---------------------------------------------| Remaining: 616.0ms     12%|======>--------------------------------------------| Remaining: 596.2ms     14%|=======>-------------------------------------------| Remaining: 578.7ms     16%|========>------------------------------------------| Remaining: 566.1ms     18%|=========>-----------------------------------------| Remaining: 549.8ms     20%|==========>----------------------------------------| Remaining: 535.7ms     22%|===========>---------------------------------------| Remaining: 522.4ms     24%|============>--------------------------------------| Remaining: 508.3ms     26%|=============>-------------------------------------| Remaining: 494.8ms     28%|==============>------------------------------------| Remaining: 482.5ms     30%|===============>-----------------------------------| Remaining: 469.0ms     32%|================>----------------------------------| Remaining: 454.3ms     34%|=================>---------------------------------| Remaining: 440.5ms     36%|==================>--------------------------------| Remaining: 426.8ms     38%|===================>-------------------------------| Remaining: 412.8ms     40%|====================>------------------------------| Remaining: 399.0ms     42%|=====================>-----------------------------| Remaining: 385.1ms     44%|======================>----------------------------| Remaining: 371.1ms     46%|=======================>---------------------------| Remaining: 357.3ms     48%|========================>--------------------------| Remaining: 343.4ms     50%|=========================>-------------------------| Remaining: 330.2ms     52%|==========================>------------------------| Remaining: 316.7ms     54%|===========================>-----------------------| Remaining: 303.3ms     56%|============================>----------------------| Remaining: 291.4ms     58%|=============================>---------------------| Remaining: 277.5ms     60%|==============================>--------------------| Remaining: 264.8ms     62%|===============================>-------------------| Remaining: 252.5ms     64%|================================>------------------| Remaining: 240.4ms     66%|=================================>-----------------| Remaining: 227.4ms     68%|==================================>----------------| Remaining: 214.4ms     70%|===================================>---------------| Remaining: 200.7ms     72%|====================================>--------------| Remaining: 187.1ms     74%|=====================================>-------------| Remaining: 173.7ms     76%|======================================>------------| Remaining: 160.2ms     78%|=======================================>-----------| Remaining: 146.7ms     80%|========================================>----------| Remaining: 133.4ms     82%|=========================================>---------| Remaining: 120.4ms     84%|==========================================>--------| Remaining: 106.9ms     86%|===========================================>-------| Remaining: 93.5ms     88%|============================================>------| Remaining: 80.1ms     90%|=============================================>-----| Remaining: 66.7ms     92%|==============================================>----| Remaining: 53.5ms     94%|===============================================>---| Remaining: 40.2ms     96%|================================================>--| Remaining: 26.8ms     98%|=================================================>-| Remaining: 13.4ms    100%|==================================================>| Total time: 669.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output" matches output

Simulation time:   539.4ms
Elapsed time:      669.7ms
Coverage:          419 (95.7%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 6


Total # of multipliers = 6
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 4.2ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch.v:
  Nodes:           1830
  Connections:     4557
  Degree:          2.49
  Stages:          31

  0%|>--------------------------------------------------| Remaining: 5.6s      2%|=>-------------------------------------------------| Remaining: 2.8s      4%|==>------------------------------------------------| Remaining: 2.7s      6%|===>-----------------------------------------------| Remaining: 2.6s      8%|====>----------------------------------------------| Remaining: 2.5s     10%|=====>---------------------------------------------| Remaining: 2.4s     12%|======>--------------------------------------------| Remaining: 2.3s     14%|=======>-------------------------------------------| Remaining: 2.3s     16%|========>------------------------------------------| Remaining: 2.2s     18%|=========>-----------------------------------------| Remaining: 2.2s     20%|==========>----------------------------------------| Remaining: 2.1s     22%|===========>---------------------------------------| Remaining: 2.1s     24%|============>--------------------------------------| Remaining: 2.0s     26%|=============>-------------------------------------| Remaining: 1.9s     28%|==============>------------------------------------| Remaining: 1.9s     30%|===============>-----------------------------------| Remaining: 1.8s     32%|================>----------------------------------| Remaining: 1.8s     34%|=================>---------------------------------| Remaining: 1.7s     36%|==================>--------------------------------| Remaining: 1.7s     38%|===================>-------------------------------| Remaining: 1.6s     40%|====================>------------------------------| Remaining: 1.6s     42%|=====================>-----------------------------| Remaining: 1.5s     44%|======================>----------------------------| Remaining: 1.4s     46%|=======================>---------------------------| Remaining: 1.4s     48%|========================>--------------------------| Remaining: 1.3s     50%|=========================>-------------------------| Remaining: 1.3s     52%|==========================>------------------------| Remaining: 1.2s     54%|===========================>-----------------------| Remaining: 1.2s     56%|============================>----------------------| Remaining: 1.1s     58%|=============================>---------------------| Remaining: 1.1s     60%|==============================>--------------------| Remaining: 1.0s     62%|===============================>-------------------| Remaining: 973.3ms     64%|================================>------------------| Remaining: 922.3ms     66%|=================================>-----------------| Remaining: 870.5ms     68%|==================================>----------------| Remaining: 819.0ms     70%|===================================>---------------| Remaining: 767.2ms     72%|====================================>--------------| Remaining: 715.5ms     74%|=====================================>-------------| Remaining: 663.8ms     76%|======================================>------------| Remaining: 612.1ms     78%|=======================================>-----------| Remaining: 560.6ms     80%|========================================>----------| Remaining: 509.4ms     82%|=========================================>---------| Remaining: 458.3ms     84%|==========================================>--------| Remaining: 407.0ms     86%|===========================================>-------| Remaining: 356.0ms     88%|============================================>------| Remaining: 304.9ms     90%|=============================================>-----| Remaining: 254.0ms     92%|==============================================>----| Remaining: 203.1ms     94%|===============================================>---| Remaining: 152.2ms     96%|================================================>--| Remaining: 101.4ms     98%|=================================================>-| Remaining: 50.7ms    100%|==================================================>| Total time: 2.5s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output" matches output

Simulation time:   2.4s
Elapsed time:      2.5s
Coverage:          1811 (99.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 6


Total # of multipliers = 6
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 5.0ms      2%|=>-------------------------------------------------| Remaining: 19.6ms      4%|==>------------------------------------------------| Remaining: 10.8ms      6%|===>-----------------------------------------------| Remaining: 7.9ms      8%|====>----------------------------------------------| Remaining: 6.3ms     10%|=====>---------------------------------------------| Remaining: 5.3ms     12%|======>--------------------------------------------| Remaining: 4.6ms     14%|=======>-------------------------------------------| Remaining: 4.1ms     16%|========>------------------------------------------| Remaining: 3.8ms     18%|=========>-----------------------------------------| Remaining: 3.4ms     20%|==========>----------------------------------------| Remaining: 3.2ms     22%|===========>---------------------------------------| Remaining: 3.0ms     24%|============>--------------------------------------| Remaining: 2.8ms     26%|=============>-------------------------------------| Remaining: 2.6ms     28%|==============>------------------------------------| Remaining: 2.4ms     30%|===============>-----------------------------------| Remaining: 2.3ms     32%|================>----------------------------------| Remaining: 2.2ms     34%|=================>---------------------------------| Remaining: 2.1ms     36%|==================>--------------------------------| Remaining: 2.0ms     38%|===================>-------------------------------| Remaining: 1.9ms     40%|====================>------------------------------| Remaining: 1.8ms     42%|=====================>-----------------------------| Remaining: 1.7ms     44%|======================>----------------------------| Remaining: 1.6ms     46%|=======================>---------------------------| Remaining: 1.5ms     48%|========================>--------------------------| Remaining: 1.4ms     50%|=========================>-------------------------| Remaining: 1.4ms     52%|==========================>------------------------| Remaining: 1.3ms     54%|===========================>-----------------------| Remaining: 1.2ms     56%|============================>----------------------| Remaining: 1.2ms     58%|=============================>---------------------| Remaining: 1.1ms     60%|==============================>--------------------| Remaining: 1.0ms     62%|===============================>-------------------| Remaining: 1.0ms     64%|================================>------------------| Remaining: 0.9ms     66%|=================================>-----------------| Remaining: 0.9ms     68%|==================================>----------------| Remaining: 0.8ms     70%|===================================>---------------| Remaining: 0.8ms     72%|====================================>--------------| Remaining: 0.7ms     74%|=====================================>-------------| Remaining: 0.7ms     76%|======================================>------------| Remaining: 0.6ms     78%|=======================================>-----------| Remaining: 0.6ms     80%|========================================>----------| Remaining: 0.5ms     82%|=========================================>---------| Remaining: 0.4ms     84%|==========================================>--------| Remaining: 0.4ms     86%|===========================================>-------| Remaining: 0.6ms     88%|============================================>------| Remaining: 0.5ms     90%|=============================================>-----| Remaining: 0.4ms     92%|==============================================>----| Remaining: 0.3ms     94%|===============================================>---| Remaining: 0.2ms    100%|==================================================>| Total time: 4.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input".

temp.blif:
  Nodes:           492
  Connections:     1011
  Degree:          2.05
  Stages:          24

  0%|>--------------------------------------------------| Remaining: 1.4s      2%|=>-------------------------------------------------| Remaining: 932.5ms      4%|==>------------------------------------------------| Remaining: 841.3ms      6%|===>-----------------------------------------------| Remaining: 796.8ms      8%|====>----------------------------------------------| Remaining: 767.1ms     10%|=====>---------------------------------------------| Remaining: 739.4ms     12%|======>--------------------------------------------| Remaining: 716.8ms     14%|=======>-------------------------------------------| Remaining: 696.4ms     16%|========>------------------------------------------| Remaining: 677.4ms     18%|=========>-----------------------------------------| Remaining: 662.0ms     20%|==========>----------------------------------------| Remaining: 646.8ms     22%|===========>---------------------------------------| Remaining: 629.5ms     24%|============>--------------------------------------| Remaining: 612.8ms     26%|=============>-------------------------------------| Remaining: 597.2ms     28%|==============>------------------------------------| Remaining: 580.7ms     30%|===============>-----------------------------------| Remaining: 564.6ms     32%|================>----------------------------------| Remaining: 548.3ms     34%|=================>---------------------------------| Remaining: 532.4ms     36%|==================>--------------------------------| Remaining: 515.7ms     38%|===================>-------------------------------| Remaining: 498.9ms     40%|====================>------------------------------| Remaining: 482.2ms     42%|=====================>-----------------------------| Remaining: 466.6ms     44%|======================>----------------------------| Remaining: 450.9ms     46%|=======================>---------------------------| Remaining: 436.2ms     48%|========================>--------------------------| Remaining: 423.3ms     50%|=========================>-------------------------| Remaining: 411.7ms     52%|==========================>------------------------| Remaining: 399.9ms     54%|===========================>-----------------------| Remaining: 396.4ms     56%|============================>----------------------| Remaining: 377.8ms     58%|=============================>---------------------| Remaining: 360.3ms     60%|==============================>--------------------| Remaining: 342.8ms     62%|===============================>-------------------| Remaining: 324.9ms     64%|================================>------------------| Remaining: 307.1ms     66%|=================================>-----------------| Remaining: 289.3ms     68%|==================================>----------------| Remaining: 271.7ms     70%|===================================>---------------| Remaining: 254.1ms     72%|====================================>--------------| Remaining: 236.7ms     74%|=====================================>-------------| Remaining: 219.5ms     76%|======================================>------------| Remaining: 202.2ms     78%|=======================================>-----------| Remaining: 185.1ms     80%|========================================>----------| Remaining: 168.0ms     82%|=========================================>---------| Remaining: 151.1ms     84%|==========================================>--------| Remaining: 134.1ms     86%|===========================================>-------| Remaining: 117.2ms     88%|============================================>------| Remaining: 100.3ms     90%|=============================================>-----| Remaining: 83.5ms     92%|==============================================>----| Remaining: 66.7ms     94%|===============================================>---| Remaining: 50.0ms     96%|================================================>--| Remaining: 33.3ms     98%|=================================================>-| Remaining: 16.6ms    100%|==================================================>| Total time: 830.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output" matches output

Simulation time:   698.2ms
Elapsed time:      830.7ms
Coverage:          465 (94.5%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 5.1ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 43.1ms      2%|=>-------------------------------------------------| Remaining: 38.0ms      4%|==>------------------------------------------------| Remaining: 24.9ms      6%|===>-----------------------------------------------| Remaining: 19.1ms      8%|====>----------------------------------------------| Remaining: 16.0ms     10%|=====>---------------------------------------------| Remaining: 13.9ms     12%|======>--------------------------------------------| Remaining: 12.5ms     14%|=======>-------------------------------------------| Remaining: 11.6ms     16%|========>------------------------------------------| Remaining: 10.9ms     18%|=========>-----------------------------------------| Remaining: 10.2ms     20%|==========>----------------------------------------| Remaining: 9.6ms     22%|===========>---------------------------------------| Remaining: 9.1ms     24%|============>--------------------------------------| Remaining: 8.6ms     26%|=============>-------------------------------------| Remaining: 8.2ms     28%|==============>------------------------------------| Remaining: 7.9ms     30%|===============>-----------------------------------| Remaining: 7.5ms     32%|================>----------------------------------| Remaining: 7.2ms     34%|=================>---------------------------------| Remaining: 6.9ms     36%|==================>--------------------------------| Remaining: 6.6ms     38%|===================>-------------------------------| Remaining: 6.4ms     40%|====================>------------------------------| Remaining: 6.3ms     42%|=====================>-----------------------------| Remaining: 6.1ms     44%|======================>----------------------------| Remaining: 5.9ms     46%|=======================>---------------------------| Remaining: 5.7ms     48%|========================>--------------------------| Remaining: 5.4ms     50%|=========================>-------------------------| Remaining: 5.2ms     52%|==========================>------------------------| Remaining: 4.9ms     54%|===========================>-----------------------| Remaining: 4.7ms     56%|============================>----------------------| Remaining: 4.4ms     58%|=============================>---------------------| Remaining: 4.2ms     60%|==============================>--------------------| Remaining: 4.0ms     62%|===============================>-------------------| Remaining: 3.8ms     64%|================================>------------------| Remaining: 3.5ms     66%|=================================>-----------------| Remaining: 3.3ms     68%|==================================>----------------| Remaining: 3.1ms     70%|===================================>---------------| Remaining: 2.9ms     72%|====================================>--------------| Remaining: 2.7ms     74%|=====================================>-------------| Remaining: 2.5ms     76%|======================================>------------| Remaining: 2.3ms     78%|=======================================>-----------| Remaining: 2.1ms     80%|========================================>----------| Remaining: 2.0ms     82%|=========================================>---------| Remaining: 1.8ms     84%|==========================================>--------| Remaining: 1.6ms     86%|===========================================>-------| Remaining: 1.4ms     88%|============================================>------| Remaining: 1.3ms     90%|=============================================>-----| Remaining: 1.1ms     92%|==============================================>----| Remaining: 0.9ms     94%|===============================================>---| Remaining: 0.7ms     96%|================================================>--| Remaining: 0.4ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 12.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_input".

temp.blif:
  Nodes:           1884
  Connections:     4611
  Degree:          2.45
  Stages:          31

  0%|>--------------------------------------------------| Remaining: 6.3s      2%|=>-------------------------------------------------| Remaining: 3.2s      4%|==>------------------------------------------------| Remaining: 3.0s      6%|===>-----------------------------------------------| Remaining: 2.8s      8%|====>----------------------------------------------| Remaining: 2.7s     10%|=====>---------------------------------------------| Remaining: 2.6s     12%|======>--------------------------------------------| Remaining: 2.5s     14%|=======>-------------------------------------------| Remaining: 2.5s     16%|========>------------------------------------------| Remaining: 2.4s     18%|=========>-----------------------------------------| Remaining: 2.3s     20%|==========>----------------------------------------| Remaining: 2.3s     22%|===========>---------------------------------------| Remaining: 2.2s     24%|============>--------------------------------------| Remaining: 2.1s     26%|=============>-------------------------------------| Remaining: 2.1s     28%|==============>------------------------------------| Remaining: 2.0s     30%|===============>-----------------------------------| Remaining: 2.0s     32%|================>----------------------------------| Remaining: 1.9s     34%|=================>---------------------------------| Remaining: 1.8s     36%|==================>--------------------------------| Remaining: 1.8s     38%|===================>-------------------------------| Remaining: 1.7s     40%|====================>------------------------------| Remaining: 1.7s     42%|=====================>-----------------------------| Remaining: 1.6s     44%|======================>----------------------------| Remaining: 1.6s     46%|=======================>---------------------------| Remaining: 1.5s     48%|========================>--------------------------| Remaining: 1.5s     50%|=========================>-------------------------| Remaining: 1.4s     52%|==========================>------------------------| Remaining: 1.3s     54%|===========================>-----------------------| Remaining: 1.3s     56%|============================>----------------------| Remaining: 1.2s     58%|=============================>---------------------| Remaining: 1.2s     60%|==============================>--------------------| Remaining: 1.1s     62%|===============================>-------------------| Remaining: 1.1s     64%|================================>------------------| Remaining: 1.0s     66%|=================================>-----------------| Remaining: 945.2ms     68%|==================================>----------------| Remaining: 889.0ms     70%|===================================>---------------| Remaining: 833.3ms     72%|====================================>--------------| Remaining: 778.2ms     74%|=====================================>-------------| Remaining: 722.7ms     76%|======================================>------------| Remaining: 666.8ms     78%|=======================================>-----------| Remaining: 611.0ms     80%|========================================>----------| Remaining: 555.1ms     82%|=========================================>---------| Remaining: 499.4ms     84%|==========================================>--------| Remaining: 443.8ms     86%|===========================================>-------| Remaining: 388.2ms     88%|============================================>------| Remaining: 333.3ms     90%|=============================================>-----| Remaining: 277.6ms     92%|==============================================>----| Remaining: 221.9ms     94%|===============================================>---| Remaining: 166.4ms     96%|================================================>--| Remaining: 110.9ms     98%|=================================================>-| Remaining: 55.4ms    100%|==================================================>| Total time: 2.8s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match5_str_arch_output" matches output

Simulation time:   2.6s
Elapsed time:      2.8s
Coverage:          1857 (98.6%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch.v:
  Nodes:           240
  Connections:     429
  Degree:          1.79
  Stages:          21

  0%|>--------------------------------------------------| Remaining: 682.6ms      2%|=>-------------------------------------------------| Remaining: 352.1ms      4%|==>------------------------------------------------| Remaining: 337.5ms      6%|===>-----------------------------------------------| Remaining: 336.3ms      8%|====>----------------------------------------------| Remaining: 323.6ms     10%|=====>---------------------------------------------| Remaining: 312.2ms     12%|======>--------------------------------------------| Remaining: 311.2ms     14%|=======>-------------------------------------------| Remaining: 304.2ms     16%|========>------------------------------------------| Remaining: 309.1ms     18%|=========>-----------------------------------------| Remaining: 302.2ms     20%|==========>----------------------------------------| Remaining: 296.1ms     22%|===========>---------------------------------------| Remaining: 285.8ms     24%|============>--------------------------------------| Remaining: 278.3ms     26%|=============>-------------------------------------| Remaining: 269.0ms     28%|==============>------------------------------------| Remaining: 260.2ms     30%|===============>-----------------------------------| Remaining: 251.8ms     32%|================>----------------------------------| Remaining: 243.7ms     34%|=================>---------------------------------| Remaining: 239.4ms     36%|==================>--------------------------------| Remaining: 231.5ms     38%|===================>-------------------------------| Remaining: 223.3ms     40%|====================>------------------------------| Remaining: 216.1ms     42%|=====================>-----------------------------| Remaining: 209.0ms     44%|======================>----------------------------| Remaining: 201.5ms     46%|=======================>---------------------------| Remaining: 194.4ms     48%|========================>--------------------------| Remaining: 187.0ms     50%|=========================>-------------------------| Remaining: 179.4ms     52%|==========================>------------------------| Remaining: 171.8ms     54%|===========================>-----------------------| Remaining: 164.2ms     56%|============================>----------------------| Remaining: 157.1ms     58%|=============================>---------------------| Remaining: 149.3ms     60%|==============================>--------------------| Remaining: 142.2ms     62%|===============================>-------------------| Remaining: 134.8ms     64%|================================>------------------| Remaining: 127.5ms     66%|=================================>-----------------| Remaining: 120.1ms     68%|==================================>----------------| Remaining: 112.9ms     70%|===================================>---------------| Remaining: 105.7ms     72%|====================================>--------------| Remaining: 98.5ms     74%|=====================================>-------------| Remaining: 91.3ms     76%|======================================>------------| Remaining: 84.2ms     78%|=======================================>-----------| Remaining: 77.1ms     80%|========================================>----------| Remaining: 70.1ms     82%|=========================================>---------| Remaining: 63.0ms     84%|==========================================>--------| Remaining: 55.9ms     86%|===========================================>-------| Remaining: 48.8ms     88%|============================================>------| Remaining: 41.8ms     90%|=============================================>-----| Remaining: 34.8ms     92%|==============================================>----| Remaining: 27.8ms     94%|===============================================>---| Remaining: 20.8ms     96%|================================================>--| Remaining: 13.9ms     98%|=================================================>-| Remaining: 6.9ms    100%|==================================================>| Total time: 345.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output" matches output

Simulation time:   254.5ms
Elapsed time:      345.6ms
Coverage:          221 (92.1%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 2


Total # of multipliers = 2
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch.v:
  Nodes:           704
  Connections:     1629
  Degree:          2.31
  Stages:          28

  0%|>--------------------------------------------------| Remaining: 1.8s      2%|=>-------------------------------------------------| Remaining: 958.1ms      4%|==>------------------------------------------------| Remaining: 937.9ms      6%|===>-----------------------------------------------| Remaining: 902.2ms      8%|====>----------------------------------------------| Remaining: 877.4ms     10%|=====>---------------------------------------------| Remaining: 859.7ms     12%|======>--------------------------------------------| Remaining: 844.8ms     14%|=======>-------------------------------------------| Remaining: 823.9ms     16%|========>------------------------------------------| Remaining: 803.9ms     18%|=========>-----------------------------------------| Remaining: 782.2ms     20%|==========>----------------------------------------| Remaining: 763.4ms     22%|===========>---------------------------------------| Remaining: 743.3ms     24%|============>--------------------------------------| Remaining: 724.9ms     26%|=============>-------------------------------------| Remaining: 702.7ms     28%|==============>------------------------------------| Remaining: 681.6ms     30%|===============>-----------------------------------| Remaining: 660.6ms     32%|================>----------------------------------| Remaining: 639.9ms     34%|=================>---------------------------------| Remaining: 619.8ms     36%|==================>--------------------------------| Remaining: 599.9ms     38%|===================>-------------------------------| Remaining: 580.7ms     40%|====================>------------------------------| Remaining: 562.0ms     42%|=====================>-----------------------------| Remaining: 542.9ms     44%|======================>----------------------------| Remaining: 523.8ms     46%|=======================>---------------------------| Remaining: 504.8ms     48%|========================>--------------------------| Remaining: 485.8ms     50%|=========================>-------------------------| Remaining: 467.3ms     52%|==========================>------------------------| Remaining: 448.4ms     54%|===========================>-----------------------| Remaining: 429.5ms     56%|============================>----------------------| Remaining: 411.0ms     58%|=============================>---------------------| Remaining: 391.8ms     60%|==============================>--------------------| Remaining: 373.6ms     62%|===============================>-------------------| Remaining: 354.9ms     64%|================================>------------------| Remaining: 336.3ms     66%|=================================>-----------------| Remaining: 317.4ms     68%|==================================>----------------| Remaining: 298.4ms     70%|===================================>---------------| Remaining: 279.6ms     72%|====================================>--------------| Remaining: 261.0ms     74%|=====================================>-------------| Remaining: 243.0ms     76%|======================================>------------| Remaining: 224.2ms     78%|=======================================>-----------| Remaining: 205.7ms     80%|========================================>----------| Remaining: 186.9ms     82%|=========================================>---------| Remaining: 168.2ms     84%|==========================================>--------| Remaining: 149.5ms     86%|===========================================>-------| Remaining: 130.8ms     88%|============================================>------| Remaining: 112.1ms     90%|=============================================>-----| Remaining: 93.4ms     92%|==============================================>----| Remaining: 74.7ms     94%|===============================================>---| Remaining: 56.0ms     96%|================================================>--| Remaining: 37.3ms     98%|=================================================>-| Remaining: 18.7ms    100%|==================================================>| Total time: 932.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output" matches output

Simulation time:   841.9ms
Elapsed time:      932.7ms
Coverage:          685 (97.3%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
9 X 9 => 2


Total # of multipliers = 2
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.6ms      2%|=>-------------------------------------------------| Remaining: 19.0ms      4%|==>------------------------------------------------| Remaining: 10.1ms      6%|===>-----------------------------------------------| Remaining: 6.8ms      8%|====>----------------------------------------------| Remaining: 5.2ms     10%|=====>---------------------------------------------| Remaining: 4.3ms     12%|======>--------------------------------------------| Remaining: 3.7ms     14%|=======>-------------------------------------------| Remaining: 3.3ms     16%|========>------------------------------------------| Remaining: 2.9ms     18%|=========>-----------------------------------------| Remaining: 2.7ms     20%|==========>----------------------------------------| Remaining: 2.5ms     22%|===========>---------------------------------------| Remaining: 2.2ms     24%|============>--------------------------------------| Remaining: 2.0ms     26%|=============>-------------------------------------| Remaining: 1.9ms     28%|==============>------------------------------------| Remaining: 1.8ms     30%|===============>-----------------------------------| Remaining: 1.6ms     32%|================>----------------------------------| Remaining: 1.5ms     34%|=================>---------------------------------| Remaining: 1.4ms     36%|==================>--------------------------------| Remaining: 1.4ms     38%|===================>-------------------------------| Remaining: 1.3ms     40%|====================>------------------------------| Remaining: 1.2ms     42%|=====================>-----------------------------| Remaining: 1.2ms     44%|======================>----------------------------| Remaining: 1.1ms     46%|=======================>---------------------------| Remaining: 1.1ms     48%|========================>--------------------------| Remaining: 1.0ms     50%|=========================>-------------------------| Remaining: 0.9ms     52%|==========================>------------------------| Remaining: 0.9ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.8ms     58%|=============================>---------------------| Remaining: 0.8ms     60%|==============================>--------------------| Remaining: 0.7ms     62%|===============================>-------------------| Remaining: 0.7ms     64%|================================>------------------| Remaining: 0.7ms     66%|=================================>-----------------| Remaining: 0.6ms     68%|==================================>----------------| Remaining: 0.6ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.5ms     74%|=====================================>-------------| Remaining: 0.5ms     76%|======================================>------------| Remaining: 0.9ms     78%|=======================================>-----------| Remaining: 0.8ms     80%|========================================>----------| Remaining: 0.7ms     82%|=========================================>---------| Remaining: 0.6ms     84%|==========================================>--------| Remaining: 0.6ms     86%|===========================================>-------| Remaining: 0.5ms     88%|============================================>------| Remaining: 0.4ms     90%|=============================================>-----| Remaining: 0.3ms     92%|==============================================>----| Remaining: 0.3ms     94%|===============================================>---| Remaining: 0.2ms    100%|==================================================>| Total time: 3.3ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input".

temp.blif:
  Nodes:           294
  Connections:     483
  Degree:          1.64
  Stages:          22

  0%|>--------------------------------------------------| Remaining: 838.2ms      2%|=>-------------------------------------------------| Remaining: 467.0ms      4%|==>------------------------------------------------| Remaining: 432.0ms      6%|===>-----------------------------------------------| Remaining: 415.5ms      8%|====>----------------------------------------------| Remaining: 404.3ms     10%|=====>---------------------------------------------| Remaining: 396.0ms     12%|======>--------------------------------------------| Remaining: 385.8ms     14%|=======>-------------------------------------------| Remaining: 375.9ms     16%|========>------------------------------------------| Remaining: 365.7ms     18%|=========>-----------------------------------------| Remaining: 356.0ms     20%|==========>----------------------------------------| Remaining: 348.8ms     22%|===========>---------------------------------------| Remaining: 342.0ms     24%|============>--------------------------------------| Remaining: 333.2ms     26%|=============>-------------------------------------| Remaining: 323.2ms     28%|==============>------------------------------------| Remaining: 313.6ms     30%|===============>-----------------------------------| Remaining: 305.1ms     32%|================>----------------------------------| Remaining: 296.5ms     34%|=================>---------------------------------| Remaining: 287.2ms     36%|==================>--------------------------------| Remaining: 277.9ms     38%|===================>-------------------------------| Remaining: 268.8ms     40%|====================>------------------------------| Remaining: 259.6ms     42%|=====================>-----------------------------| Remaining: 250.4ms     44%|======================>----------------------------| Remaining: 241.9ms     46%|=======================>---------------------------| Remaining: 233.1ms     48%|========================>--------------------------| Remaining: 224.2ms     50%|=========================>-------------------------| Remaining: 215.2ms     52%|==========================>------------------------| Remaining: 206.4ms     54%|===========================>-----------------------| Remaining: 197.7ms     56%|============================>----------------------| Remaining: 188.9ms     58%|=============================>---------------------| Remaining: 180.7ms     60%|==============================>--------------------| Remaining: 172.5ms     62%|===============================>-------------------| Remaining: 163.7ms     64%|================================>------------------| Remaining: 154.8ms     66%|=================================>-----------------| Remaining: 146.0ms     68%|==================================>----------------| Remaining: 137.3ms     70%|===================================>---------------| Remaining: 128.7ms     72%|====================================>--------------| Remaining: 120.1ms     74%|=====================================>-------------| Remaining: 111.4ms     76%|======================================>------------| Remaining: 102.8ms     78%|=======================================>-----------| Remaining: 94.1ms     80%|========================================>----------| Remaining: 85.5ms     82%|=========================================>---------| Remaining: 76.9ms     84%|==========================================>--------| Remaining: 68.4ms     86%|===========================================>-------| Remaining: 59.8ms     88%|============================================>------| Remaining: 51.2ms     90%|=============================================>-----| Remaining: 42.7ms     92%|==============================================>----| Remaining: 34.2ms     94%|===============================================>---| Remaining: 25.6ms     96%|================================================>--| Remaining: 17.1ms     98%|=================================================>-| Remaining: 8.5ms    100%|==================================================>| Total time: 426.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output" matches output

Simulation time:   336.9ms
Elapsed time:      426.6ms
Coverage:          267 (90.8%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.9ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 15.5ms      2%|=>-------------------------------------------------| Remaining: 25.6ms      4%|==>------------------------------------------------| Remaining: 14.8ms      6%|===>-----------------------------------------------| Remaining: 11.1ms      8%|====>----------------------------------------------| Remaining: 9.5ms     10%|=====>---------------------------------------------| Remaining: 8.1ms     12%|======>--------------------------------------------| Remaining: 7.0ms     14%|=======>-------------------------------------------| Remaining: 6.3ms     16%|========>------------------------------------------| Remaining: 5.7ms     18%|=========>-----------------------------------------| Remaining: 5.3ms     20%|==========>----------------------------------------| Remaining: 5.0ms     22%|===========>---------------------------------------| Remaining: 4.7ms     24%|============>--------------------------------------| Remaining: 4.4ms     26%|=============>-------------------------------------| Remaining: 4.2ms     28%|==============>------------------------------------| Remaining: 3.9ms     30%|===============>-----------------------------------| Remaining: 3.7ms     32%|================>----------------------------------| Remaining: 3.5ms     34%|=================>---------------------------------| Remaining: 3.3ms     36%|==================>--------------------------------| Remaining: 3.2ms     38%|===================>-------------------------------| Remaining: 3.0ms     40%|====================>------------------------------| Remaining: 2.9ms     42%|=====================>-----------------------------| Remaining: 2.8ms     44%|======================>----------------------------| Remaining: 2.6ms     46%|=======================>---------------------------| Remaining: 2.5ms     48%|========================>--------------------------| Remaining: 2.4ms     50%|=========================>-------------------------| Remaining: 2.3ms     52%|==========================>------------------------| Remaining: 2.2ms     54%|===========================>-----------------------| Remaining: 2.1ms     56%|============================>----------------------| Remaining: 1.9ms     58%|=============================>---------------------| Remaining: 1.8ms     60%|==============================>--------------------| Remaining: 1.7ms     62%|===============================>-------------------| Remaining: 1.6ms     64%|================================>------------------| Remaining: 1.5ms     66%|=================================>-----------------| Remaining: 1.4ms     68%|==================================>----------------| Remaining: 1.3ms     70%|===================================>---------------| Remaining: 1.3ms     72%|====================================>--------------| Remaining: 1.2ms     74%|=====================================>-------------| Remaining: 1.1ms     76%|======================================>------------| Remaining: 1.0ms     78%|=======================================>-----------| Remaining: 0.9ms     80%|========================================>----------| Remaining: 0.8ms     82%|=========================================>---------| Remaining: 0.7ms     84%|==========================================>--------| Remaining: 0.7ms     86%|===========================================>-------| Remaining: 0.6ms     88%|============================================>------| Remaining: 0.5ms     90%|=============================================>-----| Remaining: 0.4ms     92%|==============================================>----| Remaining: 0.3ms     94%|===============================================>---| Remaining: 0.3ms     96%|================================================>--| Remaining: 0.2ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 5.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_input".

temp.blif:
  Nodes:           758
  Connections:     1683
  Degree:          2.22
  Stages:          29

  0%|>--------------------------------------------------| Remaining: 2.4s      2%|=>-------------------------------------------------| Remaining: 1.2s      4%|==>------------------------------------------------| Remaining: 1.1s      6%|===>-----------------------------------------------| Remaining: 1.1s      8%|====>----------------------------------------------| Remaining: 1.0s     10%|=====>---------------------------------------------| Remaining: 1.0s     12%|======>--------------------------------------------| Remaining: 988.2ms     14%|=======>-------------------------------------------| Remaining: 964.2ms     16%|========>------------------------------------------| Remaining: 938.6ms     18%|=========>-----------------------------------------| Remaining: 914.9ms     20%|==========>----------------------------------------| Remaining: 892.2ms     22%|===========>---------------------------------------| Remaining: 870.2ms     24%|============>--------------------------------------| Remaining: 848.6ms     26%|=============>-------------------------------------| Remaining: 827.1ms     28%|==============>------------------------------------| Remaining: 804.7ms     30%|===============>-----------------------------------| Remaining: 781.9ms     32%|================>----------------------------------| Remaining: 761.5ms     34%|=================>---------------------------------| Remaining: 739.0ms     36%|==================>--------------------------------| Remaining: 716.3ms     38%|===================>-------------------------------| Remaining: 697.9ms     40%|====================>------------------------------| Remaining: 686.5ms     42%|=====================>-----------------------------| Remaining: 663.4ms     44%|======================>----------------------------| Remaining: 639.7ms     46%|=======================>---------------------------| Remaining: 616.4ms     48%|========================>--------------------------| Remaining: 592.7ms     50%|=========================>-------------------------| Remaining: 569.4ms     52%|==========================>------------------------| Remaining: 546.3ms     54%|===========================>-----------------------| Remaining: 523.6ms     56%|============================>----------------------| Remaining: 500.6ms     58%|=============================>---------------------| Remaining: 476.6ms     60%|==============================>--------------------| Remaining: 455.1ms     62%|===============================>-------------------| Remaining: 432.9ms     64%|================================>------------------| Remaining: 410.0ms     66%|=================================>-----------------| Remaining: 386.9ms     68%|==================================>----------------| Remaining: 363.8ms     70%|===================================>---------------| Remaining: 341.5ms     72%|====================================>--------------| Remaining: 318.5ms     74%|=====================================>-------------| Remaining: 295.6ms     76%|======================================>------------| Remaining: 272.7ms     78%|=======================================>-----------| Remaining: 249.9ms     80%|========================================>----------| Remaining: 227.0ms     82%|=========================================>---------| Remaining: 204.3ms     84%|==========================================>--------| Remaining: 181.5ms     86%|===========================================>-------| Remaining: 158.7ms     88%|============================================>------| Remaining: 136.0ms     90%|=============================================>-----| Remaining: 113.2ms     92%|==============================================>----| Remaining: 90.6ms     94%|===============================================>---| Remaining: 67.9ms     96%|================================================>--| Remaining: 45.3ms     98%|=================================================>-| Remaining: 22.7ms    100%|==================================================>| Total time: 1.1s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_match6_str_arch_output" matches output

Simulation time:   1.0s
Elapsed time:      1.1s
Coverage:          731 (96.4%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod.v:
  Nodes:           170
  Connections:     165
  Degree:          0.97
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 382.6ms      2%|=>-------------------------------------------------| Remaining: 233.2ms      4%|==>------------------------------------------------| Remaining: 222.3ms      6%|===>-----------------------------------------------| Remaining: 218.0ms      8%|====>----------------------------------------------| Remaining: 214.6ms     10%|=====>---------------------------------------------| Remaining: 208.3ms     12%|======>--------------------------------------------| Remaining: 203.6ms     14%|=======>-------------------------------------------| Remaining: 198.1ms     16%|========>------------------------------------------| Remaining: 196.0ms     18%|=========>-----------------------------------------| Remaining: 192.5ms     20%|==========>----------------------------------------| Remaining: 187.2ms     22%|===========>---------------------------------------| Remaining: 183.0ms     24%|============>--------------------------------------| Remaining: 177.7ms     26%|=============>-------------------------------------| Remaining: 173.3ms     28%|==============>------------------------------------| Remaining: 169.6ms     30%|===============>-----------------------------------| Remaining: 166.3ms     32%|================>----------------------------------| Remaining: 161.3ms     34%|=================>---------------------------------| Remaining: 157.7ms     36%|==================>--------------------------------| Remaining: 152.5ms     38%|===================>-------------------------------| Remaining: 147.3ms     40%|====================>------------------------------| Remaining: 142.3ms     42%|=====================>-----------------------------| Remaining: 137.2ms     44%|======================>----------------------------| Remaining: 132.2ms     46%|=======================>---------------------------| Remaining: 127.1ms     48%|========================>--------------------------| Remaining: 122.6ms     50%|=========================>-------------------------| Remaining: 117.7ms     52%|==========================>------------------------| Remaining: 112.8ms     54%|===========================>-----------------------| Remaining: 108.2ms     56%|============================>----------------------| Remaining: 103.3ms     58%|=============================>---------------------| Remaining: 98.3ms     60%|==============================>--------------------| Remaining: 93.9ms     62%|===============================>-------------------| Remaining: 89.1ms     64%|================================>------------------| Remaining: 84.6ms     66%|=================================>-----------------| Remaining: 80.0ms     68%|==================================>----------------| Remaining: 75.3ms     70%|===================================>---------------| Remaining: 70.6ms     72%|====================================>--------------| Remaining: 66.1ms     74%|=====================================>-------------| Remaining: 61.4ms     76%|======================================>------------| Remaining: 56.8ms     78%|=======================================>-----------| Remaining: 52.1ms     80%|========================================>----------| Remaining: 47.3ms     82%|=========================================>---------| Remaining: 42.6ms     84%|==========================================>--------| Remaining: 37.8ms     86%|===========================================>-------| Remaining: 33.1ms     88%|============================================>------| Remaining: 28.3ms     90%|=============================================>-----| Remaining: 23.6ms     92%|==============================================>----| Remaining: 18.8ms     94%|===============================================>---| Remaining: 14.1ms     96%|================================================>--| Remaining: 9.4ms     98%|=================================================>-| Remaining: 4.7ms    100%|==================================================>| Total time: 234.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output" matches output

Simulation time:   158.3ms
Elapsed time:      234.9ms
Coverage:          167 (98.2%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod.v:
  Nodes:           170
  Connections:     165
  Degree:          0.97
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 374.5ms      2%|=>-------------------------------------------------| Remaining: 254.0ms      4%|==>------------------------------------------------| Remaining: 232.1ms      6%|===>-----------------------------------------------| Remaining: 223.1ms      8%|====>----------------------------------------------| Remaining: 215.6ms     10%|=====>---------------------------------------------| Remaining: 211.1ms     12%|======>--------------------------------------------| Remaining: 206.0ms     14%|=======>-------------------------------------------| Remaining: 203.8ms     16%|========>------------------------------------------| Remaining: 200.2ms     18%|=========>-----------------------------------------| Remaining: 195.7ms     20%|==========>----------------------------------------| Remaining: 190.6ms     22%|===========>---------------------------------------| Remaining: 186.8ms     24%|============>--------------------------------------| Remaining: 183.7ms     26%|=============>-------------------------------------| Remaining: 179.3ms     28%|==============>------------------------------------| Remaining: 174.7ms     30%|===============>-----------------------------------| Remaining: 169.3ms     32%|================>----------------------------------| Remaining: 164.7ms     34%|=================>---------------------------------| Remaining: 159.5ms     36%|==================>--------------------------------| Remaining: 154.2ms     38%|===================>-------------------------------| Remaining: 149.8ms     40%|====================>------------------------------| Remaining: 144.6ms     42%|=====================>-----------------------------| Remaining: 139.3ms     44%|======================>----------------------------| Remaining: 134.2ms     46%|=======================>---------------------------| Remaining: 129.2ms     48%|========================>--------------------------| Remaining: 124.4ms     50%|=========================>-------------------------| Remaining: 119.4ms     52%|==========================>------------------------| Remaining: 114.4ms     54%|===========================>-----------------------| Remaining: 109.6ms     56%|============================>----------------------| Remaining: 104.7ms     58%|=============================>---------------------| Remaining: 99.7ms     60%|==============================>--------------------| Remaining: 95.1ms     62%|===============================>-------------------| Remaining: 90.3ms     64%|================================>------------------| Remaining: 85.4ms     66%|=================================>-----------------| Remaining: 81.1ms     68%|==================================>----------------| Remaining: 76.6ms     70%|===================================>---------------| Remaining: 72.0ms     72%|====================================>--------------| Remaining: 67.4ms     74%|=====================================>-------------| Remaining: 62.6ms     76%|======================================>------------| Remaining: 57.8ms     78%|=======================================>-----------| Remaining: 53.0ms     80%|========================================>----------| Remaining: 48.2ms     82%|=========================================>---------| Remaining: 43.4ms     84%|==========================================>--------| Remaining: 38.5ms     86%|===========================================>-------| Remaining: 33.7ms     88%|============================================>------| Remaining: 28.9ms     90%|=============================================>-----| Remaining: 24.0ms     92%|==============================================>----| Remaining: 19.2ms     94%|===============================================>---| Remaining: 14.4ms     96%|================================================>--| Remaining: 9.6ms     98%|=================================================>-| Remaining: 4.8ms    100%|==================================================>| Total time: 240.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output" matches output

Simulation time:   161.9ms
Elapsed time:      240.3ms
Coverage:          167 (98.2%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.9ms      2%|=>-------------------------------------------------| Remaining: 18.3ms      4%|==>------------------------------------------------| Remaining: 9.8ms      6%|===>-----------------------------------------------| Remaining: 6.7ms      8%|====>----------------------------------------------| Remaining: 5.2ms     10%|=====>---------------------------------------------| Remaining: 4.4ms     12%|======>--------------------------------------------| Remaining: 3.7ms     14%|=======>-------------------------------------------| Remaining: 3.3ms     16%|========>------------------------------------------| Remaining: 3.0ms     18%|=========>-----------------------------------------| Remaining: 2.8ms     20%|==========>----------------------------------------| Remaining: 2.5ms     22%|===========>---------------------------------------| Remaining: 2.3ms     24%|============>--------------------------------------| Remaining: 2.1ms     26%|=============>-------------------------------------| Remaining: 2.0ms     28%|==============>------------------------------------| Remaining: 1.9ms     30%|===============>-----------------------------------| Remaining: 1.7ms     32%|================>----------------------------------| Remaining: 1.6ms     34%|=================>---------------------------------| Remaining: 1.5ms     36%|==================>--------------------------------| Remaining: 1.5ms     38%|===================>-------------------------------| Remaining: 1.4ms     40%|====================>------------------------------| Remaining: 1.3ms     42%|=====================>-----------------------------| Remaining: 1.2ms     44%|======================>----------------------------| Remaining: 1.1ms     46%|=======================>---------------------------| Remaining: 1.1ms     48%|========================>--------------------------| Remaining: 1.0ms     50%|=========================>-------------------------| Remaining: 1.0ms     52%|==========================>------------------------| Remaining: 0.9ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.8ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.7ms     62%|===============================>-------------------| Remaining: 0.9ms     64%|================================>------------------| Remaining: 0.8ms     66%|=================================>-----------------| Remaining: 0.7ms     68%|==================================>----------------| Remaining: 0.7ms     70%|===================================>---------------| Remaining: 0.6ms     72%|====================================>--------------| Remaining: 0.6ms     74%|=====================================>-------------| Remaining: 0.5ms     76%|======================================>------------| Remaining: 0.5ms     78%|=======================================>-----------| Remaining: 0.4ms     80%|========================================>----------| Remaining: 0.4ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.3ms     86%|===========================================>-------| Remaining: 0.3ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms    100%|==================================================>| Total time: 1.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input".

temp.blif:
  Nodes:           203
  Connections:     198
  Degree:          0.98
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 442.5ms      2%|=>-------------------------------------------------| Remaining: 287.9ms      4%|==>------------------------------------------------| Remaining: 266.2ms      6%|===>-----------------------------------------------| Remaining: 257.3ms      8%|====>----------------------------------------------| Remaining: 249.1ms     10%|=====>---------------------------------------------| Remaining: 242.4ms     12%|======>--------------------------------------------| Remaining: 236.5ms     14%|=======>-------------------------------------------| Remaining: 231.2ms     16%|========>------------------------------------------| Remaining: 224.9ms     18%|=========>-----------------------------------------| Remaining: 219.9ms     20%|==========>----------------------------------------| Remaining: 216.3ms     22%|===========>---------------------------------------| Remaining: 210.6ms     24%|============>--------------------------------------| Remaining: 204.7ms     26%|=============>-------------------------------------| Remaining: 198.8ms     28%|==============>------------------------------------| Remaining: 193.5ms     30%|===============>-----------------------------------| Remaining: 188.3ms     32%|================>----------------------------------| Remaining: 182.9ms     34%|=================>---------------------------------| Remaining: 178.9ms     36%|==================>--------------------------------| Remaining: 173.1ms     38%|===================>-------------------------------| Remaining: 167.9ms     40%|====================>------------------------------| Remaining: 162.5ms     42%|=====================>-----------------------------| Remaining: 157.5ms     44%|======================>----------------------------| Remaining: 152.3ms     46%|=======================>---------------------------| Remaining: 147.4ms     48%|========================>--------------------------| Remaining: 142.4ms     50%|=========================>-------------------------| Remaining: 137.4ms     52%|==========================>------------------------| Remaining: 132.2ms     54%|===========================>-----------------------| Remaining: 127.2ms     56%|============================>----------------------| Remaining: 122.0ms     58%|=============================>---------------------| Remaining: 116.5ms     60%|==============================>--------------------| Remaining: 111.5ms     62%|===============================>-------------------| Remaining: 105.7ms     64%|================================>------------------| Remaining: 100.1ms     66%|=================================>-----------------| Remaining: 94.9ms     68%|==================================>----------------| Remaining: 89.2ms     70%|===================================>---------------| Remaining: 83.4ms     72%|====================================>--------------| Remaining: 77.8ms     74%|=====================================>-------------| Remaining: 72.2ms     76%|======================================>------------| Remaining: 66.6ms     78%|=======================================>-----------| Remaining: 61.1ms     80%|========================================>----------| Remaining: 55.4ms     82%|=========================================>---------| Remaining: 49.8ms     84%|==========================================>--------| Remaining: 44.2ms     86%|===========================================>-------| Remaining: 38.7ms     88%|============================================>------| Remaining: 33.1ms     90%|=============================================>-----| Remaining: 27.6ms     92%|==============================================>----| Remaining: 22.1ms     94%|===============================================>---| Remaining: 16.5ms     96%|================================================>--| Remaining: 11.0ms     98%|=================================================>-| Remaining: 5.5ms    100%|==================================================>| Total time: 274.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output" matches output

Simulation time:   196.6ms
Elapsed time:      274.7ms
Coverage:          200 (98.5%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.9ms      2%|=>-------------------------------------------------| Remaining: 18.5ms      4%|==>------------------------------------------------| Remaining: 9.7ms      6%|===>-----------------------------------------------| Remaining: 6.5ms      8%|====>----------------------------------------------| Remaining: 5.1ms     10%|=====>---------------------------------------------| Remaining: 4.2ms     12%|======>--------------------------------------------| Remaining: 3.5ms     14%|=======>-------------------------------------------| Remaining: 3.0ms     16%|========>------------------------------------------| Remaining: 2.7ms     18%|=========>-----------------------------------------| Remaining: 2.5ms     20%|==========>----------------------------------------| Remaining: 2.2ms     22%|===========>---------------------------------------| Remaining: 2.0ms     24%|============>--------------------------------------| Remaining: 1.9ms     26%|=============>-------------------------------------| Remaining: 1.8ms     28%|==============>------------------------------------| Remaining: 1.6ms     30%|===============>-----------------------------------| Remaining: 1.5ms     32%|================>----------------------------------| Remaining: 1.4ms     34%|=================>---------------------------------| Remaining: 1.3ms     36%|==================>--------------------------------| Remaining: 1.2ms     38%|===================>-------------------------------| Remaining: 1.1ms     40%|====================>------------------------------| Remaining: 1.1ms     42%|=====================>-----------------------------| Remaining: 1.0ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.9ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.8ms     52%|==========================>------------------------| Remaining: 0.7ms     54%|===========================>-----------------------| Remaining: 0.7ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.6ms     60%|==============================>--------------------| Remaining: 0.6ms     62%|===============================>-------------------| Remaining: 0.7ms     64%|================================>------------------| Remaining: 0.6ms     66%|=================================>-----------------| Remaining: 0.6ms     68%|==================================>----------------| Remaining: 0.6ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.5ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.4ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.3ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms    100%|==================================================>| Total time: 1.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_input".

temp.blif:
  Nodes:           203
  Connections:     198
  Degree:          0.98
  Stages:          4

  0%|>--------------------------------------------------| Remaining: 440.5ms      2%|=>-------------------------------------------------| Remaining: 276.4ms      4%|==>------------------------------------------------| Remaining: 271.0ms      6%|===>-----------------------------------------------| Remaining: 275.0ms      8%|====>----------------------------------------------| Remaining: 261.6ms     10%|=====>---------------------------------------------| Remaining: 255.8ms     12%|======>--------------------------------------------| Remaining: 250.2ms     14%|=======>-------------------------------------------| Remaining: 242.7ms     16%|========>------------------------------------------| Remaining: 234.9ms     18%|=========>-----------------------------------------| Remaining: 227.2ms     20%|==========>----------------------------------------| Remaining: 219.9ms     22%|===========>---------------------------------------| Remaining: 213.1ms     24%|============>--------------------------------------| Remaining: 206.9ms     26%|=============>-------------------------------------| Remaining: 201.9ms     28%|==============>------------------------------------| Remaining: 196.7ms     30%|===============>-----------------------------------| Remaining: 191.6ms     32%|================>----------------------------------| Remaining: 185.4ms     34%|=================>---------------------------------| Remaining: 179.5ms     36%|==================>--------------------------------| Remaining: 173.6ms     38%|===================>-------------------------------| Remaining: 167.7ms     40%|====================>------------------------------| Remaining: 162.4ms     42%|=====================>-----------------------------| Remaining: 156.6ms     44%|======================>----------------------------| Remaining: 151.2ms     46%|=======================>---------------------------| Remaining: 145.5ms     48%|========================>--------------------------| Remaining: 139.8ms     50%|=========================>-------------------------| Remaining: 134.2ms     52%|==========================>------------------------| Remaining: 128.6ms     54%|===========================>-----------------------| Remaining: 123.1ms     56%|============================>----------------------| Remaining: 117.9ms     58%|=============================>---------------------| Remaining: 113.0ms     60%|==============================>--------------------| Remaining: 107.8ms     62%|===============================>-------------------| Remaining: 102.4ms     64%|================================>------------------| Remaining: 97.1ms     66%|=================================>-----------------| Remaining: 91.7ms     68%|==================================>----------------| Remaining: 86.2ms     70%|===================================>---------------| Remaining: 80.7ms     72%|====================================>--------------| Remaining: 75.7ms     74%|=====================================>-------------| Remaining: 70.3ms     76%|======================================>------------| Remaining: 64.9ms     78%|=======================================>-----------| Remaining: 59.4ms     80%|========================================>----------| Remaining: 54.0ms     82%|=========================================>---------| Remaining: 48.5ms     84%|==========================================>--------| Remaining: 43.0ms     86%|===========================================>-------| Remaining: 37.6ms     88%|============================================>------| Remaining: 32.2ms     90%|=============================================>-----| Remaining: 26.8ms     92%|==============================================>----| Remaining: 21.4ms     94%|===============================================>---| Remaining: 16.1ms     96%|================================================>--| Remaining: 10.7ms     98%|=================================================>-| Remaining: 5.4ms    100%|==================================================>| Total time: 268.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_mod_output" matches output

Simulation time:   190.7ms
Elapsed time:      268.8ms
Coverage:          200 (98.5%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1.v:
  Nodes:           10
  Connections:     7
  Degree:          0.70
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 61.6ms      2%|=>-------------------------------------------------| Remaining: 31.8ms      4%|==>------------------------------------------------| Remaining: 29.8ms      6%|===>-----------------------------------------------| Remaining: 28.9ms      8%|====>----------------------------------------------| Remaining: 28.2ms     10%|=====>---------------------------------------------| Remaining: 27.9ms     12%|======>--------------------------------------------| Remaining: 27.2ms     14%|=======>-------------------------------------------| Remaining: 26.7ms     16%|========>------------------------------------------| Remaining: 26.0ms     18%|=========>-----------------------------------------| Remaining: 25.4ms     20%|==========>----------------------------------------| Remaining: 24.7ms     22%|===========>---------------------------------------| Remaining: 24.1ms     24%|============>--------------------------------------| Remaining: 23.6ms     26%|=============>-------------------------------------| Remaining: 23.0ms     28%|==============>------------------------------------| Remaining: 22.3ms     30%|===============>-----------------------------------| Remaining: 21.7ms     32%|================>----------------------------------| Remaining: 21.0ms     34%|=================>---------------------------------| Remaining: 20.4ms     36%|==================>--------------------------------| Remaining: 19.8ms     38%|===================>-------------------------------| Remaining: 19.3ms     40%|====================>------------------------------| Remaining: 18.7ms     42%|=====================>-----------------------------| Remaining: 18.1ms     44%|======================>----------------------------| Remaining: 17.4ms     46%|=======================>---------------------------| Remaining: 16.8ms     48%|========================>--------------------------| Remaining: 16.2ms     50%|=========================>-------------------------| Remaining: 15.6ms     52%|==========================>------------------------| Remaining: 14.9ms     54%|===========================>-----------------------| Remaining: 14.3ms     56%|============================>----------------------| Remaining: 13.7ms     58%|=============================>---------------------| Remaining: 13.0ms     60%|==============================>--------------------| Remaining: 12.4ms     62%|===============================>-------------------| Remaining: 12.0ms     64%|================================>------------------| Remaining: 11.3ms     66%|=================================>-----------------| Remaining: 10.7ms     68%|==================================>----------------| Remaining: 10.0ms     70%|===================================>---------------| Remaining: 9.4ms     72%|====================================>--------------| Remaining: 8.8ms     74%|=====================================>-------------| Remaining: 8.2ms     76%|======================================>------------| Remaining: 7.5ms     78%|=======================================>-----------| Remaining: 6.9ms     80%|========================================>----------| Remaining: 6.3ms     82%|=========================================>---------| Remaining: 5.6ms     84%|==========================================>--------| Remaining: 5.0ms     86%|===========================================>-------| Remaining: 4.4ms     88%|============================================>------| Remaining: 3.8ms     90%|=============================================>-----| Remaining: 3.1ms     92%|==============================================>----| Remaining: 2.5ms     94%|===============================================>---| Remaining: 1.9ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 31.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output" matches output

Simulation time:   7.6ms
Elapsed time:      31.4ms
Coverage:          4 (40.0%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1.v:
  Nodes:           10
  Connections:     7
  Degree:          0.70
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 75.6ms      2%|=>-------------------------------------------------| Remaining: 36.4ms      4%|==>------------------------------------------------| Remaining: 32.7ms      6%|===>-----------------------------------------------| Remaining: 31.8ms      8%|====>----------------------------------------------| Remaining: 30.9ms     10%|=====>---------------------------------------------| Remaining: 30.1ms     12%|======>--------------------------------------------| Remaining: 29.4ms     14%|=======>-------------------------------------------| Remaining: 28.8ms     16%|========>------------------------------------------| Remaining: 28.0ms     18%|=========>-----------------------------------------| Remaining: 27.8ms     20%|==========>----------------------------------------| Remaining: 27.0ms     22%|===========>---------------------------------------| Remaining: 26.3ms     24%|============>--------------------------------------| Remaining: 25.6ms     26%|=============>-------------------------------------| Remaining: 24.7ms     28%|==============>------------------------------------| Remaining: 24.1ms     30%|===============>-----------------------------------| Remaining: 23.5ms     32%|================>----------------------------------| Remaining: 22.8ms     34%|=================>---------------------------------| Remaining: 22.1ms     36%|==================>--------------------------------| Remaining: 21.4ms     38%|===================>-------------------------------| Remaining: 20.7ms     40%|====================>------------------------------| Remaining: 20.0ms     42%|=====================>-----------------------------| Remaining: 19.3ms     44%|======================>----------------------------| Remaining: 18.6ms     46%|=======================>---------------------------| Remaining: 17.9ms     48%|========================>--------------------------| Remaining: 17.2ms     50%|=========================>-------------------------| Remaining: 16.5ms     52%|==========================>------------------------| Remaining: 15.9ms     54%|===========================>-----------------------| Remaining: 15.2ms     56%|============================>----------------------| Remaining: 14.5ms     58%|=============================>---------------------| Remaining: 13.9ms     60%|==============================>--------------------| Remaining: 13.2ms     62%|===============================>-------------------| Remaining: 12.6ms     64%|================================>------------------| Remaining: 11.9ms     66%|=================================>-----------------| Remaining: 11.2ms     68%|==================================>----------------| Remaining: 10.6ms     70%|===================================>---------------| Remaining: 9.9ms     72%|====================================>--------------| Remaining: 9.2ms     74%|=====================================>-------------| Remaining: 8.6ms     76%|======================================>------------| Remaining: 7.9ms     78%|=======================================>-----------| Remaining: 7.2ms     80%|========================================>----------| Remaining: 6.6ms     82%|=========================================>---------| Remaining: 5.9ms     84%|==========================================>--------| Remaining: 5.3ms     86%|===========================================>-------| Remaining: 4.6ms     88%|============================================>------| Remaining: 3.9ms     90%|=============================================>-----| Remaining: 3.3ms     92%|==============================================>----| Remaining: 2.6ms     94%|===============================================>---| Remaining: 2.0ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 32.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output" matches output

Simulation time:   7.6ms
Elapsed time:      32.9ms
Coverage:          4 (40.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  5%|==>------------------------------------------------| Remaining: 0.0ms      9%|====>----------------------------------------------| Remaining: 2.9ms     14%|======>--------------------------------------------| Remaining: 1.9ms     18%|=========>-----------------------------------------| Remaining: 1.4ms     23%|===========>---------------------------------------| Remaining: 1.1ms     27%|=============>-------------------------------------| Remaining: 0.8ms     32%|===============>-----------------------------------| Remaining: 0.7ms     36%|==================>--------------------------------| Remaining: 0.6ms     41%|====================>------------------------------| Remaining: 0.5ms     45%|======================>----------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.3ms     55%|===========================>-----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.2ms     64%|===============================>-------------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.1ms     77%|======================================>------------| Remaining: 0.1ms     82%|========================================>----------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input".

temp.blif:
  Nodes:           11
  Connections:     8
  Degree:          0.73
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 60.6ms      2%|=>-------------------------------------------------| Remaining: 32.4ms      4%|==>------------------------------------------------| Remaining: 30.6ms      6%|===>-----------------------------------------------| Remaining: 30.4ms      8%|====>----------------------------------------------| Remaining: 29.6ms     10%|=====>---------------------------------------------| Remaining: 28.6ms     12%|======>--------------------------------------------| Remaining: 27.9ms     14%|=======>-------------------------------------------| Remaining: 27.2ms     16%|========>------------------------------------------| Remaining: 26.4ms     18%|=========>-----------------------------------------| Remaining: 25.9ms     20%|==========>----------------------------------------| Remaining: 25.1ms     22%|===========>---------------------------------------| Remaining: 24.5ms     24%|============>--------------------------------------| Remaining: 24.1ms     26%|=============>-------------------------------------| Remaining: 23.5ms     28%|==============>------------------------------------| Remaining: 23.0ms     30%|===============>-----------------------------------| Remaining: 22.6ms     32%|================>----------------------------------| Remaining: 22.1ms     34%|=================>---------------------------------| Remaining: 21.5ms     36%|==================>--------------------------------| Remaining: 20.8ms     38%|===================>-------------------------------| Remaining: 20.1ms     40%|====================>------------------------------| Remaining: 19.4ms     42%|=====================>-----------------------------| Remaining: 18.8ms     44%|======================>----------------------------| Remaining: 18.1ms     46%|=======================>---------------------------| Remaining: 17.4ms     48%|========================>--------------------------| Remaining: 16.7ms     50%|=========================>-------------------------| Remaining: 16.1ms     52%|==========================>------------------------| Remaining: 15.5ms     54%|===========================>-----------------------| Remaining: 14.9ms     56%|============================>----------------------| Remaining: 14.2ms     58%|=============================>---------------------| Remaining: 13.5ms     60%|==============================>--------------------| Remaining: 12.9ms     62%|===============================>-------------------| Remaining: 12.2ms     64%|================================>------------------| Remaining: 11.6ms     66%|=================================>-----------------| Remaining: 10.9ms     68%|==================================>----------------| Remaining: 10.3ms     70%|===================================>---------------| Remaining: 9.6ms     72%|====================================>--------------| Remaining: 9.0ms     74%|=====================================>-------------| Remaining: 8.3ms     76%|======================================>------------| Remaining: 7.7ms     78%|=======================================>-----------| Remaining: 7.0ms     80%|========================================>----------| Remaining: 6.4ms     82%|=========================================>---------| Remaining: 5.8ms     84%|==========================================>--------| Remaining: 5.1ms     86%|===========================================>-------| Remaining: 4.5ms     88%|============================================>------| Remaining: 3.8ms     90%|=============================================>-----| Remaining: 3.2ms     92%|==============================================>----| Remaining: 2.6ms     94%|===============================================>---| Remaining: 1.9ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 31.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output" matches output

Simulation time:   8.5ms
Elapsed time:      31.8ms
Coverage:          5 (45.5%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  5%|==>------------------------------------------------| Remaining: 0.1ms      9%|====>----------------------------------------------| Remaining: 3.1ms     14%|======>--------------------------------------------| Remaining: 2.1ms     18%|=========>-----------------------------------------| Remaining: 1.5ms     23%|===========>---------------------------------------| Remaining: 1.1ms     27%|=============>-------------------------------------| Remaining: 0.9ms     32%|===============>-----------------------------------| Remaining: 0.7ms     36%|==================>--------------------------------| Remaining: 0.6ms     41%|====================>------------------------------| Remaining: 0.5ms     45%|======================>----------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.4ms     55%|===========================>-----------------------| Remaining: 0.3ms     59%|=============================>---------------------| Remaining: 0.3ms     64%|===============================>-------------------| Remaining: 0.2ms     68%|==================================>----------------| Remaining: 0.2ms     73%|====================================>--------------| Remaining: 0.1ms     77%|======================================>------------| Remaining: 0.1ms     82%|========================================>----------| Remaining: 0.1ms     86%|===========================================>-------| Remaining: 0.1ms     91%|=============================================>-----| Remaining: 0.1ms     95%|===============================================>---| Remaining: 0.0ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_input".

temp.blif:
  Nodes:           11
  Connections:     8
  Degree:          0.73
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 88.1ms      2%|=>-------------------------------------------------| Remaining: 39.7ms      4%|==>------------------------------------------------| Remaining: 34.3ms      6%|===>-----------------------------------------------| Remaining: 33.6ms      8%|====>----------------------------------------------| Remaining: 31.9ms     10%|=====>---------------------------------------------| Remaining: 30.6ms     12%|======>--------------------------------------------| Remaining: 30.0ms     14%|=======>-------------------------------------------| Remaining: 29.1ms     16%|========>------------------------------------------| Remaining: 28.1ms     18%|=========>-----------------------------------------| Remaining: 27.8ms     20%|==========>----------------------------------------| Remaining: 27.2ms     22%|===========>---------------------------------------| Remaining: 27.2ms     24%|============>--------------------------------------| Remaining: 26.5ms     26%|=============>-------------------------------------| Remaining: 25.6ms     28%|==============>------------------------------------| Remaining: 24.8ms     30%|===============>-----------------------------------| Remaining: 24.1ms     32%|================>----------------------------------| Remaining: 23.4ms     34%|=================>---------------------------------| Remaining: 22.7ms     36%|==================>--------------------------------| Remaining: 21.9ms     38%|===================>-------------------------------| Remaining: 21.2ms     40%|====================>------------------------------| Remaining: 20.4ms     42%|=====================>-----------------------------| Remaining: 19.8ms     44%|======================>----------------------------| Remaining: 19.0ms     46%|=======================>---------------------------| Remaining: 18.3ms     48%|========================>--------------------------| Remaining: 17.5ms     50%|=========================>-------------------------| Remaining: 16.8ms     52%|==========================>------------------------| Remaining: 16.1ms     54%|===========================>-----------------------| Remaining: 15.4ms     56%|============================>----------------------| Remaining: 14.7ms     58%|=============================>---------------------| Remaining: 14.0ms     60%|==============================>--------------------| Remaining: 13.3ms     62%|===============================>-------------------| Remaining: 12.7ms     64%|================================>------------------| Remaining: 12.0ms     66%|=================================>-----------------| Remaining: 11.3ms     68%|==================================>----------------| Remaining: 10.6ms     70%|===================================>---------------| Remaining: 9.9ms     72%|====================================>--------------| Remaining: 9.3ms     74%|=====================================>-------------| Remaining: 8.6ms     76%|======================================>------------| Remaining: 7.9ms     78%|=======================================>-----------| Remaining: 7.3ms     80%|========================================>----------| Remaining: 6.6ms     82%|=========================================>---------| Remaining: 6.0ms     84%|==========================================>--------| Remaining: 5.3ms     86%|===========================================>-------| Remaining: 4.6ms     88%|============================================>------| Remaining: 4.0ms     90%|=============================================>-----| Remaining: 3.3ms     92%|==============================================>----| Remaining: 2.6ms     94%|===============================================>---| Remaining: 2.0ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.7ms    100%|==================================================>| Total time: 32.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch1_output" matches output

Simulation time:   8.7ms
Elapsed time:      32.9ms
Coverage:          5 (45.5%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2.v:
  Nodes:           6
  Connections:     1
  Degree:          0.17
  Stages:          2

  0%|>--------------------------------------------------| Remaining: 47.5ms      2%|=>-------------------------------------------------| Remaining: 25.8ms      4%|==>------------------------------------------------| Remaining: 24.2ms      6%|===>-----------------------------------------------| Remaining: 23.0ms      8%|====>----------------------------------------------| Remaining: 23.2ms     10%|=====>---------------------------------------------| Remaining: 22.8ms     12%|======>--------------------------------------------| Remaining: 22.3ms     14%|=======>-------------------------------------------| Remaining: 21.6ms     16%|========>------------------------------------------| Remaining: 21.0ms     18%|=========>-----------------------------------------| Remaining: 20.3ms     20%|==========>----------------------------------------| Remaining: 19.8ms     22%|===========>---------------------------------------| Remaining: 19.3ms     24%|============>--------------------------------------| Remaining: 18.8ms     26%|=============>-------------------------------------| Remaining: 18.3ms     28%|==============>------------------------------------| Remaining: 17.8ms     30%|===============>-----------------------------------| Remaining: 17.3ms     32%|================>----------------------------------| Remaining: 16.7ms     34%|=================>---------------------------------| Remaining: 16.2ms     36%|==================>--------------------------------| Remaining: 15.7ms     38%|===================>-------------------------------| Remaining: 15.2ms     40%|====================>------------------------------| Remaining: 14.7ms     42%|=====================>-----------------------------| Remaining: 14.2ms     44%|======================>----------------------------| Remaining: 13.7ms     46%|=======================>---------------------------| Remaining: 13.2ms     48%|========================>--------------------------| Remaining: 12.7ms     50%|=========================>-------------------------| Remaining: 12.2ms     52%|==========================>------------------------| Remaining: 11.7ms     54%|===========================>-----------------------| Remaining: 11.2ms     56%|============================>----------------------| Remaining: 10.9ms     58%|=============================>---------------------| Remaining: 10.7ms     60%|==============================>--------------------| Remaining: 10.3ms     62%|===============================>-------------------| Remaining: 9.9ms     64%|================================>------------------| Remaining: 9.4ms     66%|=================================>-----------------| Remaining: 8.9ms     68%|==================================>----------------| Remaining: 8.4ms     70%|===================================>---------------| Remaining: 7.9ms     72%|====================================>--------------| Remaining: 7.4ms     74%|=====================================>-------------| Remaining: 6.8ms     76%|======================================>------------| Remaining: 6.3ms     78%|=======================================>-----------| Remaining: 5.7ms     80%|========================================>----------| Remaining: 5.2ms     82%|=========================================>---------| Remaining: 4.7ms     84%|==========================================>--------| Remaining: 4.2ms     86%|===========================================>-------| Remaining: 3.6ms     88%|============================================>------| Remaining: 3.1ms     90%|=============================================>-----| Remaining: 2.6ms     92%|==============================================>----| Remaining: 2.1ms     94%|===============================================>---| Remaining: 1.6ms     96%|================================================>--| Remaining: 1.0ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 26.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output" matches output

Simulation time:   4.7ms
Elapsed time:      26.5ms
Coverage:          3 (50.0%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.4ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2.v:
  Nodes:           6
  Connections:     1
  Degree:          0.17
  Stages:          2

  0%|>--------------------------------------------------| Remaining: 51.2ms      2%|=>-------------------------------------------------| Remaining: 28.2ms      4%|==>------------------------------------------------| Remaining: 25.7ms      6%|===>-----------------------------------------------| Remaining: 24.0ms      8%|====>----------------------------------------------| Remaining: 23.9ms     10%|=====>---------------------------------------------| Remaining: 23.3ms     12%|======>--------------------------------------------| Remaining: 22.6ms     14%|=======>-------------------------------------------| Remaining: 22.0ms     16%|========>------------------------------------------| Remaining: 21.4ms     18%|=========>-----------------------------------------| Remaining: 21.1ms     20%|==========>----------------------------------------| Remaining: 20.4ms     22%|===========>---------------------------------------| Remaining: 19.9ms     24%|============>--------------------------------------| Remaining: 19.4ms     26%|=============>-------------------------------------| Remaining: 19.0ms     28%|==============>------------------------------------| Remaining: 18.4ms     30%|===============>-----------------------------------| Remaining: 17.8ms     32%|================>----------------------------------| Remaining: 17.2ms     34%|=================>---------------------------------| Remaining: 17.0ms     36%|==================>--------------------------------| Remaining: 16.4ms     38%|===================>-------------------------------| Remaining: 15.9ms     40%|====================>------------------------------| Remaining: 15.3ms     42%|=====================>-----------------------------| Remaining: 14.8ms     44%|======================>----------------------------| Remaining: 14.2ms     46%|=======================>---------------------------| Remaining: 13.7ms     48%|========================>--------------------------| Remaining: 13.3ms     50%|=========================>-------------------------| Remaining: 12.7ms     52%|==========================>------------------------| Remaining: 12.2ms     54%|===========================>-----------------------| Remaining: 11.7ms     56%|============================>----------------------| Remaining: 11.2ms     58%|=============================>---------------------| Remaining: 10.6ms     60%|==============================>--------------------| Remaining: 10.1ms     62%|===============================>-------------------| Remaining: 9.6ms     64%|================================>------------------| Remaining: 9.1ms     66%|=================================>-----------------| Remaining: 8.6ms     68%|==================================>----------------| Remaining: 8.1ms     70%|===================================>---------------| Remaining: 7.6ms     72%|====================================>--------------| Remaining: 7.1ms     74%|=====================================>-------------| Remaining: 6.6ms     76%|======================================>------------| Remaining: 6.1ms     78%|=======================================>-----------| Remaining: 5.6ms     80%|========================================>----------| Remaining: 5.1ms     82%|=========================================>---------| Remaining: 4.6ms     84%|==========================================>--------| Remaining: 4.0ms     86%|===========================================>-------| Remaining: 3.5ms     88%|============================================>------| Remaining: 3.0ms     90%|=============================================>-----| Remaining: 2.5ms     92%|==============================================>----| Remaining: 2.0ms     94%|===============================================>---| Remaining: 1.5ms     96%|================================================>--| Remaining: 1.0ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 25.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output" matches output

Simulation time:   4.6ms
Elapsed time:      25.2ms
Coverage:          3 (50.0%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  8%|====>----------------------------------------------| Remaining: 0.0ms     17%|========>------------------------------------------| Remaining: 1.5ms     25%|============>--------------------------------------| Remaining: 1.0ms     33%|================>----------------------------------| Remaining: 0.6ms     42%|====================>------------------------------| Remaining: 0.5ms     50%|=========================>-------------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     92%|=============================================>-----| Remaining: 0.1ms    100%|==================================================>| Total time: 0.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input".

temp.blif:
  Nodes:           7
  Connections:     2
  Degree:          0.29
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 49.2ms      2%|=>-------------------------------------------------| Remaining: 25.7ms      4%|==>------------------------------------------------| Remaining: 24.3ms      6%|===>-----------------------------------------------| Remaining: 23.3ms      8%|====>----------------------------------------------| Remaining: 22.7ms     10%|=====>---------------------------------------------| Remaining: 22.0ms     12%|======>--------------------------------------------| Remaining: 21.8ms     14%|=======>-------------------------------------------| Remaining: 21.4ms     16%|========>------------------------------------------| Remaining: 20.7ms     18%|=========>-----------------------------------------| Remaining: 20.2ms     20%|==========>----------------------------------------| Remaining: 19.7ms     22%|===========>---------------------------------------| Remaining: 19.2ms     24%|============>--------------------------------------| Remaining: 18.7ms     26%|=============>-------------------------------------| Remaining: 18.2ms     28%|==============>------------------------------------| Remaining: 17.8ms     30%|===============>-----------------------------------| Remaining: 17.3ms     32%|================>----------------------------------| Remaining: 16.8ms     34%|=================>---------------------------------| Remaining: 16.3ms     36%|==================>--------------------------------| Remaining: 15.8ms     38%|===================>-------------------------------| Remaining: 15.3ms     40%|====================>------------------------------| Remaining: 14.9ms     42%|=====================>-----------------------------| Remaining: 14.4ms     44%|======================>----------------------------| Remaining: 13.9ms     46%|=======================>---------------------------| Remaining: 13.4ms     48%|========================>--------------------------| Remaining: 12.9ms     50%|=========================>-------------------------| Remaining: 12.4ms     52%|==========================>------------------------| Remaining: 11.9ms     54%|===========================>-----------------------| Remaining: 11.4ms     56%|============================>----------------------| Remaining: 10.9ms     58%|=============================>---------------------| Remaining: 10.4ms     60%|==============================>--------------------| Remaining: 9.9ms     62%|===============================>-------------------| Remaining: 9.4ms     64%|================================>------------------| Remaining: 8.9ms     66%|=================================>-----------------| Remaining: 8.4ms     68%|==================================>----------------| Remaining: 7.9ms     70%|===================================>---------------| Remaining: 7.5ms     72%|====================================>--------------| Remaining: 7.0ms     74%|=====================================>-------------| Remaining: 6.5ms     76%|======================================>------------| Remaining: 6.0ms     78%|=======================================>-----------| Remaining: 5.5ms     80%|========================================>----------| Remaining: 5.0ms     82%|=========================================>---------| Remaining: 4.5ms     84%|==========================================>--------| Remaining: 4.0ms     86%|===========================================>-------| Remaining: 3.5ms     88%|============================================>------| Remaining: 3.0ms     90%|=============================================>-----| Remaining: 2.5ms     92%|==============================================>----| Remaining: 2.0ms     94%|===============================================>---| Remaining: 1.5ms     96%|================================================>--| Remaining: 1.0ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 24.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output" matches output

Simulation time:   5.1ms
Elapsed time:      24.8ms
Coverage:          4 (57.1%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.3ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  8%|====>----------------------------------------------| Remaining: 0.0ms     17%|========>------------------------------------------| Remaining: 1.4ms     25%|============>--------------------------------------| Remaining: 0.9ms     33%|================>----------------------------------| Remaining: 0.6ms     42%|====================>------------------------------| Remaining: 0.4ms     50%|=========================>-------------------------| Remaining: 0.3ms     58%|=============================>---------------------| Remaining: 0.2ms     67%|=================================>-----------------| Remaining: 0.2ms     75%|=====================================>-------------| Remaining: 0.1ms     83%|=========================================>---------| Remaining: 0.1ms     92%|=============================================>-----| Remaining: 0.1ms    100%|==================================================>| Total time: 0.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_input".

temp.blif:
  Nodes:           7
  Connections:     2
  Degree:          0.29
  Stages:          3

  0%|>--------------------------------------------------| Remaining: 65.5ms      2%|=>-------------------------------------------------| Remaining: 26.7ms      4%|==>------------------------------------------------| Remaining: 25.8ms      6%|===>-----------------------------------------------| Remaining: 25.7ms      8%|====>----------------------------------------------| Remaining: 24.8ms     10%|=====>---------------------------------------------| Remaining: 24.3ms     12%|======>--------------------------------------------| Remaining: 23.6ms     14%|=======>-------------------------------------------| Remaining: 23.0ms     16%|========>------------------------------------------| Remaining: 22.3ms     18%|=========>-----------------------------------------| Remaining: 21.8ms     20%|==========>----------------------------------------| Remaining: 21.3ms     22%|===========>---------------------------------------| Remaining: 20.9ms     24%|============>--------------------------------------| Remaining: 20.3ms     26%|=============>-------------------------------------| Remaining: 19.6ms     28%|==============>------------------------------------| Remaining: 19.0ms     30%|===============>-----------------------------------| Remaining: 18.5ms     32%|================>----------------------------------| Remaining: 18.0ms     34%|=================>---------------------------------| Remaining: 17.6ms     36%|==================>--------------------------------| Remaining: 17.1ms     38%|===================>-------------------------------| Remaining: 16.5ms     40%|====================>------------------------------| Remaining: 15.9ms     42%|=====================>-----------------------------| Remaining: 15.3ms     44%|======================>----------------------------| Remaining: 14.7ms     46%|=======================>---------------------------| Remaining: 14.2ms     48%|========================>--------------------------| Remaining: 13.7ms     50%|=========================>-------------------------| Remaining: 13.1ms     52%|==========================>------------------------| Remaining: 12.9ms     54%|===========================>-----------------------| Remaining: 12.7ms     56%|============================>----------------------| Remaining: 12.4ms     58%|=============================>---------------------| Remaining: 12.1ms     60%|==============================>--------------------| Remaining: 11.8ms     62%|===============================>-------------------| Remaining: 11.4ms     64%|================================>------------------| Remaining: 11.0ms     66%|=================================>-----------------| Remaining: 10.6ms     68%|==================================>----------------| Remaining: 10.1ms     70%|===================================>---------------| Remaining: 9.4ms     72%|====================================>--------------| Remaining: 8.7ms     74%|=====================================>-------------| Remaining: 8.1ms     76%|======================================>------------| Remaining: 7.4ms     78%|=======================================>-----------| Remaining: 6.8ms     80%|========================================>----------| Remaining: 6.1ms     82%|=========================================>---------| Remaining: 5.5ms     84%|==========================================>--------| Remaining: 4.9ms     86%|===========================================>-------| Remaining: 4.3ms     88%|============================================>------| Remaining: 3.6ms     90%|=============================================>-----| Remaining: 3.0ms     92%|==============================================>----| Remaining: 2.4ms     94%|===============================================>---| Remaining: 1.8ms     96%|================================================>--| Remaining: 1.2ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 29.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_my_D_latch2_output" matches output

Simulation time:   5.6ms
Elapsed time:      29.5ms
Coverage:          4 (57.1%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
DPRAM: 8 width 4 depth

Total Logical Memory Blocks = 1 
Total Logical Memory bits = 128 
Max Memory Width = 8 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.7ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input".

MIF fifo_mem-7.mif (1x15) not found. 
MIF fifo_mem-0.mif (1x15) not found. 
MIF fifo_mem-1.mif (1x15) not found. 
MIF fifo_mem-2.mif (1x15) not found. 
MIF fifo_mem-3.mif (1x15) not found. 
MIF fifo_mem-4.mif (1x15) not found. 
MIF fifo_mem-5.mif (1x15) not found. 
MIF fifo_mem-6.mif (1x15) not found. 
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl.v:
  Nodes:           208
  Connections:     788
  Degree:          3.79
  Stages:          12

  0%|>--------------------------------------------------| Remaining: 1.1s      2%|=>-------------------------------------------------| Remaining: 609.8ms      4%|==>------------------------------------------------| Remaining: 575.5ms      6%|===>-----------------------------------------------| Remaining: 557.0ms      8%|====>----------------------------------------------| Remaining: 541.8ms     10%|=====>---------------------------------------------| Remaining: 527.4ms     12%|======>--------------------------------------------| Remaining: 516.1ms     14%|=======>-------------------------------------------| Remaining: 504.4ms     16%|========>------------------------------------------| Remaining: 492.3ms     18%|=========>-----------------------------------------| Remaining: 480.9ms     20%|==========>----------------------------------------| Remaining: 468.3ms     22%|===========>---------------------------------------| Remaining: 457.4ms     24%|============>--------------------------------------| Remaining: 445.3ms     26%|=============>-------------------------------------| Remaining: 433.2ms     28%|==============>------------------------------------| Remaining: 421.0ms     30%|===============>-----------------------------------| Remaining: 409.0ms     32%|================>----------------------------------| Remaining: 398.3ms     34%|=================>---------------------------------| Remaining: 386.3ms     36%|==================>--------------------------------| Remaining: 374.3ms     38%|===================>-------------------------------| Remaining: 362.7ms     40%|====================>------------------------------| Remaining: 351.1ms     42%|=====================>-----------------------------| Remaining: 339.2ms     44%|======================>----------------------------| Remaining: 327.3ms     46%|=======================>---------------------------| Remaining: 315.7ms     48%|========================>--------------------------| Remaining: 303.9ms     50%|=========================>-------------------------| Remaining: 292.3ms     52%|==========================>------------------------| Remaining: 280.8ms     54%|===========================>-----------------------| Remaining: 268.9ms     56%|============================>----------------------| Remaining: 257.1ms     58%|=============================>---------------------| Remaining: 244.9ms     60%|==============================>--------------------| Remaining: 233.5ms     62%|===============================>-------------------| Remaining: 221.8ms     64%|================================>------------------| Remaining: 210.2ms     66%|=================================>-----------------| Remaining: 198.5ms     68%|==================================>----------------| Remaining: 187.0ms     70%|===================================>---------------| Remaining: 175.5ms     72%|====================================>--------------| Remaining: 163.8ms     74%|=====================================>-------------| Remaining: 152.2ms     76%|======================================>------------| Remaining: 140.5ms     78%|=======================================>-----------| Remaining: 128.8ms     80%|========================================>----------| Remaining: 117.1ms     82%|=========================================>---------| Remaining: 105.4ms     84%|==========================================>--------| Remaining: 93.6ms     86%|===========================================>-------| Remaining: 82.0ms     88%|============================================>------| Remaining: 70.3ms     90%|=============================================>-----| Remaining: 58.6ms     92%|==============================================>----| Remaining: 46.9ms     94%|===============================================>---| Remaining: 35.2ms     96%|================================================>--| Remaining: 23.4ms     98%|=================================================>-| Remaining: 11.7ms    100%|==================================================>| Total time: 586.2ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output" matches output

Simulation time:   544.2ms
Elapsed time:      586.2ms
Coverage:          201 (96.6%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 3.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl.v:
  Nodes:           808
  Connections:     2404
  Degree:          2.98
  Stages:          12

  0%|>--------------------------------------------------| Remaining: 2.6s      2%|=>-------------------------------------------------| Remaining: 1.3s      4%|==>------------------------------------------------| Remaining: 1.2s      6%|===>-----------------------------------------------| Remaining: 1.1s      8%|====>----------------------------------------------| Remaining: 1.1s     10%|=====>---------------------------------------------| Remaining: 1.1s     12%|======>--------------------------------------------| Remaining: 1.0s     14%|=======>-------------------------------------------| Remaining: 1.0s     16%|========>------------------------------------------| Remaining: 993.2ms     18%|=========>-----------------------------------------| Remaining: 963.7ms     20%|==========>----------------------------------------| Remaining: 936.0ms     22%|===========>---------------------------------------| Remaining: 909.4ms     24%|============>--------------------------------------| Remaining: 888.4ms     26%|=============>-------------------------------------| Remaining: 864.0ms     28%|==============>------------------------------------| Remaining: 840.3ms     30%|===============>-----------------------------------| Remaining: 816.8ms     32%|================>----------------------------------| Remaining: 791.7ms     34%|=================>---------------------------------| Remaining: 768.2ms     36%|==================>--------------------------------| Remaining: 744.3ms     38%|===================>-------------------------------| Remaining: 720.3ms     40%|====================>------------------------------| Remaining: 699.2ms     42%|=====================>-----------------------------| Remaining: 676.4ms     44%|======================>----------------------------| Remaining: 652.9ms     46%|=======================>---------------------------| Remaining: 629.2ms     48%|========================>--------------------------| Remaining: 605.9ms     50%|=========================>-------------------------| Remaining: 582.9ms     52%|==========================>------------------------| Remaining: 562.9ms     54%|===========================>-----------------------| Remaining: 539.0ms     56%|============================>----------------------| Remaining: 515.1ms     58%|=============================>---------------------| Remaining: 490.5ms     60%|==============================>--------------------| Remaining: 468.0ms     62%|===============================>-------------------| Remaining: 444.6ms     64%|================================>------------------| Remaining: 421.2ms     66%|=================================>-----------------| Remaining: 397.6ms     68%|==================================>----------------| Remaining: 374.3ms     70%|===================================>---------------| Remaining: 350.7ms     72%|====================================>--------------| Remaining: 327.2ms     74%|=====================================>-------------| Remaining: 303.8ms     76%|======================================>------------| Remaining: 280.4ms     78%|=======================================>-----------| Remaining: 257.0ms     80%|========================================>----------| Remaining: 233.5ms     82%|=========================================>---------| Remaining: 210.3ms     84%|==========================================>--------| Remaining: 186.8ms     86%|===========================================>-------| Remaining: 163.4ms     88%|============================================>------| Remaining: 140.0ms     90%|=============================================>-----| Remaining: 116.7ms     92%|==============================================>----| Remaining: 93.4ms     94%|===============================================>---| Remaining: 70.0ms     96%|================================================>--| Remaining: 46.7ms     98%|=================================================>-| Remaining: 23.3ms    100%|==================================================>| Total time: 1.2s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output" matches output

Simulation time:   1.1s
Elapsed time:      1.2s
Coverage:          749 (92.7%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
DPRAM: 8 width 4 depth

Total Logical Memory Blocks = 1 
Total Logical Memory bits = 128 
Max Memory Width = 8 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.7ms      2%|=>-------------------------------------------------| Remaining: 17.1ms      4%|==>------------------------------------------------| Remaining: 9.3ms      6%|===>-----------------------------------------------| Remaining: 6.6ms      8%|====>----------------------------------------------| Remaining: 5.2ms     10%|=====>---------------------------------------------| Remaining: 4.3ms     12%|======>--------------------------------------------| Remaining: 3.8ms     14%|=======>-------------------------------------------| Remaining: 12.7ms     16%|========>------------------------------------------| Remaining: 11.6ms     18%|=========>-----------------------------------------| Remaining: 10.6ms     20%|==========>----------------------------------------| Remaining: 10.1ms     22%|===========>---------------------------------------| Remaining: 9.3ms     24%|============>--------------------------------------| Remaining: 8.5ms     26%|=============>-------------------------------------| Remaining: 7.7ms     28%|==============>------------------------------------| Remaining: 7.0ms     30%|===============>-----------------------------------| Remaining: 6.4ms     32%|================>----------------------------------| Remaining: 5.9ms     34%|=================>---------------------------------| Remaining: 5.5ms     36%|==================>--------------------------------| Remaining: 5.1ms     38%|===================>-------------------------------| Remaining: 4.7ms     40%|====================>------------------------------| Remaining: 4.4ms     42%|=====================>-----------------------------| Remaining: 4.0ms     44%|======================>----------------------------| Remaining: 3.8ms     46%|=======================>---------------------------| Remaining: 3.5ms     48%|========================>--------------------------| Remaining: 3.3ms     50%|=========================>-------------------------| Remaining: 3.1ms     52%|==========================>------------------------| Remaining: 2.8ms     54%|===========================>-----------------------| Remaining: 2.6ms     56%|============================>----------------------| Remaining: 2.5ms     58%|=============================>---------------------| Remaining: 2.3ms     60%|==============================>--------------------| Remaining: 2.1ms     62%|===============================>-------------------| Remaining: 2.0ms     64%|================================>------------------| Remaining: 1.8ms     66%|=================================>-----------------| Remaining: 1.7ms     68%|==================================>----------------| Remaining: 1.6ms     70%|===================================>---------------| Remaining: 1.4ms     72%|====================================>--------------| Remaining: 1.3ms     74%|=====================================>-------------| Remaining: 1.2ms     76%|======================================>------------| Remaining: 1.1ms     78%|=======================================>-----------| Remaining: 1.0ms     80%|========================================>----------| Remaining: 0.9ms     82%|=========================================>---------| Remaining: 0.8ms     84%|==========================================>--------| Remaining: 0.7ms     86%|===========================================>-------| Remaining: 0.6ms    100%|==================================================>| Total time: 3.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input".

MIF dual_port_ram~0.mif (1x15) not found. 
MIF dual_port_ram~1.mif (1x15) not found. 
MIF dual_port_ram~2.mif (1x15) not found. 
MIF dual_port_ram~3.mif (1x15) not found. 
MIF dual_port_ram~4.mif (1x15) not found. 
MIF dual_port_ram~5.mif (1x15) not found. 
MIF dual_port_ram~6.mif (1x15) not found. 
MIF dual_port_ram~7.mif (1x15) not found. 
temp.blif:
  Nodes:           219
  Connections:     799
  Degree:          3.65
  Stages:          13

  0%|>--------------------------------------------------| Remaining: 1.2s      2%|=>-------------------------------------------------| Remaining: 637.1ms      4%|==>------------------------------------------------| Remaining: 597.4ms      6%|===>-----------------------------------------------| Remaining: 581.9ms      8%|====>----------------------------------------------| Remaining: 565.6ms     10%|=====>---------------------------------------------| Remaining: 552.6ms     12%|======>--------------------------------------------| Remaining: 538.5ms     14%|=======>-------------------------------------------| Remaining: 524.3ms     16%|========>------------------------------------------| Remaining: 511.5ms     18%|=========>-----------------------------------------| Remaining: 499.6ms     20%|==========>----------------------------------------| Remaining: 486.5ms     22%|===========>---------------------------------------| Remaining: 474.0ms     24%|============>--------------------------------------| Remaining: 461.0ms     26%|=============>-------------------------------------| Remaining: 455.8ms     28%|==============>------------------------------------| Remaining: 444.5ms     30%|===============>-----------------------------------| Remaining: 431.2ms     32%|================>----------------------------------| Remaining: 418.0ms     34%|=================>---------------------------------| Remaining: 405.8ms     36%|==================>--------------------------------| Remaining: 393.5ms     38%|===================>-------------------------------| Remaining: 380.8ms     40%|====================>------------------------------| Remaining: 368.7ms     42%|=====================>-----------------------------| Remaining: 356.3ms     44%|======================>----------------------------| Remaining: 343.8ms     46%|=======================>---------------------------| Remaining: 331.3ms     48%|========================>--------------------------| Remaining: 318.7ms     50%|=========================>-------------------------| Remaining: 306.0ms     52%|==========================>------------------------| Remaining: 293.8ms     54%|===========================>-----------------------| Remaining: 281.2ms     56%|============================>----------------------| Remaining: 268.6ms     58%|=============================>---------------------| Remaining: 255.6ms     60%|==============================>--------------------| Remaining: 243.7ms     62%|===============================>-------------------| Remaining: 231.5ms     64%|================================>------------------| Remaining: 219.1ms     66%|=================================>-----------------| Remaining: 206.9ms     68%|==================================>----------------| Remaining: 194.7ms     70%|===================================>---------------| Remaining: 182.5ms     72%|====================================>--------------| Remaining: 170.3ms     74%|=====================================>-------------| Remaining: 158.0ms     76%|======================================>------------| Remaining: 145.8ms     78%|=======================================>-----------| Remaining: 133.6ms     80%|========================================>----------| Remaining: 121.3ms     82%|=========================================>---------| Remaining: 109.1ms     84%|==========================================>--------| Remaining: 96.9ms     86%|===========================================>-------| Remaining: 84.8ms     88%|============================================>------| Remaining: 72.6ms     90%|=============================================>-----| Remaining: 60.5ms     92%|==============================================>----| Remaining: 48.4ms     94%|===============================================>---| Remaining: 36.3ms     96%|================================================>--| Remaining: 24.2ms     98%|=================================================>-| Remaining: 12.1ms    100%|==================================================>| Total time: 605.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output" matches output

Simulation time:   563.6ms
Elapsed time:      605.5ms
Coverage:          212 (96.8%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 2.9ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 8.7ms      2%|=>-------------------------------------------------| Remaining: 17.6ms      4%|==>------------------------------------------------| Remaining: 10.9ms      6%|===>-----------------------------------------------| Remaining: 8.5ms      8%|====>----------------------------------------------| Remaining: 7.2ms     10%|=====>---------------------------------------------| Remaining: 6.5ms     12%|======>--------------------------------------------| Remaining: 6.0ms     14%|=======>-------------------------------------------| Remaining: 5.5ms     16%|========>------------------------------------------| Remaining: 5.1ms     18%|=========>-----------------------------------------| Remaining: 4.9ms     20%|==========>----------------------------------------| Remaining: 4.8ms     22%|===========>---------------------------------------| Remaining: 4.6ms     24%|============>--------------------------------------| Remaining: 4.4ms     26%|=============>-------------------------------------| Remaining: 4.3ms     28%|==============>------------------------------------| Remaining: 4.1ms     30%|===============>-----------------------------------| Remaining: 4.0ms     32%|================>----------------------------------| Remaining: 3.8ms     34%|=================>---------------------------------| Remaining: 3.7ms     36%|==================>--------------------------------| Remaining: 3.6ms     38%|===================>-------------------------------| Remaining: 3.4ms     40%|====================>------------------------------| Remaining: 3.3ms     42%|=====================>-----------------------------| Remaining: 3.2ms     44%|======================>----------------------------| Remaining: 3.0ms     46%|=======================>---------------------------| Remaining: 2.9ms     48%|========================>--------------------------| Remaining: 2.8ms     50%|=========================>-------------------------| Remaining: 2.7ms     52%|==========================>------------------------| Remaining: 2.6ms     54%|===========================>-----------------------| Remaining: 2.4ms     56%|============================>----------------------| Remaining: 2.3ms     58%|=============================>---------------------| Remaining: 2.2ms     60%|==============================>--------------------| Remaining: 2.1ms     62%|===============================>-------------------| Remaining: 2.0ms     64%|================================>------------------| Remaining: 1.9ms     66%|=================================>-----------------| Remaining: 1.8ms     68%|==================================>----------------| Remaining: 1.7ms     70%|===================================>---------------| Remaining: 1.6ms     72%|====================================>--------------| Remaining: 1.5ms     74%|=====================================>-------------| Remaining: 1.3ms     76%|======================================>------------| Remaining: 1.2ms     78%|=======================================>-----------| Remaining: 1.1ms     80%|========================================>----------| Remaining: 1.0ms     82%|=========================================>---------| Remaining: 0.9ms     84%|==========================================>--------| Remaining: 0.8ms     86%|===========================================>-------| Remaining: 0.7ms     88%|============================================>------| Remaining: 0.6ms     90%|=============================================>-----| Remaining: 0.5ms     92%|==============================================>----| Remaining: 0.4ms     94%|===============================================>---| Remaining: 0.3ms     96%|================================================>--| Remaining: 0.2ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 5.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_input".

temp.blif:
  Nodes:           819
  Connections:     2415
  Degree:          2.95
  Stages:          13

  0%|>--------------------------------------------------| Remaining: 2.6s      2%|=>-------------------------------------------------| Remaining: 1.4s      4%|==>------------------------------------------------| Remaining: 1.3s      6%|===>-----------------------------------------------| Remaining: 1.3s      8%|====>----------------------------------------------| Remaining: 1.2s     10%|=====>---------------------------------------------| Remaining: 1.2s     12%|======>--------------------------------------------| Remaining: 1.2s     14%|=======>-------------------------------------------| Remaining: 1.1s     16%|========>------------------------------------------| Remaining: 1.1s     18%|=========>-----------------------------------------| Remaining: 1.1s     20%|==========>----------------------------------------| Remaining: 1.1s     22%|===========>---------------------------------------| Remaining: 1.0s     24%|============>--------------------------------------| Remaining: 1.0s     26%|=============>-------------------------------------| Remaining: 977.4ms     28%|==============>------------------------------------| Remaining: 948.9ms     30%|===============>-----------------------------------| Remaining: 923.8ms     32%|================>----------------------------------| Remaining: 896.5ms     34%|=================>---------------------------------| Remaining: 869.6ms     36%|==================>--------------------------------| Remaining: 843.9ms     38%|===================>-------------------------------| Remaining: 816.8ms     40%|====================>------------------------------| Remaining: 790.2ms     42%|=====================>-----------------------------| Remaining: 763.5ms     44%|======================>----------------------------| Remaining: 736.8ms     46%|=======================>---------------------------| Remaining: 710.8ms     48%|========================>--------------------------| Remaining: 683.8ms     50%|=========================>-------------------------| Remaining: 657.1ms     52%|==========================>------------------------| Remaining: 630.4ms     54%|===========================>-----------------------| Remaining: 603.9ms     56%|============================>----------------------| Remaining: 577.7ms     58%|=============================>---------------------| Remaining: 550.3ms     60%|==============================>--------------------| Remaining: 525.3ms     62%|===============================>-------------------| Remaining: 498.9ms     64%|================================>------------------| Remaining: 472.8ms     66%|=================================>-----------------| Remaining: 446.3ms     68%|==================================>----------------| Remaining: 419.9ms     70%|===================================>---------------| Remaining: 393.5ms     72%|====================================>--------------| Remaining: 367.7ms     74%|=====================================>-------------| Remaining: 341.2ms     76%|======================================>------------| Remaining: 315.0ms     78%|=======================================>-----------| Remaining: 288.6ms     80%|========================================>----------| Remaining: 262.5ms     82%|=========================================>---------| Remaining: 236.2ms     84%|==========================================>--------| Remaining: 209.9ms     86%|===========================================>-------| Remaining: 183.6ms     88%|============================================>------| Remaining: 157.5ms     90%|=============================================>-----| Remaining: 131.2ms     92%|==============================================>----| Remaining: 105.0ms     94%|===============================================>---| Remaining: 79.1ms     96%|================================================>--| Remaining: 52.7ms     98%|=================================================>-| Remaining: 26.4ms    100%|==================================================>| Total time: 1.3s    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_sfifo_rtl_output" matches output

Simulation time:   1.3s
Elapsed time:      1.3s
Coverage:          760 (92.8%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.5ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod.v:
  Nodes:           188
  Connections:     552
  Degree:          2.94
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 580.4ms      2%|=>-------------------------------------------------| Remaining: 258.0ms      4%|==>------------------------------------------------| Remaining: 244.7ms      6%|===>-----------------------------------------------| Remaining: 236.0ms      8%|====>----------------------------------------------| Remaining: 227.9ms     10%|=====>---------------------------------------------| Remaining: 222.1ms     12%|======>--------------------------------------------| Remaining: 216.5ms     14%|=======>-------------------------------------------| Remaining: 211.0ms     16%|========>------------------------------------------| Remaining: 205.2ms     18%|=========>-----------------------------------------| Remaining: 199.4ms     20%|==========>----------------------------------------| Remaining: 194.2ms     22%|===========>---------------------------------------| Remaining: 189.1ms     24%|============>--------------------------------------| Remaining: 184.8ms     26%|=============>-------------------------------------| Remaining: 180.8ms     28%|==============>------------------------------------| Remaining: 175.7ms     30%|===============>-----------------------------------| Remaining: 170.6ms     32%|================>----------------------------------| Remaining: 165.7ms     34%|=================>---------------------------------| Remaining: 160.8ms     36%|==================>--------------------------------| Remaining: 155.7ms     38%|===================>-------------------------------| Remaining: 150.5ms     40%|====================>------------------------------| Remaining: 145.3ms     42%|=====================>-----------------------------| Remaining: 140.6ms     44%|======================>----------------------------| Remaining: 135.5ms     46%|=======================>---------------------------| Remaining: 130.6ms     48%|========================>--------------------------| Remaining: 125.6ms     50%|=========================>-------------------------| Remaining: 120.7ms     52%|==========================>------------------------| Remaining: 115.9ms     54%|===========================>-----------------------| Remaining: 110.9ms     56%|============================>----------------------| Remaining: 106.1ms     58%|=============================>---------------------| Remaining: 101.0ms     60%|==============================>--------------------| Remaining: 96.2ms     62%|===============================>-------------------| Remaining: 91.5ms     64%|================================>------------------| Remaining: 86.7ms     66%|=================================>-----------------| Remaining: 81.8ms     68%|==================================>----------------| Remaining: 77.0ms     70%|===================================>---------------| Remaining: 72.2ms     72%|====================================>--------------| Remaining: 67.4ms     74%|=====================================>-------------| Remaining: 62.6ms     76%|======================================>------------| Remaining: 57.9ms     78%|=======================================>-----------| Remaining: 53.0ms     80%|========================================>----------| Remaining: 48.2ms     82%|=========================================>---------| Remaining: 43.4ms     84%|==========================================>--------| Remaining: 38.6ms     86%|===========================================>-------| Remaining: 33.8ms     88%|============================================>------| Remaining: 29.0ms     90%|=============================================>-----| Remaining: 24.2ms     92%|==============================================>----| Remaining: 19.3ms     94%|===============================================>---| Remaining: 14.5ms     96%|================================================>--| Remaining: 9.7ms     98%|=================================================>-| Remaining: 4.8ms    100%|==================================================>| Total time: 241.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output" matches output

Simulation time:   192.3ms
Elapsed time:      241.3ms
Coverage:          145 (77.1%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod.v:
  Nodes:           188
  Connections:     552
  Degree:          2.94
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 639.4ms      2%|=>-------------------------------------------------| Remaining: 262.3ms      4%|==>------------------------------------------------| Remaining: 245.9ms      6%|===>-----------------------------------------------| Remaining: 238.7ms      8%|====>----------------------------------------------| Remaining: 228.9ms     10%|=====>---------------------------------------------| Remaining: 223.7ms     12%|======>--------------------------------------------| Remaining: 217.5ms     14%|=======>-------------------------------------------| Remaining: 211.3ms     16%|========>------------------------------------------| Remaining: 204.9ms     18%|=========>-----------------------------------------| Remaining: 199.2ms     20%|==========>----------------------------------------| Remaining: 193.6ms     22%|===========>---------------------------------------| Remaining: 188.3ms     24%|============>--------------------------------------| Remaining: 182.9ms     26%|=============>-------------------------------------| Remaining: 178.0ms     28%|==============>------------------------------------| Remaining: 173.3ms     30%|===============>-----------------------------------| Remaining: 170.8ms     32%|================>----------------------------------| Remaining: 165.7ms     34%|=================>---------------------------------| Remaining: 161.3ms     36%|==================>--------------------------------| Remaining: 156.1ms     38%|===================>-------------------------------| Remaining: 150.9ms     40%|====================>------------------------------| Remaining: 145.9ms     42%|=====================>-----------------------------| Remaining: 140.7ms     44%|======================>----------------------------| Remaining: 135.8ms     46%|=======================>---------------------------| Remaining: 130.9ms     48%|========================>--------------------------| Remaining: 125.8ms     50%|=========================>-------------------------| Remaining: 120.8ms     52%|==========================>------------------------| Remaining: 115.9ms     54%|===========================>-----------------------| Remaining: 111.0ms     56%|============================>----------------------| Remaining: 106.1ms     58%|=============================>---------------------| Remaining: 100.9ms     60%|==============================>--------------------| Remaining: 96.3ms     62%|===============================>-------------------| Remaining: 91.5ms     64%|================================>------------------| Remaining: 86.7ms     66%|=================================>-----------------| Remaining: 81.8ms     68%|==================================>----------------| Remaining: 76.9ms     70%|===================================>---------------| Remaining: 72.1ms     72%|====================================>--------------| Remaining: 67.2ms     74%|=====================================>-------------| Remaining: 62.4ms     76%|======================================>------------| Remaining: 57.6ms     78%|=======================================>-----------| Remaining: 52.8ms     80%|========================================>----------| Remaining: 48.0ms     82%|=========================================>---------| Remaining: 43.1ms     84%|==========================================>--------| Remaining: 38.3ms     86%|===========================================>-------| Remaining: 33.5ms     88%|============================================>------| Remaining: 28.8ms     90%|=============================================>-----| Remaining: 24.0ms     92%|==============================================>----| Remaining: 19.2ms     94%|===============================================>---| Remaining: 14.4ms     96%|================================================>--| Remaining: 9.6ms     98%|=================================================>-| Remaining: 4.8ms    100%|==================================================>| Total time: 239.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output" matches output

Simulation time:   190.8ms
Elapsed time:      239.7ms
Coverage:          145 (77.1%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.5ms      2%|=>-------------------------------------------------| Remaining: 14.4ms      4%|==>------------------------------------------------| Remaining: 7.7ms      6%|===>-----------------------------------------------| Remaining: 5.5ms      8%|====>----------------------------------------------| Remaining: 4.2ms     10%|=====>---------------------------------------------| Remaining: 3.5ms     12%|======>--------------------------------------------| Remaining: 3.0ms     14%|=======>-------------------------------------------| Remaining: 2.6ms     16%|========>------------------------------------------| Remaining: 2.3ms     18%|=========>-----------------------------------------| Remaining: 2.1ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.8ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.5ms     30%|===============>-----------------------------------| Remaining: 1.4ms     32%|================>----------------------------------| Remaining: 1.4ms     34%|=================>---------------------------------| Remaining: 1.3ms     36%|==================>--------------------------------| Remaining: 1.2ms     38%|===================>-------------------------------| Remaining: 1.2ms     40%|====================>------------------------------| Remaining: 1.1ms     42%|=====================>-----------------------------| Remaining: 1.1ms     44%|======================>----------------------------| Remaining: 1.0ms     46%|=======================>---------------------------| Remaining: 1.0ms     48%|========================>--------------------------| Remaining: 0.9ms     50%|=========================>-------------------------| Remaining: 0.9ms     52%|==========================>------------------------| Remaining: 0.8ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.8ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.7ms     62%|===============================>-------------------| Remaining: 0.6ms     64%|================================>------------------| Remaining: 0.6ms     66%|=================================>-----------------| Remaining: 0.6ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.5ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.4ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.3ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 2.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input".

temp.blif:
  Nodes:           213
  Connections:     577
  Degree:          2.71
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 611.0ms      2%|=>-------------------------------------------------| Remaining: 315.9ms      4%|==>------------------------------------------------| Remaining: 292.6ms      6%|===>-----------------------------------------------| Remaining: 280.1ms      8%|====>----------------------------------------------| Remaining: 273.5ms     10%|=====>---------------------------------------------| Remaining: 263.8ms     12%|======>--------------------------------------------| Remaining: 256.8ms     14%|=======>-------------------------------------------| Remaining: 252.2ms     16%|========>------------------------------------------| Remaining: 244.9ms     18%|=========>-----------------------------------------| Remaining: 237.5ms     20%|==========>----------------------------------------| Remaining: 232.2ms     22%|===========>---------------------------------------| Remaining: 225.6ms     24%|============>--------------------------------------| Remaining: 219.0ms     26%|=============>-------------------------------------| Remaining: 212.8ms     28%|==============>------------------------------------| Remaining: 206.4ms     30%|===============>-----------------------------------| Remaining: 200.3ms     32%|================>----------------------------------| Remaining: 194.4ms     34%|=================>---------------------------------| Remaining: 188.3ms     36%|==================>--------------------------------| Remaining: 183.4ms     38%|===================>-------------------------------| Remaining: 177.5ms     40%|====================>------------------------------| Remaining: 171.6ms     42%|=====================>-----------------------------| Remaining: 165.6ms     44%|======================>----------------------------| Remaining: 159.7ms     46%|=======================>---------------------------| Remaining: 154.0ms     48%|========================>--------------------------| Remaining: 148.0ms     50%|=========================>-------------------------| Remaining: 142.1ms     52%|==========================>------------------------| Remaining: 136.8ms     54%|===========================>-----------------------| Remaining: 131.0ms     56%|============================>----------------------| Remaining: 125.4ms     58%|=============================>---------------------| Remaining: 119.4ms     60%|==============================>--------------------| Remaining: 113.9ms     62%|===============================>-------------------| Remaining: 108.2ms     64%|================================>------------------| Remaining: 102.5ms     66%|=================================>-----------------| Remaining: 96.8ms     68%|==================================>----------------| Remaining: 91.0ms     70%|===================================>---------------| Remaining: 85.5ms     72%|====================================>--------------| Remaining: 79.7ms     74%|=====================================>-------------| Remaining: 74.0ms     76%|======================================>------------| Remaining: 68.2ms     78%|=======================================>-----------| Remaining: 62.5ms     80%|========================================>----------| Remaining: 56.8ms     82%|=========================================>---------| Remaining: 51.1ms     84%|==========================================>--------| Remaining: 45.4ms     86%|===========================================>-------| Remaining: 39.7ms     88%|============================================>------| Remaining: 34.0ms     90%|=============================================>-----| Remaining: 28.4ms     92%|==============================================>----| Remaining: 22.7ms     94%|===============================================>---| Remaining: 17.0ms     96%|================================================>--| Remaining: 11.3ms     98%|=================================================>-| Remaining: 5.7ms    100%|==================================================>| Total time: 283.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output" matches output

Simulation time:   234.3ms
Elapsed time:      283.9ms
Coverage:          157 (73.7%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.6ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.8ms      2%|=>-------------------------------------------------| Remaining: 18.2ms      4%|==>------------------------------------------------| Remaining: 9.7ms      6%|===>-----------------------------------------------| Remaining: 7.2ms      8%|====>----------------------------------------------| Remaining: 5.5ms     10%|=====>---------------------------------------------| Remaining: 4.6ms     12%|======>--------------------------------------------| Remaining: 4.0ms     14%|=======>-------------------------------------------| Remaining: 3.5ms     16%|========>------------------------------------------| Remaining: 3.1ms     18%|=========>-----------------------------------------| Remaining: 2.9ms     20%|==========>----------------------------------------| Remaining: 2.7ms     22%|===========>---------------------------------------| Remaining: 2.5ms     24%|============>--------------------------------------| Remaining: 2.4ms     26%|=============>-------------------------------------| Remaining: 2.2ms     28%|==============>------------------------------------| Remaining: 2.1ms     30%|===============>-----------------------------------| Remaining: 2.0ms     32%|================>----------------------------------| Remaining: 1.9ms     34%|=================>---------------------------------| Remaining: 1.8ms     36%|==================>--------------------------------| Remaining: 1.7ms     38%|===================>-------------------------------| Remaining: 1.6ms     40%|====================>------------------------------| Remaining: 1.6ms     42%|=====================>-----------------------------| Remaining: 1.5ms     44%|======================>----------------------------| Remaining: 1.4ms     46%|=======================>---------------------------| Remaining: 1.4ms     48%|========================>--------------------------| Remaining: 1.3ms     50%|=========================>-------------------------| Remaining: 1.2ms     52%|==========================>------------------------| Remaining: 1.2ms     54%|===========================>-----------------------| Remaining: 1.1ms     56%|============================>----------------------| Remaining: 1.1ms     58%|=============================>---------------------| Remaining: 1.0ms     60%|==============================>--------------------| Remaining: 1.0ms     62%|===============================>-------------------| Remaining: 0.9ms     64%|================================>------------------| Remaining: 0.9ms     66%|=================================>-----------------| Remaining: 0.8ms     68%|==================================>----------------| Remaining: 0.8ms     70%|===================================>---------------| Remaining: 0.7ms     72%|====================================>--------------| Remaining: 0.7ms     74%|=====================================>-------------| Remaining: 0.6ms     76%|======================================>------------| Remaining: 0.6ms     78%|=======================================>-----------| Remaining: 0.5ms     80%|========================================>----------| Remaining: 0.5ms     82%|=========================================>---------| Remaining: 0.4ms     84%|==========================================>--------| Remaining: 0.4ms     86%|===========================================>-------| Remaining: 0.3ms     88%|============================================>------| Remaining: 0.3ms     90%|=============================================>-----| Remaining: 0.3ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.2ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 2.9ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_input".

temp.blif:
  Nodes:           213
  Connections:     577
  Degree:          2.71
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 805.0ms      2%|=>-------------------------------------------------| Remaining: 343.1ms      4%|==>------------------------------------------------| Remaining: 311.5ms      6%|===>-----------------------------------------------| Remaining: 299.3ms      8%|====>----------------------------------------------| Remaining: 293.1ms     10%|=====>---------------------------------------------| Remaining: 315.7ms     12%|======>--------------------------------------------| Remaining: 325.5ms     14%|=======>-------------------------------------------| Remaining: 330.1ms     16%|========>------------------------------------------| Remaining: 330.6ms     18%|=========>-----------------------------------------| Remaining: 328.7ms     20%|==========>----------------------------------------| Remaining: 325.5ms     22%|===========>---------------------------------------| Remaining: 320.9ms     24%|============>--------------------------------------| Remaining: 315.2ms     26%|=============>-------------------------------------| Remaining: 301.4ms     28%|==============>------------------------------------| Remaining: 287.0ms     30%|===============>-----------------------------------| Remaining: 273.9ms     32%|================>----------------------------------| Remaining: 261.7ms     34%|=================>---------------------------------| Remaining: 250.5ms     36%|==================>--------------------------------| Remaining: 239.7ms     38%|===================>-------------------------------| Remaining: 229.4ms     40%|====================>------------------------------| Remaining: 219.5ms     42%|=====================>-----------------------------| Remaining: 210.1ms     44%|======================>----------------------------| Remaining: 201.1ms     46%|=======================>---------------------------| Remaining: 192.2ms     48%|========================>--------------------------| Remaining: 183.5ms     50%|=========================>-------------------------| Remaining: 175.1ms     52%|==========================>------------------------| Remaining: 166.9ms     54%|===========================>-----------------------| Remaining: 159.0ms     56%|============================>----------------------| Remaining: 151.1ms     58%|=============================>---------------------| Remaining: 143.1ms     60%|==============================>--------------------| Remaining: 135.8ms     62%|===============================>-------------------| Remaining: 128.4ms     64%|================================>------------------| Remaining: 121.0ms     66%|=================================>-----------------| Remaining: 113.8ms     68%|==================================>----------------| Remaining: 106.9ms     70%|===================================>---------------| Remaining: 99.8ms     72%|====================================>--------------| Remaining: 92.8ms     74%|=====================================>-------------| Remaining: 85.9ms     76%|======================================>------------| Remaining: 79.0ms     78%|=======================================>-----------| Remaining: 72.1ms     80%|========================================>----------| Remaining: 65.4ms     82%|=========================================>---------| Remaining: 58.6ms     84%|==========================================>--------| Remaining: 52.0ms     86%|===========================================>-------| Remaining: 45.3ms     88%|============================================>------| Remaining: 38.8ms     90%|=============================================>-----| Remaining: 32.2ms     92%|==============================================>----| Remaining: 25.7ms     94%|===============================================>---| Remaining: 19.3ms     96%|================================================>--| Remaining: 12.9ms     98%|=================================================>-| Remaining: 6.4ms    100%|==================================================>| Total time: 321.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_all_mod_output" matches output

Simulation time:   265.3ms
Elapsed time:      321.3ms
Coverage:          157 (73.7%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.1ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding.v:
  Nodes:           121
  Connections:     325
  Degree:          2.69
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 406.9ms      2%|=>-------------------------------------------------| Remaining: 246.2ms      4%|==>------------------------------------------------| Remaining: 222.0ms      6%|===>-----------------------------------------------| Remaining: 196.7ms      8%|====>----------------------------------------------| Remaining: 181.5ms     10%|=====>---------------------------------------------| Remaining: 172.5ms     12%|======>--------------------------------------------| Remaining: 165.7ms     14%|=======>-------------------------------------------| Remaining: 159.8ms     16%|========>------------------------------------------| Remaining: 157.4ms     18%|=========>-----------------------------------------| Remaining: 151.2ms     20%|==========>----------------------------------------| Remaining: 146.6ms     22%|===========>---------------------------------------| Remaining: 141.6ms     24%|============>--------------------------------------| Remaining: 137.3ms     26%|=============>-------------------------------------| Remaining: 134.0ms     28%|==============>------------------------------------| Remaining: 132.0ms     30%|===============>-----------------------------------| Remaining: 127.2ms     32%|================>----------------------------------| Remaining: 122.8ms     34%|=================>---------------------------------| Remaining: 120.5ms     36%|==================>--------------------------------| Remaining: 116.1ms     38%|===================>-------------------------------| Remaining: 111.7ms     40%|====================>------------------------------| Remaining: 107.3ms     42%|=====================>-----------------------------| Remaining: 103.0ms     44%|======================>----------------------------| Remaining: 99.0ms     46%|=======================>---------------------------| Remaining: 94.9ms     48%|========================>--------------------------| Remaining: 90.9ms     50%|=========================>-------------------------| Remaining: 87.0ms     52%|==========================>------------------------| Remaining: 83.1ms     54%|===========================>-----------------------| Remaining: 79.5ms     56%|============================>----------------------| Remaining: 76.1ms     58%|=============================>---------------------| Remaining: 72.3ms     60%|==============================>--------------------| Remaining: 68.7ms     62%|===============================>-------------------| Remaining: 65.1ms     64%|================================>------------------| Remaining: 61.4ms     66%|=================================>-----------------| Remaining: 57.8ms     68%|==================================>----------------| Remaining: 54.3ms     70%|===================================>---------------| Remaining: 50.7ms     72%|====================================>--------------| Remaining: 47.2ms     74%|=====================================>-------------| Remaining: 43.8ms     76%|======================================>------------| Remaining: 40.3ms     78%|=======================================>-----------| Remaining: 36.9ms     80%|========================================>----------| Remaining: 33.5ms     82%|=========================================>---------| Remaining: 30.1ms     84%|==========================================>--------| Remaining: 26.7ms     86%|===========================================>-------| Remaining: 23.3ms     88%|============================================>------| Remaining: 20.0ms     90%|=============================================>-----| Remaining: 16.6ms     92%|==============================================>----| Remaining: 13.3ms     94%|===============================================>---| Remaining: 10.0ms     96%|================================================>--| Remaining: 6.6ms     98%|=================================================>-| Remaining: 3.3ms    100%|==================================================>| Total time: 165.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output" matches output

Simulation time:   124.2ms
Elapsed time:      165.7ms
Coverage:          93 (76.9%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding.v:
  Nodes:           121
  Connections:     325
  Degree:          2.69
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 403.0ms      2%|=>-------------------------------------------------| Remaining: 207.8ms      4%|==>------------------------------------------------| Remaining: 195.6ms      6%|===>-----------------------------------------------| Remaining: 191.3ms      8%|====>----------------------------------------------| Remaining: 183.9ms     10%|=====>---------------------------------------------| Remaining: 173.0ms     12%|======>--------------------------------------------| Remaining: 165.0ms     14%|=======>-------------------------------------------| Remaining: 159.7ms     16%|========>------------------------------------------| Remaining: 154.2ms     18%|=========>-----------------------------------------| Remaining: 149.1ms     20%|==========>----------------------------------------| Remaining: 144.8ms     22%|===========>---------------------------------------| Remaining: 145.8ms     24%|============>--------------------------------------| Remaining: 144.9ms     26%|=============>-------------------------------------| Remaining: 142.3ms     28%|==============>------------------------------------| Remaining: 138.2ms     30%|===============>-----------------------------------| Remaining: 132.8ms     32%|================>----------------------------------| Remaining: 127.7ms     34%|=================>---------------------------------| Remaining: 122.9ms     36%|==================>--------------------------------| Remaining: 118.2ms     38%|===================>-------------------------------| Remaining: 113.7ms     40%|====================>------------------------------| Remaining: 109.5ms     42%|=====================>-----------------------------| Remaining: 105.6ms     44%|======================>----------------------------| Remaining: 101.4ms     46%|=======================>---------------------------| Remaining: 98.3ms     48%|========================>--------------------------| Remaining: 94.1ms     50%|=========================>-------------------------| Remaining: 90.4ms     52%|==========================>------------------------| Remaining: 86.9ms     54%|===========================>-----------------------| Remaining: 83.3ms     56%|============================>----------------------| Remaining: 79.3ms     58%|=============================>---------------------| Remaining: 75.2ms     60%|==============================>--------------------| Remaining: 71.5ms     62%|===============================>-------------------| Remaining: 67.9ms     64%|================================>------------------| Remaining: 64.2ms     66%|=================================>-----------------| Remaining: 60.5ms     68%|==================================>----------------| Remaining: 56.7ms     70%|===================================>---------------| Remaining: 52.9ms     72%|====================================>--------------| Remaining: 49.2ms     74%|=====================================>-------------| Remaining: 45.6ms     76%|======================================>------------| Remaining: 41.9ms     78%|=======================================>-----------| Remaining: 38.3ms     80%|========================================>----------| Remaining: 34.7ms     82%|=========================================>---------| Remaining: 31.2ms     84%|==========================================>--------| Remaining: 27.6ms     86%|===========================================>-------| Remaining: 24.1ms     88%|============================================>------| Remaining: 20.6ms     90%|=============================================>-----| Remaining: 17.2ms     92%|==============================================>----| Remaining: 13.7ms     94%|===============================================>---| Remaining: 10.3ms     96%|================================================>--| Remaining: 6.8ms     98%|=================================================>-| Remaining: 3.4ms    100%|==================================================>| Total time: 170.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output" matches output

Simulation time:   128.1ms
Elapsed time:      170.3ms
Coverage:          93 (76.9%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.2ms      2%|=>-------------------------------------------------| Remaining: 15.3ms      4%|==>------------------------------------------------| Remaining: 9.0ms      6%|===>-----------------------------------------------| Remaining: 6.1ms      8%|====>----------------------------------------------| Remaining: 4.8ms     10%|=====>---------------------------------------------| Remaining: 3.9ms     12%|======>--------------------------------------------| Remaining: 3.4ms     14%|=======>-------------------------------------------| Remaining: 2.9ms     16%|========>------------------------------------------| Remaining: 2.6ms     18%|=========>-----------------------------------------| Remaining: 2.3ms     20%|==========>----------------------------------------| Remaining: 2.1ms     22%|===========>---------------------------------------| Remaining: 1.9ms     24%|============>--------------------------------------| Remaining: 1.8ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.5ms     30%|===============>-----------------------------------| Remaining: 1.4ms     32%|================>----------------------------------| Remaining: 1.3ms     34%|=================>---------------------------------| Remaining: 1.2ms     36%|==================>--------------------------------| Remaining: 1.1ms     38%|===================>-------------------------------| Remaining: 1.1ms     40%|====================>------------------------------| Remaining: 1.0ms     42%|=====================>-----------------------------| Remaining: 1.0ms     44%|======================>----------------------------| Remaining: 0.9ms     46%|=======================>---------------------------| Remaining: 0.8ms     48%|========================>--------------------------| Remaining: 0.8ms     50%|=========================>-------------------------| Remaining: 0.8ms     52%|==========================>------------------------| Remaining: 0.7ms     54%|===========================>-----------------------| Remaining: 0.7ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.6ms     60%|==============================>--------------------| Remaining: 0.6ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.5ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.5ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input".

temp.blif:
  Nodes:           136
  Connections:     340
  Degree:          2.50
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 408.8ms      2%|=>-------------------------------------------------| Remaining: 207.4ms      4%|==>------------------------------------------------| Remaining: 188.8ms      6%|===>-----------------------------------------------| Remaining: 179.1ms      8%|====>----------------------------------------------| Remaining: 173.2ms     10%|=====>---------------------------------------------| Remaining: 168.3ms     12%|======>--------------------------------------------| Remaining: 163.8ms     14%|=======>-------------------------------------------| Remaining: 163.2ms     16%|========>------------------------------------------| Remaining: 160.1ms     18%|=========>-----------------------------------------| Remaining: 155.7ms     20%|==========>----------------------------------------| Remaining: 151.4ms     22%|===========>---------------------------------------| Remaining: 146.6ms     24%|============>--------------------------------------| Remaining: 142.2ms     26%|=============>-------------------------------------| Remaining: 137.8ms     28%|==============>------------------------------------| Remaining: 133.4ms     30%|===============>-----------------------------------| Remaining: 129.3ms     32%|================>----------------------------------| Remaining: 125.3ms     34%|=================>---------------------------------| Remaining: 121.3ms     36%|==================>--------------------------------| Remaining: 117.7ms     38%|===================>-------------------------------| Remaining: 113.8ms     40%|====================>------------------------------| Remaining: 109.9ms     42%|=====================>-----------------------------| Remaining: 106.1ms     44%|======================>----------------------------| Remaining: 102.4ms     46%|=======================>---------------------------| Remaining: 98.6ms     48%|========================>--------------------------| Remaining: 95.0ms     50%|=========================>-------------------------| Remaining: 91.2ms     52%|==========================>------------------------| Remaining: 87.5ms     54%|===========================>-----------------------| Remaining: 83.8ms     56%|============================>----------------------| Remaining: 80.1ms     58%|=============================>---------------------| Remaining: 76.4ms     60%|==============================>--------------------| Remaining: 72.9ms     62%|===============================>-------------------| Remaining: 69.3ms     64%|================================>------------------| Remaining: 65.6ms     66%|=================================>-----------------| Remaining: 62.0ms     68%|==================================>----------------| Remaining: 58.2ms     70%|===================================>---------------| Remaining: 54.6ms     72%|====================================>--------------| Remaining: 50.9ms     74%|=====================================>-------------| Remaining: 47.3ms     76%|======================================>------------| Remaining: 43.6ms     78%|=======================================>-----------| Remaining: 40.0ms     80%|========================================>----------| Remaining: 36.3ms     82%|=========================================>---------| Remaining: 32.7ms     84%|==========================================>--------| Remaining: 29.0ms     86%|===========================================>-------| Remaining: 25.4ms     88%|============================================>------| Remaining: 21.7ms     90%|=============================================>-----| Remaining: 18.1ms     92%|==============================================>----| Remaining: 14.5ms     94%|===============================================>---| Remaining: 10.9ms     96%|================================================>--| Remaining: 7.2ms     98%|=================================================>-| Remaining: 3.6ms    100%|==================================================>| Total time: 180.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output" matches output

Simulation time:   142.2ms
Elapsed time:      180.6ms
Coverage:          101 (74.3%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.2ms      2%|=>-------------------------------------------------| Remaining: 14.4ms      4%|==>------------------------------------------------| Remaining: 8.6ms      6%|===>-----------------------------------------------| Remaining: 5.7ms      8%|====>----------------------------------------------| Remaining: 4.6ms     10%|=====>---------------------------------------------| Remaining: 3.7ms     12%|======>--------------------------------------------| Remaining: 3.2ms     14%|=======>-------------------------------------------| Remaining: 3.0ms     16%|========>------------------------------------------| Remaining: 2.6ms     18%|=========>-----------------------------------------| Remaining: 2.4ms     20%|==========>----------------------------------------| Remaining: 2.2ms     22%|===========>---------------------------------------| Remaining: 2.0ms     24%|============>--------------------------------------| Remaining: 1.9ms     26%|=============>-------------------------------------| Remaining: 1.8ms     28%|==============>------------------------------------| Remaining: 1.7ms     30%|===============>-----------------------------------| Remaining: 1.5ms     32%|================>----------------------------------| Remaining: 1.4ms     34%|=================>---------------------------------| Remaining: 1.4ms     36%|==================>--------------------------------| Remaining: 1.3ms     38%|===================>-------------------------------| Remaining: 1.2ms     40%|====================>------------------------------| Remaining: 1.2ms     42%|=====================>-----------------------------| Remaining: 1.1ms     44%|======================>----------------------------| Remaining: 1.1ms     46%|=======================>---------------------------| Remaining: 1.0ms     48%|========================>--------------------------| Remaining: 1.0ms     50%|=========================>-------------------------| Remaining: 0.9ms     52%|==========================>------------------------| Remaining: 0.9ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.8ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.7ms     62%|===============================>-------------------| Remaining: 0.6ms     64%|================================>------------------| Remaining: 0.6ms     66%|=================================>-----------------| Remaining: 0.6ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_input".

temp.blif:
  Nodes:           136
  Connections:     340
  Degree:          2.50
  Stages:          6

  0%|>--------------------------------------------------| Remaining: 381.3ms      2%|=>-------------------------------------------------| Remaining: 205.8ms      4%|==>------------------------------------------------| Remaining: 191.4ms      6%|===>-----------------------------------------------| Remaining: 184.5ms      8%|====>----------------------------------------------| Remaining: 177.1ms     10%|=====>---------------------------------------------| Remaining: 171.6ms     12%|======>--------------------------------------------| Remaining: 165.5ms     14%|=======>-------------------------------------------| Remaining: 160.8ms     16%|========>------------------------------------------| Remaining: 157.0ms     18%|=========>-----------------------------------------| Remaining: 152.3ms     20%|==========>----------------------------------------| Remaining: 147.9ms     22%|===========>---------------------------------------| Remaining: 143.4ms     24%|============>--------------------------------------| Remaining: 139.2ms     26%|=============>-------------------------------------| Remaining: 136.2ms     28%|==============>------------------------------------| Remaining: 133.7ms     30%|===============>-----------------------------------| Remaining: 129.7ms     32%|================>----------------------------------| Remaining: 125.5ms     34%|=================>---------------------------------| Remaining: 121.5ms     36%|==================>--------------------------------| Remaining: 117.5ms     38%|===================>-------------------------------| Remaining: 113.5ms     40%|====================>------------------------------| Remaining: 109.9ms     42%|=====================>-----------------------------| Remaining: 106.4ms     44%|======================>----------------------------| Remaining: 102.5ms     46%|=======================>---------------------------| Remaining: 98.7ms     48%|========================>--------------------------| Remaining: 94.9ms     50%|=========================>-------------------------| Remaining: 91.0ms     52%|==========================>------------------------| Remaining: 87.4ms     54%|===========================>-----------------------| Remaining: 83.8ms     56%|============================>----------------------| Remaining: 80.9ms     58%|=============================>---------------------| Remaining: 76.9ms     60%|==============================>--------------------| Remaining: 73.3ms     62%|===============================>-------------------| Remaining: 69.6ms     64%|================================>------------------| Remaining: 65.8ms     66%|=================================>-----------------| Remaining: 62.2ms     68%|==================================>----------------| Remaining: 58.5ms     70%|===================================>---------------| Remaining: 54.8ms     72%|====================================>--------------| Remaining: 51.0ms     74%|=====================================>-------------| Remaining: 47.4ms     76%|======================================>------------| Remaining: 43.7ms     78%|=======================================>-----------| Remaining: 40.0ms     80%|========================================>----------| Remaining: 36.3ms     82%|=========================================>---------| Remaining: 32.7ms     84%|==========================================>--------| Remaining: 29.1ms     86%|===========================================>-------| Remaining: 25.4ms     88%|============================================>------| Remaining: 21.8ms     90%|=============================================>-----| Remaining: 18.1ms     92%|==============================================>----| Remaining: 14.5ms     94%|===============================================>---| Remaining: 10.9ms     96%|================================================>--| Remaining: 7.2ms     98%|=================================================>-| Remaining: 3.6ms    100%|==================================================>| Total time: 180.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_stmt_compare_padding_output" matches output

Simulation time:   141.8ms
Elapsed time:      180.8ms
Coverage:          101 (74.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester.v:
  Nodes:           103
  Connections:     356
  Degree:          3.46
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 337.0ms      2%|=>-------------------------------------------------| Remaining: 143.2ms      4%|==>------------------------------------------------| Remaining: 133.9ms      6%|===>-----------------------------------------------| Remaining: 129.3ms      8%|====>----------------------------------------------| Remaining: 124.9ms     10%|=====>---------------------------------------------| Remaining: 121.3ms     12%|======>--------------------------------------------| Remaining: 118.0ms     14%|=======>-------------------------------------------| Remaining: 115.2ms     16%|========>------------------------------------------| Remaining: 112.0ms     18%|=========>-----------------------------------------| Remaining: 109.2ms     20%|==========>----------------------------------------| Remaining: 106.4ms     22%|===========>---------------------------------------| Remaining: 105.4ms     24%|============>--------------------------------------| Remaining: 102.2ms     26%|=============>-------------------------------------| Remaining: 99.3ms     28%|==============>------------------------------------| Remaining: 96.2ms     30%|===============>-----------------------------------| Remaining: 93.3ms     32%|================>----------------------------------| Remaining: 90.4ms     34%|=================>---------------------------------| Remaining: 87.4ms     36%|==================>--------------------------------| Remaining: 84.6ms     38%|===================>-------------------------------| Remaining: 81.9ms     40%|====================>------------------------------| Remaining: 79.0ms     42%|=====================>-----------------------------| Remaining: 76.4ms     44%|======================>----------------------------| Remaining: 74.2ms     46%|=======================>---------------------------| Remaining: 71.4ms     48%|========================>--------------------------| Remaining: 68.7ms     50%|=========================>-------------------------| Remaining: 66.0ms     52%|==========================>------------------------| Remaining: 63.2ms     54%|===========================>-----------------------| Remaining: 60.6ms     56%|============================>----------------------| Remaining: 57.9ms     58%|=============================>---------------------| Remaining: 55.2ms     60%|==============================>--------------------| Remaining: 53.3ms     62%|===============================>-------------------| Remaining: 51.4ms     64%|================================>------------------| Remaining: 48.7ms     66%|=================================>-----------------| Remaining: 46.6ms     68%|==================================>----------------| Remaining: 44.4ms     70%|===================================>---------------| Remaining: 42.0ms     72%|====================================>--------------| Remaining: 39.5ms     74%|=====================================>-------------| Remaining: 37.1ms     76%|======================================>------------| Remaining: 34.6ms     78%|=======================================>-----------| Remaining: 32.0ms     80%|========================================>----------| Remaining: 29.3ms     82%|=========================================>---------| Remaining: 26.5ms     84%|==========================================>--------| Remaining: 23.7ms     86%|===========================================>-------| Remaining: 20.9ms     88%|============================================>------| Remaining: 18.0ms     90%|=============================================>-----| Remaining: 15.0ms     92%|==============================================>----| Remaining: 11.9ms     94%|===============================================>---| Remaining: 8.9ms     96%|================================================>--| Remaining: 5.9ms     98%|=================================================>-| Remaining: 3.0ms    100%|==================================================>| Total time: 147.7ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output" matches output

Simulation time:   115.7ms
Elapsed time:      147.7ms
Coverage:          99 (96.1%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.2ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester.v:
  Nodes:           103
  Connections:     356
  Degree:          3.46
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 337.1ms      2%|=>-------------------------------------------------| Remaining: 147.3ms      4%|==>------------------------------------------------| Remaining: 135.4ms      6%|===>-----------------------------------------------| Remaining: 129.1ms      8%|====>----------------------------------------------| Remaining: 124.8ms     10%|=====>---------------------------------------------| Remaining: 121.3ms     12%|======>--------------------------------------------| Remaining: 117.3ms     14%|=======>-------------------------------------------| Remaining: 114.7ms     16%|========>------------------------------------------| Remaining: 111.6ms     18%|=========>-----------------------------------------| Remaining: 108.6ms     20%|==========>----------------------------------------| Remaining: 105.7ms     22%|===========>---------------------------------------| Remaining: 102.7ms     24%|============>--------------------------------------| Remaining: 100.0ms     26%|=============>-------------------------------------| Remaining: 97.4ms     28%|==============>------------------------------------| Remaining: 94.9ms     30%|===============>-----------------------------------| Remaining: 93.8ms     32%|================>----------------------------------| Remaining: 91.1ms     34%|=================>---------------------------------| Remaining: 88.2ms     36%|==================>--------------------------------| Remaining: 85.3ms     38%|===================>-------------------------------| Remaining: 82.4ms     40%|====================>------------------------------| Remaining: 79.7ms     42%|=====================>-----------------------------| Remaining: 76.9ms     44%|======================>----------------------------| Remaining: 74.1ms     46%|=======================>---------------------------| Remaining: 71.3ms     48%|========================>--------------------------| Remaining: 68.6ms     50%|=========================>-------------------------| Remaining: 66.2ms     52%|==========================>------------------------| Remaining: 63.4ms     54%|===========================>-----------------------| Remaining: 60.7ms     56%|============================>----------------------| Remaining: 58.0ms     58%|=============================>---------------------| Remaining: 55.2ms     60%|==============================>--------------------| Remaining: 52.6ms     62%|===============================>-------------------| Remaining: 49.9ms     64%|================================>------------------| Remaining: 47.2ms     66%|=================================>-----------------| Remaining: 44.6ms     68%|==================================>----------------| Remaining: 41.9ms     70%|===================================>---------------| Remaining: 39.3ms     72%|====================================>--------------| Remaining: 36.7ms     74%|=====================================>-------------| Remaining: 34.1ms     76%|======================================>------------| Remaining: 31.4ms     78%|=======================================>-----------| Remaining: 28.9ms     80%|========================================>----------| Remaining: 26.2ms     82%|=========================================>---------| Remaining: 23.6ms     84%|==========================================>--------| Remaining: 21.0ms     86%|===========================================>-------| Remaining: 18.4ms     88%|============================================>------| Remaining: 15.7ms     90%|=============================================>-----| Remaining: 13.1ms     92%|==============================================>----| Remaining: 10.5ms     94%|===============================================>---| Remaining: 7.9ms     96%|================================================>--| Remaining: 5.2ms     98%|=================================================>-| Remaining: 2.6ms    100%|==================================================>| Total time: 130.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output" matches output

Simulation time:   103.4ms
Elapsed time:      130.8ms
Coverage:          99 (96.1%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.8ms      2%|=>-------------------------------------------------| Remaining: 12.8ms      4%|==>------------------------------------------------| Remaining: 7.5ms      6%|===>-----------------------------------------------| Remaining: 5.2ms      8%|====>----------------------------------------------| Remaining: 3.8ms     10%|=====>---------------------------------------------| Remaining: 3.2ms     12%|======>--------------------------------------------| Remaining: 2.7ms     14%|=======>-------------------------------------------| Remaining: 2.3ms     16%|========>------------------------------------------| Remaining: 2.1ms     18%|=========>-----------------------------------------| Remaining: 1.9ms     20%|==========>----------------------------------------| Remaining: 1.7ms     22%|===========>---------------------------------------| Remaining: 1.6ms     24%|============>--------------------------------------| Remaining: 1.4ms     26%|=============>-------------------------------------| Remaining: 1.3ms     28%|==============>------------------------------------| Remaining: 1.2ms     30%|===============>-----------------------------------| Remaining: 1.1ms     32%|================>----------------------------------| Remaining: 1.1ms     34%|=================>---------------------------------| Remaining: 1.0ms     36%|==================>--------------------------------| Remaining: 0.9ms     38%|===================>-------------------------------| Remaining: 0.9ms     40%|====================>------------------------------| Remaining: 0.9ms     42%|=====================>-----------------------------| Remaining: 0.8ms     44%|======================>----------------------------| Remaining: 0.8ms     46%|=======================>---------------------------| Remaining: 0.7ms     48%|========================>--------------------------| Remaining: 0.7ms     50%|=========================>-------------------------| Remaining: 0.7ms     52%|==========================>------------------------| Remaining: 0.6ms     54%|===========================>-----------------------| Remaining: 0.6ms     56%|============================>----------------------| Remaining: 0.6ms     58%|=============================>---------------------| Remaining: 0.5ms     60%|==============================>--------------------| Remaining: 0.5ms     62%|===============================>-------------------| Remaining: 0.5ms     64%|================================>------------------| Remaining: 0.4ms     66%|=================================>-----------------| Remaining: 0.4ms     68%|==================================>----------------| Remaining: 0.4ms     70%|===================================>---------------| Remaining: 0.4ms     72%|====================================>--------------| Remaining: 0.3ms     74%|=====================================>-------------| Remaining: 0.3ms     76%|======================================>------------| Remaining: 0.3ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.2ms     82%|=========================================>---------| Remaining: 0.2ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.1ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.0ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.4ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input".

temp.blif:
  Nodes:           107
  Connections:     360
  Degree:          3.36
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 339.4ms      2%|=>-------------------------------------------------| Remaining: 150.6ms      4%|==>------------------------------------------------| Remaining: 138.2ms      6%|===>-----------------------------------------------| Remaining: 133.7ms      8%|====>----------------------------------------------| Remaining: 129.6ms     10%|=====>---------------------------------------------| Remaining: 126.3ms     12%|======>--------------------------------------------| Remaining: 123.0ms     14%|=======>-------------------------------------------| Remaining: 120.3ms     16%|========>------------------------------------------| Remaining: 116.9ms     18%|=========>-----------------------------------------| Remaining: 114.1ms     20%|==========>----------------------------------------| Remaining: 111.1ms     22%|===========>---------------------------------------| Remaining: 108.0ms     24%|============>--------------------------------------| Remaining: 105.2ms     26%|=============>-------------------------------------| Remaining: 102.4ms     28%|==============>------------------------------------| Remaining: 99.6ms     30%|===============>-----------------------------------| Remaining: 96.7ms     32%|================>----------------------------------| Remaining: 94.0ms     34%|=================>---------------------------------| Remaining: 91.2ms     36%|==================>--------------------------------| Remaining: 88.3ms     38%|===================>-------------------------------| Remaining: 85.6ms     40%|====================>------------------------------| Remaining: 82.9ms     42%|=====================>-----------------------------| Remaining: 80.1ms     44%|======================>----------------------------| Remaining: 77.3ms     46%|=======================>---------------------------| Remaining: 74.9ms     48%|========================>--------------------------| Remaining: 72.0ms     50%|=========================>-------------------------| Remaining: 69.2ms     52%|==========================>------------------------| Remaining: 66.4ms     54%|===========================>-----------------------| Remaining: 63.7ms     56%|============================>----------------------| Remaining: 60.8ms     58%|=============================>---------------------| Remaining: 58.1ms     60%|==============================>--------------------| Remaining: 55.4ms     62%|===============================>-------------------| Remaining: 52.6ms     64%|================================>------------------| Remaining: 49.8ms     66%|=================================>-----------------| Remaining: 47.1ms     68%|==================================>----------------| Remaining: 44.3ms     70%|===================================>---------------| Remaining: 41.5ms     72%|====================================>--------------| Remaining: 38.7ms     74%|=====================================>-------------| Remaining: 35.9ms     76%|======================================>------------| Remaining: 33.2ms     78%|=======================================>-----------| Remaining: 30.4ms     80%|========================================>----------| Remaining: 27.6ms     82%|=========================================>---------| Remaining: 24.9ms     84%|==========================================>--------| Remaining: 22.1ms     86%|===========================================>-------| Remaining: 19.3ms     88%|============================================>------| Remaining: 16.6ms     90%|=============================================>-----| Remaining: 13.8ms     92%|==============================================>----| Remaining: 11.0ms     94%|===============================================>---| Remaining: 8.3ms     96%|================================================>--| Remaining: 5.5ms     98%|=================================================>-| Remaining: 2.8ms    100%|==================================================>| Total time: 138.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output" matches output

Simulation time:   112.0ms
Elapsed time:      138.5ms
Coverage:          103 (96.3%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 1.0ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 1.2ms      2%|=>-------------------------------------------------| Remaining: 15.0ms      4%|==>------------------------------------------------| Remaining: 8.9ms      6%|===>-----------------------------------------------| Remaining: 6.2ms      8%|====>----------------------------------------------| Remaining: 4.5ms     10%|=====>---------------------------------------------| Remaining: 3.8ms     12%|======>--------------------------------------------| Remaining: 3.3ms     14%|=======>-------------------------------------------| Remaining: 2.8ms     16%|========>------------------------------------------| Remaining: 2.5ms     18%|=========>-----------------------------------------| Remaining: 2.2ms     20%|==========>----------------------------------------| Remaining: 2.0ms     22%|===========>---------------------------------------| Remaining: 1.9ms     24%|============>--------------------------------------| Remaining: 1.7ms     26%|=============>-------------------------------------| Remaining: 1.6ms     28%|==============>------------------------------------| Remaining: 1.7ms     30%|===============>-----------------------------------| Remaining: 1.6ms     32%|================>----------------------------------| Remaining: 1.5ms     34%|=================>---------------------------------| Remaining: 1.4ms     36%|==================>--------------------------------| Remaining: 1.3ms     38%|===================>-------------------------------| Remaining: 1.3ms     40%|====================>------------------------------| Remaining: 1.2ms     42%|=====================>-----------------------------| Remaining: 1.1ms     44%|======================>----------------------------| Remaining: 1.0ms     46%|=======================>---------------------------| Remaining: 1.0ms     48%|========================>--------------------------| Remaining: 0.9ms     50%|=========================>-------------------------| Remaining: 0.9ms     52%|==========================>------------------------| Remaining: 0.8ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.7ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.6ms     62%|===============================>-------------------| Remaining: 0.6ms     64%|================================>------------------| Remaining: 0.6ms     66%|=================================>-----------------| Remaining: 0.5ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.4ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.2ms     86%|===========================================>-------| Remaining: 0.2ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.1ms     92%|==============================================>----| Remaining: 0.1ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 1.6ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 10000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_input".

temp.blif:
  Nodes:           107
  Connections:     360
  Degree:          3.36
  Stages:          5

  0%|>--------------------------------------------------| Remaining: 405.1ms      2%|=>-------------------------------------------------| Remaining: 160.9ms      4%|==>------------------------------------------------| Remaining: 146.2ms      6%|===>-----------------------------------------------| Remaining: 139.5ms      8%|====>----------------------------------------------| Remaining: 134.9ms     10%|=====>---------------------------------------------| Remaining: 131.4ms     12%|======>--------------------------------------------| Remaining: 126.9ms     14%|=======>-------------------------------------------| Remaining: 123.4ms     16%|========>------------------------------------------| Remaining: 120.3ms     18%|=========>-----------------------------------------| Remaining: 117.3ms     20%|==========>----------------------------------------| Remaining: 113.9ms     22%|===========>---------------------------------------| Remaining: 111.4ms     24%|============>--------------------------------------| Remaining: 108.4ms     26%|=============>-------------------------------------| Remaining: 105.5ms     28%|==============>------------------------------------| Remaining: 102.7ms     30%|===============>-----------------------------------| Remaining: 99.5ms     32%|================>----------------------------------| Remaining: 96.6ms     34%|=================>---------------------------------| Remaining: 93.5ms     36%|==================>--------------------------------| Remaining: 90.8ms     38%|===================>-------------------------------| Remaining: 88.1ms     40%|====================>------------------------------| Remaining: 85.1ms     42%|=====================>-----------------------------| Remaining: 82.4ms     44%|======================>----------------------------| Remaining: 79.5ms     46%|=======================>---------------------------| Remaining: 76.6ms     48%|========================>--------------------------| Remaining: 73.6ms     50%|=========================>-------------------------| Remaining: 70.8ms     52%|==========================>------------------------| Remaining: 68.0ms     54%|===========================>-----------------------| Remaining: 65.1ms     56%|============================>----------------------| Remaining: 62.2ms     58%|=============================>---------------------| Remaining: 59.3ms     60%|==============================>--------------------| Remaining: 56.5ms     62%|===============================>-------------------| Remaining: 53.8ms     64%|================================>------------------| Remaining: 50.9ms     66%|=================================>-----------------| Remaining: 48.1ms     68%|==================================>----------------| Remaining: 45.2ms     70%|===================================>---------------| Remaining: 42.4ms     72%|====================================>--------------| Remaining: 39.5ms     74%|=====================================>-------------| Remaining: 36.7ms     76%|======================================>------------| Remaining: 33.9ms     78%|=======================================>-----------| Remaining: 31.0ms     80%|========================================>----------| Remaining: 28.3ms     82%|=========================================>---------| Remaining: 25.4ms     84%|==========================================>--------| Remaining: 22.6ms     86%|===========================================>-------| Remaining: 19.8ms     88%|============================================>------| Remaining: 16.9ms     90%|=============================================>-----| Remaining: 14.1ms     92%|==============================================>----| Remaining: 11.3ms     94%|===============================================>---| Remaining: 8.5ms     96%|================================================>--| Remaining: 5.7ms     98%|=================================================>-| Remaining: 2.8ms    100%|==================================================>| Total time: 141.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/bm_tester_output" matches output

Simulation time:   113.5ms
Elapsed time:      141.4ms
Coverage:          103 (96.3%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
SPRAM: 4 width 4 depth
DPRAM: 4 width 4 depth

Total Logical Memory Blocks = 2 
Total Logical Memory bits = 128 
Max Memory Width = 4 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input".

MIF sp_ram-0.mif (1x15) not found. 
MIF sp_ram-1.mif (1x15) not found. 
MIF sp_ram-2.mif (1x15) not found. 
MIF sp_ram-3.mif (1x15) not found. 
MIF dp_ram-0.mif (1x15) not found. 
MIF dp_ram-1.mif (1x15) not found. 
MIF dp_ram-2.mif (1x15) not found. 
MIF dp_ram-3.mif (1x15) not found. 
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller.v:
  Nodes:           54
  Connections:     248
  Degree:          4.59
  Stages:          3

  2%|>--------------------------------------------------| Remaining: 57.4ms      2%|=>-------------------------------------------------| Remaining: 48.3ms      4%|==>------------------------------------------------| Remaining: 40.2ms      6%|===>-----------------------------------------------| Remaining: 36.0ms      8%|====>----------------------------------------------| Remaining: 34.3ms     10%|=====>---------------------------------------------| Remaining: 32.6ms     12%|======>--------------------------------------------| Remaining: 32.2ms     14%|=======>-------------------------------------------| Remaining: 30.7ms     16%|========>------------------------------------------| Remaining: 29.8ms     18%|=========>-----------------------------------------| Remaining: 29.3ms     20%|==========>----------------------------------------| Remaining: 28.4ms     22%|===========>---------------------------------------| Remaining: 27.1ms     24%|============>--------------------------------------| Remaining: 26.3ms     26%|=============>-------------------------------------| Remaining: 25.2ms     28%|==============>------------------------------------| Remaining: 24.4ms     30%|===============>-----------------------------------| Remaining: 23.5ms     32%|================>----------------------------------| Remaining: 22.9ms     34%|=================>---------------------------------| Remaining: 21.9ms     36%|==================>--------------------------------| Remaining: 21.4ms     38%|===================>-------------------------------| Remaining: 20.4ms     40%|====================>------------------------------| Remaining: 19.9ms     42%|=====================>-----------------------------| Remaining: 19.0ms     44%|======================>----------------------------| Remaining: 18.5ms     46%|=======================>---------------------------| Remaining: 17.8ms     48%|========================>--------------------------| Remaining: 17.3ms     50%|=========================>-------------------------| Remaining: 16.4ms     52%|==========================>------------------------| Remaining: 15.9ms     54%|===========================>-----------------------| Remaining: 15.0ms     56%|============================>----------------------| Remaining: 14.5ms     58%|=============================>---------------------| Remaining: 13.7ms     60%|==============================>--------------------| Remaining: 13.1ms     62%|===============================>-------------------| Remaining: 12.3ms     64%|================================>------------------| Remaining: 11.8ms     66%|=================================>-----------------| Remaining: 11.0ms     68%|==================================>----------------| Remaining: 10.5ms     70%|===================================>---------------| Remaining: 9.7ms     72%|====================================>--------------| Remaining: 9.2ms     74%|=====================================>-------------| Remaining: 8.4ms     76%|======================================>------------| Remaining: 7.8ms     78%|=======================================>-----------| Remaining: 7.1ms     80%|========================================>----------| Remaining: 6.7ms     82%|=========================================>---------| Remaining: 5.9ms     84%|==========================================>--------| Remaining: 5.4ms     86%|===========================================>-------| Remaining: 4.6ms     88%|============================================>------| Remaining: 4.1ms     90%|=============================================>-----| Remaining: 3.2ms     92%|==============================================>----| Remaining: 2.7ms     94%|===============================================>---| Remaining: 1.9ms     96%|================================================>--| Remaining: 1.3ms     98%|=================================================>-| Remaining: 0.5ms    100%|==================================================>| Total time: 33.6ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output" matches output

Simulation time:   28.1ms
Elapsed time:      33.6ms
Coverage:          51 (94.4%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 2.3ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller.v:
  Nodes:           630
  Connections:     1904
  Degree:          3.02
  Stages:          7

  2%|>--------------------------------------------------| Remaining: 185.5ms      2%|=>-------------------------------------------------| Remaining: 153.6ms      4%|==>------------------------------------------------| Remaining: 124.1ms      6%|===>-----------------------------------------------| Remaining: 104.7ms      8%|====>----------------------------------------------| Remaining: 97.7ms     10%|=====>---------------------------------------------| Remaining: 90.8ms     12%|======>--------------------------------------------| Remaining: 87.8ms     14%|=======>-------------------------------------------| Remaining: 83.8ms     16%|========>------------------------------------------| Remaining: 81.2ms     18%|=========>-----------------------------------------| Remaining: 77.8ms     20%|==========>----------------------------------------| Remaining: 75.5ms     22%|===========>---------------------------------------| Remaining: 72.5ms     24%|============>--------------------------------------| Remaining: 70.7ms     26%|=============>-------------------------------------| Remaining: 67.9ms     28%|==============>------------------------------------| Remaining: 66.1ms     30%|===============>-----------------------------------| Remaining: 63.5ms     32%|================>----------------------------------| Remaining: 62.0ms     34%|=================>---------------------------------| Remaining: 59.6ms     36%|==================>--------------------------------| Remaining: 58.4ms     38%|===================>-------------------------------| Remaining: 56.2ms     40%|====================>------------------------------| Remaining: 54.7ms     42%|=====================>-----------------------------| Remaining: 52.4ms     44%|======================>----------------------------| Remaining: 50.7ms     46%|=======================>---------------------------| Remaining: 48.8ms     48%|========================>--------------------------| Remaining: 47.3ms     50%|=========================>-------------------------| Remaining: 45.0ms     52%|==========================>------------------------| Remaining: 43.4ms     54%|===========================>-----------------------| Remaining: 41.1ms     56%|============================>----------------------| Remaining: 39.6ms     58%|=============================>---------------------| Remaining: 37.4ms     60%|==============================>--------------------| Remaining: 35.9ms     62%|===============================>-------------------| Remaining: 33.6ms     64%|================================>------------------| Remaining: 32.3ms     66%|=================================>-----------------| Remaining: 30.2ms     68%|==================================>----------------| Remaining: 28.8ms     70%|===================================>---------------| Remaining: 26.7ms     72%|====================================>--------------| Remaining: 25.2ms     74%|=====================================>-------------| Remaining: 23.0ms     76%|======================================>------------| Remaining: 21.6ms     78%|=======================================>-----------| Remaining: 19.4ms     80%|========================================>----------| Remaining: 17.9ms     82%|=========================================>---------| Remaining: 15.8ms     84%|==========================================>--------| Remaining: 14.3ms     86%|===========================================>-------| Remaining: 12.2ms     88%|============================================>------| Remaining: 10.7ms     90%|=============================================>-----| Remaining: 8.6ms     92%|==============================================>----| Remaining: 7.2ms     94%|===============================================>---| Remaining: 5.0ms     96%|================================================>--| Remaining: 3.6ms     98%|=================================================>-| Remaining: 1.4ms    100%|==================================================>| Total time: 89.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output" matches output

Simulation time:   84.1ms
Elapsed time:      89.5ms
Coverage:          627 (99.5%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
SPRAM: 4 width 4 depth
DPRAM: 4 width 4 depth

Total Logical Memory Blocks = 2 
Total Logical Memory bits = 128 
Max Memory Width = 4 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  1%|>--------------------------------------------------| Remaining: 0.6ms      3%|=>-------------------------------------------------| Remaining: 11.3ms      5%|==>------------------------------------------------| Remaining: 6.9ms      7%|===>-----------------------------------------------| Remaining: 4.8ms      8%|====>----------------------------------------------| Remaining: 17.9ms     10%|=====>---------------------------------------------| Remaining: 14.9ms     12%|======>--------------------------------------------| Remaining: 12.4ms     14%|=======>-------------------------------------------| Remaining: 10.8ms     16%|========>------------------------------------------| Remaining: 9.4ms     18%|=========>-----------------------------------------| Remaining: 8.4ms     20%|==========>----------------------------------------| Remaining: 8.1ms     22%|===========>---------------------------------------| Remaining: 7.4ms     24%|============>--------------------------------------| Remaining: 6.7ms     26%|=============>-------------------------------------| Remaining: 6.3ms     28%|==============>------------------------------------| Remaining: 5.7ms     30%|===============>-----------------------------------| Remaining: 5.4ms     32%|================>----------------------------------| Remaining: 5.0ms     35%|=================>---------------------------------| Remaining: 4.6ms     37%|==================>--------------------------------| Remaining: 4.2ms     39%|===================>-------------------------------| Remaining: 3.9ms     41%|====================>------------------------------| Remaining: 3.6ms     42%|=====================>-----------------------------| Remaining: 3.4ms     44%|======================>----------------------------| Remaining: 3.2ms     46%|=======================>---------------------------| Remaining: 2.9ms     48%|========================>--------------------------| Remaining: 2.7ms     50%|=========================>-------------------------| Remaining: 2.5ms     52%|==========================>------------------------| Remaining: 2.4ms     54%|===========================>-----------------------| Remaining: 2.2ms     56%|============================>----------------------| Remaining: 2.0ms     58%|=============================>---------------------| Remaining: 1.9ms     60%|==============================>--------------------| Remaining: 1.8ms    100%|==================================================>| Total time: 2.7ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input".

MIF single_port_ram~0.mif (1x15) not found. 
MIF single_port_ram~1.mif (1x15) not found. 
MIF single_port_ram~2.mif (1x15) not found. 
MIF single_port_ram~3.mif (1x15) not found. 
MIF dual_port_ram~4.mif (1x15) not found. 
MIF dual_port_ram~5.mif (1x15) not found. 
MIF dual_port_ram~6.mif (1x15) not found. 
MIF dual_port_ram~7.mif (1x15) not found. 
temp.blif:
  Nodes:           66
  Connections:     260
  Degree:          3.94
  Stages:          4

  2%|>--------------------------------------------------| Remaining: 72.7ms      2%|=>-------------------------------------------------| Remaining: 59.6ms      4%|==>------------------------------------------------| Remaining: 48.8ms      6%|===>-----------------------------------------------| Remaining: 40.8ms      8%|====>----------------------------------------------| Remaining: 38.7ms     10%|=====>---------------------------------------------| Remaining: 36.1ms     12%|======>--------------------------------------------| Remaining: 34.4ms     14%|=======>-------------------------------------------| Remaining: 32.7ms     16%|========>------------------------------------------| Remaining: 31.6ms     18%|=========>-----------------------------------------| Remaining: 30.2ms     20%|==========>----------------------------------------| Remaining: 29.6ms     22%|===========>---------------------------------------| Remaining: 28.1ms     24%|============>--------------------------------------| Remaining: 27.4ms     26%|=============>-------------------------------------| Remaining: 26.3ms     28%|==============>------------------------------------| Remaining: 25.6ms     30%|===============>-----------------------------------| Remaining: 24.6ms     32%|================>----------------------------------| Remaining: 24.1ms     34%|=================>---------------------------------| Remaining: 23.1ms     36%|==================>--------------------------------| Remaining: 22.5ms     38%|===================>-------------------------------| Remaining: 21.5ms     40%|====================>------------------------------| Remaining: 20.9ms     42%|=====================>-----------------------------| Remaining: 20.1ms     44%|======================>----------------------------| Remaining: 19.5ms     46%|=======================>---------------------------| Remaining: 18.6ms     48%|========================>--------------------------| Remaining: 18.0ms     50%|=========================>-------------------------| Remaining: 17.1ms     52%|==========================>------------------------| Remaining: 16.5ms     54%|===========================>-----------------------| Remaining: 15.7ms     56%|============================>----------------------| Remaining: 15.1ms     58%|=============================>---------------------| Remaining: 14.3ms     60%|==============================>--------------------| Remaining: 13.7ms     62%|===============================>-------------------| Remaining: 12.9ms     64%|================================>------------------| Remaining: 12.5ms     66%|=================================>-----------------| Remaining: 11.8ms     68%|==================================>----------------| Remaining: 11.3ms     70%|===================================>---------------| Remaining: 10.4ms     72%|====================================>--------------| Remaining: 9.8ms     74%|=====================================>-------------| Remaining: 9.0ms     76%|======================================>------------| Remaining: 8.4ms     78%|=======================================>-----------| Remaining: 7.5ms     80%|========================================>----------| Remaining: 7.0ms     82%|=========================================>---------| Remaining: 6.1ms     84%|==========================================>--------| Remaining: 5.5ms     86%|===========================================>-------| Remaining: 4.7ms     88%|============================================>------| Remaining: 4.1ms     90%|=============================================>-----| Remaining: 3.3ms     92%|==============================================>----| Remaining: 2.8ms     94%|===============================================>---| Remaining: 1.9ms     96%|================================================>--| Remaining: 1.4ms     98%|=================================================>-| Remaining: 0.6ms    100%|==================================================>| Total time: 34.5ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output" matches output

Simulation time:   28.4ms
Elapsed time:      34.5ms
Coverage:          63 (95.5%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 2.4ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 10.4ms      2%|=>-------------------------------------------------| Remaining: 19.4ms      4%|==>------------------------------------------------| Remaining: 11.0ms      6%|===>-----------------------------------------------| Remaining: 8.5ms      8%|====>----------------------------------------------| Remaining: 7.1ms     10%|=====>---------------------------------------------| Remaining: 6.2ms     12%|======>--------------------------------------------| Remaining: 5.6ms     14%|=======>-------------------------------------------| Remaining: 5.1ms     16%|========>------------------------------------------| Remaining: 4.8ms     18%|=========>-----------------------------------------| Remaining: 4.5ms     20%|==========>----------------------------------------| Remaining: 4.2ms     22%|===========>---------------------------------------| Remaining: 4.0ms     24%|============>--------------------------------------| Remaining: 3.9ms     26%|=============>-------------------------------------| Remaining: 3.7ms     28%|==============>------------------------------------| Remaining: 3.6ms     30%|===============>-----------------------------------| Remaining: 3.4ms     32%|================>----------------------------------| Remaining: 3.3ms     34%|=================>---------------------------------| Remaining: 3.1ms     36%|==================>--------------------------------| Remaining: 3.0ms     38%|===================>-------------------------------| Remaining: 2.9ms     40%|====================>------------------------------| Remaining: 2.7ms     42%|=====================>-----------------------------| Remaining: 2.6ms     44%|======================>----------------------------| Remaining: 2.5ms     46%|=======================>---------------------------| Remaining: 2.4ms     48%|========================>--------------------------| Remaining: 2.3ms     50%|=========================>-------------------------| Remaining: 2.2ms     52%|==========================>------------------------| Remaining: 2.1ms     54%|===========================>-----------------------| Remaining: 2.0ms     56%|============================>----------------------| Remaining: 1.9ms     58%|=============================>---------------------| Remaining: 1.8ms     60%|==============================>--------------------| Remaining: 1.7ms     62%|===============================>-------------------| Remaining: 1.7ms     64%|================================>------------------| Remaining: 1.5ms     66%|=================================>-----------------| Remaining: 1.5ms     68%|==================================>----------------| Remaining: 1.4ms     70%|===================================>---------------| Remaining: 1.3ms     72%|====================================>--------------| Remaining: 1.2ms     74%|=====================================>-------------| Remaining: 1.1ms     76%|======================================>------------| Remaining: 1.0ms     78%|=======================================>-----------| Remaining: 0.9ms     80%|========================================>----------| Remaining: 0.8ms     82%|=========================================>---------| Remaining: 0.8ms     84%|==========================================>--------| Remaining: 0.7ms     86%|===========================================>-------| Remaining: 0.6ms     88%|============================================>------| Remaining: 0.5ms     90%|=============================================>-----| Remaining: 0.4ms     92%|==============================================>----| Remaining: 0.3ms     94%|===============================================>---| Remaining: 0.2ms     96%|================================================>--| Remaining: 0.2ms     98%|=================================================>-| Remaining: 0.1ms    100%|==================================================>| Total time: 4.8ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_input".

temp.blif:
  Nodes:           642
  Connections:     1916
  Degree:          2.98
  Stages:          7

  2%|>--------------------------------------------------| Remaining: 227.2ms      2%|=>-------------------------------------------------| Remaining: 182.5ms      4%|==>------------------------------------------------| Remaining: 147.3ms      6%|===>-----------------------------------------------| Remaining: 127.6ms      8%|====>----------------------------------------------| Remaining: 122.3ms     10%|=====>---------------------------------------------| Remaining: 114.8ms     12%|======>--------------------------------------------| Remaining: 109.7ms     14%|=======>-------------------------------------------| Remaining: 103.5ms     16%|========>------------------------------------------| Remaining: 99.9ms     18%|=========>-----------------------------------------| Remaining: 95.0ms     20%|==========>----------------------------------------| Remaining: 92.6ms     22%|===========>---------------------------------------| Remaining: 88.4ms     24%|============>--------------------------------------| Remaining: 86.0ms     26%|=============>-------------------------------------| Remaining: 82.7ms     28%|==============>------------------------------------| Remaining: 80.4ms     30%|===============>-----------------------------------| Remaining: 77.2ms     32%|================>----------------------------------| Remaining: 75.1ms     34%|=================>---------------------------------| Remaining: 72.0ms     36%|==================>--------------------------------| Remaining: 70.0ms     38%|===================>-------------------------------| Remaining: 67.0ms     40%|====================>------------------------------| Remaining: 65.1ms     42%|=====================>-----------------------------| Remaining: 62.2ms     44%|======================>----------------------------| Remaining: 60.4ms     46%|=======================>---------------------------| Remaining: 57.6ms     48%|========================>--------------------------| Remaining: 55.8ms     50%|=========================>-------------------------| Remaining: 53.1ms     52%|==========================>------------------------| Remaining: 51.3ms     54%|===========================>-----------------------| Remaining: 48.6ms     56%|============================>----------------------| Remaining: 46.8ms     58%|=============================>---------------------| Remaining: 44.2ms     60%|==============================>--------------------| Remaining: 42.4ms     62%|===============================>-------------------| Remaining: 39.8ms     64%|================================>------------------| Remaining: 38.2ms     66%|=================================>-----------------| Remaining: 35.6ms     68%|==================================>----------------| Remaining: 33.8ms     70%|===================================>---------------| Remaining: 31.4ms     72%|====================================>--------------| Remaining: 29.9ms     74%|=====================================>-------------| Remaining: 27.3ms     76%|======================================>------------| Remaining: 25.7ms     78%|=======================================>-----------| Remaining: 23.1ms     80%|========================================>----------| Remaining: 21.4ms     82%|=========================================>---------| Remaining: 18.8ms     84%|==========================================>--------| Remaining: 17.1ms     86%|===========================================>-------| Remaining: 14.6ms     88%|============================================>------| Remaining: 12.8ms     90%|=============================================>-----| Remaining: 10.2ms     92%|==============================================>----| Remaining: 8.5ms     94%|===============================================>---| Remaining: 6.0ms     96%|================================================>--| Remaining: 4.3ms     98%|=================================================>-| Remaining: 1.7ms    100%|==================================================>| Total time: 106.4ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/memory_controller_output" matches output

Simulation time:   100.9ms
Elapsed time:      106.4ms
Coverage:          639 (99.5%)
--------------------------------------------------------------------
REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter.v
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter.v:
  Nodes:           76
  Connections:     163
  Degree:          2.14
  Stages:          9

  2%|>--------------------------------------------------| Remaining: 27.4ms      2%|=>-------------------------------------------------| Remaining: 23.0ms      4%|==>------------------------------------------------| Remaining: 18.7ms      6%|===>-----------------------------------------------| Remaining: 14.9ms      8%|====>----------------------------------------------| Remaining: 13.4ms     10%|=====>---------------------------------------------| Remaining: 12.2ms     12%|======>--------------------------------------------| Remaining: 11.5ms     14%|=======>-------------------------------------------| Remaining: 10.7ms     16%|========>------------------------------------------| Remaining: 10.3ms     18%|=========>-----------------------------------------| Remaining: 9.8ms     20%|==========>----------------------------------------| Remaining: 9.5ms     22%|===========>---------------------------------------| Remaining: 9.0ms     24%|============>--------------------------------------| Remaining: 9.0ms     26%|=============>-------------------------------------| Remaining: 8.6ms     28%|==============>------------------------------------| Remaining: 8.3ms     30%|===============>-----------------------------------| Remaining: 8.0ms     32%|================>----------------------------------| Remaining: 7.8ms     34%|=================>---------------------------------| Remaining: 7.4ms     36%|==================>--------------------------------| Remaining: 7.2ms     38%|===================>-------------------------------| Remaining: 6.9ms     40%|====================>------------------------------| Remaining: 6.7ms     42%|=====================>-----------------------------| Remaining: 6.4ms     44%|======================>----------------------------| Remaining: 6.2ms     46%|=======================>---------------------------| Remaining: 5.9ms     48%|========================>--------------------------| Remaining: 5.7ms     50%|=========================>-------------------------| Remaining: 5.5ms     52%|==========================>------------------------| Remaining: 5.3ms     54%|===========================>-----------------------| Remaining: 5.0ms     56%|============================>----------------------| Remaining: 4.8ms     58%|=============================>---------------------| Remaining: 4.6ms     60%|==============================>--------------------| Remaining: 4.4ms     62%|===============================>-------------------| Remaining: 4.2ms     64%|================================>------------------| Remaining: 4.0ms     66%|=================================>-----------------| Remaining: 3.7ms     68%|==================================>----------------| Remaining: 3.5ms     70%|===================================>---------------| Remaining: 3.2ms     72%|====================================>--------------| Remaining: 3.1ms     74%|=====================================>-------------| Remaining: 2.8ms     76%|======================================>------------| Remaining: 2.6ms     78%|=======================================>-----------| Remaining: 2.4ms     80%|========================================>----------| Remaining: 2.2ms     82%|=========================================>---------| Remaining: 1.9ms     84%|==========================================>--------| Remaining: 1.7ms     86%|===========================================>-------| Remaining: 1.5ms     88%|============================================>------| Remaining: 1.3ms     90%|=============================================>-----| Remaining: 1.0ms     92%|==============================================>----| Remaining: 0.9ms     94%|===============================================>---| Remaining: 0.6ms     96%|================================================>--| Remaining: 0.4ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 10.8ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output" matches output

Simulation time:   7.6ms
Elapsed time:      10.8ms
Coverage:          42 (55.3%)
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
4 X 3 => 1


Total # of multipliers = 1
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter.v -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input".

REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter.v:
  Nodes:           103
  Connections:     228
  Degree:          2.21
  Stages:          10

  2%|>--------------------------------------------------| Remaining: 29.6ms      2%|=>-------------------------------------------------| Remaining: 24.0ms      4%|==>------------------------------------------------| Remaining: 19.1ms      6%|===>-----------------------------------------------| Remaining: 16.3ms      8%|====>----------------------------------------------| Remaining: 15.0ms     10%|=====>---------------------------------------------| Remaining: 14.0ms     12%|======>--------------------------------------------| Remaining: 13.3ms     14%|=======>-------------------------------------------| Remaining: 12.6ms     16%|========>------------------------------------------| Remaining: 12.2ms     18%|=========>-----------------------------------------| Remaining: 11.6ms     20%|==========>----------------------------------------| Remaining: 11.3ms     22%|===========>---------------------------------------| Remaining: 10.9ms     24%|============>--------------------------------------| Remaining: 10.5ms     26%|=============>-------------------------------------| Remaining: 10.1ms     28%|==============>------------------------------------| Remaining: 10.0ms     30%|===============>-----------------------------------| Remaining: 9.6ms     32%|================>----------------------------------| Remaining: 9.3ms     34%|=================>---------------------------------| Remaining: 8.9ms     36%|==================>--------------------------------| Remaining: 8.6ms     38%|===================>-------------------------------| Remaining: 8.3ms     40%|====================>------------------------------| Remaining: 8.1ms     42%|=====================>-----------------------------| Remaining: 7.7ms     44%|======================>----------------------------| Remaining: 7.5ms     46%|=======================>---------------------------| Remaining: 7.3ms     48%|========================>--------------------------| Remaining: 7.1ms     50%|=========================>-------------------------| Remaining: 6.8ms     52%|==========================>------------------------| Remaining: 6.6ms     54%|===========================>-----------------------| Remaining: 6.3ms     56%|============================>----------------------| Remaining: 6.1ms     58%|=============================>---------------------| Remaining: 5.8ms     60%|==============================>--------------------| Remaining: 5.5ms     62%|===============================>-------------------| Remaining: 5.2ms     64%|================================>------------------| Remaining: 4.9ms     66%|=================================>-----------------| Remaining: 4.6ms     68%|==================================>----------------| Remaining: 4.4ms     70%|===================================>---------------| Remaining: 4.0ms     72%|====================================>--------------| Remaining: 3.8ms     74%|=====================================>-------------| Remaining: 3.4ms     76%|======================================>------------| Remaining: 3.2ms     78%|=======================================>-----------| Remaining: 2.9ms     80%|========================================>----------| Remaining: 2.7ms     82%|=========================================>---------| Remaining: 2.4ms     84%|==========================================>--------| Remaining: 2.1ms     86%|===========================================>-------| Remaining: 1.8ms     88%|============================================>------| Remaining: 1.6ms     90%|=============================================>-----| Remaining: 1.3ms     92%|==============================================>----| Remaining: 1.1ms     94%|===============================================>---| Remaining: 0.7ms     96%|================================================>--| Remaining: 0.5ms     98%|=================================================>-| Remaining: 0.2ms    100%|==================================================>| Total time: 13.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output" matches output

Simulation time:   10.1ms
Elapsed time:      13.3ms
Coverage:          50 (48.5%)
--------------------------------------------------------------------
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.8ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
4 X 3 => 1


Total # of multipliers = 1
./odin_II -E -a ../libarchfpga/arch/sample_arch.xml -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 0.7ms      2%|=>-------------------------------------------------| Remaining: 12.6ms      4%|==>------------------------------------------------| Remaining: 7.0ms      6%|===>-----------------------------------------------| Remaining: 4.9ms      8%|====>----------------------------------------------| Remaining: 3.7ms     10%|=====>---------------------------------------------| Remaining: 3.0ms     12%|======>--------------------------------------------| Remaining: 2.5ms     14%|=======>-------------------------------------------| Remaining: 2.1ms     16%|========>------------------------------------------| Remaining: 1.9ms     18%|=========>-----------------------------------------| Remaining: 6.7ms     20%|==========>----------------------------------------| Remaining: 6.0ms     22%|===========>---------------------------------------| Remaining: 5.4ms     24%|============>--------------------------------------| Remaining: 4.9ms     26%|=============>-------------------------------------| Remaining: 4.5ms     28%|==============>------------------------------------| Remaining: 4.1ms     30%|===============>-----------------------------------| Remaining: 3.8ms     32%|================>----------------------------------| Remaining: 3.5ms     34%|=================>---------------------------------| Remaining: 3.3ms     36%|==================>--------------------------------| Remaining: 3.0ms     38%|===================>-------------------------------| Remaining: 2.7ms     40%|====================>------------------------------| Remaining: 2.5ms     42%|=====================>-----------------------------| Remaining: 2.4ms     44%|======================>----------------------------| Remaining: 2.2ms     46%|=======================>---------------------------| Remaining: 2.0ms     48%|========================>--------------------------| Remaining: 1.9ms     50%|=========================>-------------------------| Remaining: 1.8ms     52%|==========================>------------------------| Remaining: 1.6ms     54%|===========================>-----------------------| Remaining: 1.5ms     56%|============================>----------------------| Remaining: 1.4ms     58%|=============================>---------------------| Remaining: 1.3ms     60%|==============================>--------------------| Remaining: 1.2ms     62%|===============================>-------------------| Remaining: 1.1ms     64%|================================>------------------| Remaining: 1.0ms     66%|=================================>-----------------| Remaining: 0.9ms     68%|==================================>----------------| Remaining: 0.9ms     70%|===================================>---------------| Remaining: 0.8ms     72%|====================================>--------------| Remaining: 0.7ms     74%|=====================================>-------------| Remaining: 0.6ms     76%|======================================>------------| Remaining: 0.6ms     78%|=======================================>-----------| Remaining: 0.5ms     80%|========================================>----------| Remaining: 0.5ms     82%|=========================================>---------| Remaining: 0.4ms     84%|==========================================>--------| Remaining: 0.4ms     86%|===========================================>-------| Remaining: 0.3ms     88%|============================================>------| Remaining: 0.3ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms    100%|==================================================>| Total time: 2.1ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input".

temp.blif:
  Nodes:           100
  Connections:     187
  Degree:          1.87
  Stages:          10

  2%|>--------------------------------------------------| Remaining: 32.7ms      2%|=>-------------------------------------------------| Remaining: 26.6ms      4%|==>------------------------------------------------| Remaining: 22.4ms      6%|===>-----------------------------------------------| Remaining: 19.9ms      8%|====>----------------------------------------------| Remaining: 19.1ms     10%|=====>---------------------------------------------| Remaining: 18.2ms     12%|======>--------------------------------------------| Remaining: 17.6ms     14%|=======>-------------------------------------------| Remaining: 16.6ms     16%|========>------------------------------------------| Remaining: 16.1ms     18%|=========>-----------------------------------------| Remaining: 15.8ms     20%|==========>----------------------------------------| Remaining: 15.5ms     22%|===========>---------------------------------------| Remaining: 14.5ms     24%|============>--------------------------------------| Remaining: 13.9ms     26%|=============>-------------------------------------| Remaining: 13.1ms     28%|==============>------------------------------------| Remaining: 12.6ms     30%|===============>-----------------------------------| Remaining: 11.9ms     32%|================>----------------------------------| Remaining: 11.5ms     34%|=================>---------------------------------| Remaining: 10.8ms     36%|==================>--------------------------------| Remaining: 10.5ms     38%|===================>-------------------------------| Remaining: 9.9ms     40%|====================>------------------------------| Remaining: 9.7ms     42%|=====================>-----------------------------| Remaining: 9.3ms     44%|======================>----------------------------| Remaining: 9.1ms     46%|=======================>---------------------------| Remaining: 8.8ms     48%|========================>--------------------------| Remaining: 8.6ms     50%|=========================>-------------------------| Remaining: 8.3ms     52%|==========================>------------------------| Remaining: 8.1ms     54%|===========================>-----------------------| Remaining: 7.7ms     56%|============================>----------------------| Remaining: 7.5ms     58%|=============================>---------------------| Remaining: 7.1ms     60%|==============================>--------------------| Remaining: 6.9ms     62%|===============================>-------------------| Remaining: 6.5ms     64%|================================>------------------| Remaining: 6.3ms     66%|=================================>-----------------| Remaining: 5.9ms     68%|==================================>----------------| Remaining: 5.6ms     70%|===================================>---------------| Remaining: 5.2ms     72%|====================================>--------------| Remaining: 5.0ms     74%|=====================================>-------------| Remaining: 4.6ms     76%|======================================>------------| Remaining: 4.3ms     78%|=======================================>-----------| Remaining: 3.8ms     80%|========================================>----------| Remaining: 3.5ms     82%|=========================================>---------| Remaining: 3.1ms     84%|==========================================>--------| Remaining: 2.8ms     86%|===========================================>-------| Remaining: 2.3ms     88%|============================================>------| Remaining: 2.1ms     90%|=============================================>-----| Remaining: 1.6ms     92%|==============================================>----| Remaining: 1.4ms     94%|===============================================>---| Remaining: 0.9ms     96%|================================================>--| Remaining: 0.7ms     98%|=================================================>-| Remaining: 0.3ms    100%|==================================================>| Total time: 16.9ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output" matches output

Simulation time:   12.5ms
Elapsed time:      16.9ms
Coverage:          58 (58.0%)
--------------------------------------------------------------------
./odin_II -E -V REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter.v -o temp.blif
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 0.9ms
--------------------------------------------------------------------
./odin_II -E -b temp.blif -t REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input -T REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading top level module
Reading blif netlist...
  0%|>--------------------------------------------------| Remaining: 2.9ms      2%|=>-------------------------------------------------| Remaining: 15.9ms      4%|==>------------------------------------------------| Remaining: 8.4ms      6%|===>-----------------------------------------------| Remaining: 6.0ms      8%|====>----------------------------------------------| Remaining: 4.6ms     10%|=====>---------------------------------------------| Remaining: 3.9ms     12%|======>--------------------------------------------| Remaining: 3.4ms     14%|=======>-------------------------------------------| Remaining: 2.9ms     16%|========>------------------------------------------| Remaining: 2.6ms     18%|=========>-----------------------------------------| Remaining: 2.4ms     20%|==========>----------------------------------------| Remaining: 2.2ms     22%|===========>---------------------------------------| Remaining: 2.0ms     24%|============>--------------------------------------| Remaining: 1.9ms     26%|=============>-------------------------------------| Remaining: 1.7ms     28%|==============>------------------------------------| Remaining: 1.6ms     30%|===============>-----------------------------------| Remaining: 1.6ms     32%|================>----------------------------------| Remaining: 1.5ms     34%|=================>---------------------------------| Remaining: 1.4ms     36%|==================>--------------------------------| Remaining: 1.3ms     38%|===================>-------------------------------| Remaining: 1.3ms     40%|====================>------------------------------| Remaining: 1.2ms     42%|=====================>-----------------------------| Remaining: 1.1ms     44%|======================>----------------------------| Remaining: 1.1ms     46%|=======================>---------------------------| Remaining: 1.0ms     48%|========================>--------------------------| Remaining: 1.0ms     50%|=========================>-------------------------| Remaining: 0.9ms     52%|==========================>------------------------| Remaining: 0.9ms     54%|===========================>-----------------------| Remaining: 0.8ms     56%|============================>----------------------| Remaining: 0.8ms     58%|=============================>---------------------| Remaining: 0.7ms     60%|==============================>--------------------| Remaining: 0.7ms     62%|===============================>-------------------| Remaining: 0.7ms     64%|================================>------------------| Remaining: 0.6ms     66%|=================================>-----------------| Remaining: 0.6ms     68%|==================================>----------------| Remaining: 0.5ms     70%|===================================>---------------| Remaining: 0.5ms     72%|====================================>--------------| Remaining: 0.5ms     74%|=====================================>-------------| Remaining: 0.4ms     76%|======================================>------------| Remaining: 0.4ms     78%|=======================================>-----------| Remaining: 0.3ms     80%|========================================>----------| Remaining: 0.3ms     82%|=========================================>---------| Remaining: 0.3ms     84%|==========================================>--------| Remaining: 0.3ms     86%|===========================================>-------| Remaining: 0.3ms     88%|============================================>------| Remaining: 0.2ms     90%|=============================================>-----| Remaining: 0.2ms     92%|==============================================>----| Remaining: 0.2ms     94%|===============================================>---| Remaining: 0.1ms     96%|================================================>--| Remaining: 0.1ms     98%|=================================================>-| Remaining: 0.0ms    100%|==================================================>| Total time: 2.0ms    
-------------------------------------
Netlist Simulation Begin
Beginning simulation.
Simulating 1000 existing vectors from "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_input".

temp.blif:
  Nodes:           127
  Connections:     252
  Degree:          1.98
  Stages:          11

  2%|>--------------------------------------------------| Remaining: 41.5ms      2%|=>-------------------------------------------------| Remaining: 33.5ms      4%|==>------------------------------------------------| Remaining: 26.2ms      6%|===>-----------------------------------------------| Remaining: 21.5ms      8%|====>----------------------------------------------| Remaining: 19.9ms     10%|=====>---------------------------------------------| Remaining: 19.2ms     12%|======>--------------------------------------------| Remaining: 18.3ms     14%|=======>-------------------------------------------| Remaining: 17.1ms     16%|========>------------------------------------------| Remaining: 16.5ms     18%|=========>-----------------------------------------| Remaining: 15.6ms     20%|==========>----------------------------------------| Remaining: 15.2ms     22%|===========>---------------------------------------| Remaining: 14.8ms     24%|============>--------------------------------------| Remaining: 14.4ms     26%|=============>-------------------------------------| Remaining: 13.7ms     28%|==============>------------------------------------| Remaining: 13.3ms     30%|===============>-----------------------------------| Remaining: 12.8ms     32%|================>----------------------------------| Remaining: 12.5ms     34%|=================>---------------------------------| Remaining: 11.9ms     36%|==================>--------------------------------| Remaining: 11.6ms     38%|===================>-------------------------------| Remaining: 11.1ms     40%|====================>------------------------------| Remaining: 10.8ms     42%|=====================>-----------------------------| Remaining: 10.3ms     44%|======================>----------------------------| Remaining: 10.0ms     46%|=======================>---------------------------| Remaining: 9.6ms     48%|========================>--------------------------| Remaining: 9.3ms     50%|=========================>-------------------------| Remaining: 8.8ms     52%|==========================>------------------------| Remaining: 8.5ms     54%|===========================>-----------------------| Remaining: 8.1ms     56%|============================>----------------------| Remaining: 7.8ms     58%|=============================>---------------------| Remaining: 7.3ms     60%|==============================>--------------------| Remaining: 7.0ms     62%|===============================>-------------------| Remaining: 6.6ms     64%|================================>------------------| Remaining: 6.3ms     66%|=================================>-----------------| Remaining: 5.9ms     68%|==================================>----------------| Remaining: 5.6ms     70%|===================================>---------------| Remaining: 5.2ms     72%|====================================>--------------| Remaining: 4.9ms     74%|=====================================>-------------| Remaining: 4.5ms     76%|======================================>------------| Remaining: 4.2ms     78%|=======================================>-----------| Remaining: 3.8ms     80%|========================================>----------| Remaining: 3.5ms     82%|=========================================>---------| Remaining: 3.1ms     84%|==========================================>--------| Remaining: 2.8ms     86%|===========================================>-------| Remaining: 2.4ms     88%|============================================>------| Remaining: 2.1ms     90%|=============================================>-----| Remaining: 1.7ms     92%|==============================================>----| Remaining: 1.4ms     94%|===============================================>---| Remaining: 1.0ms     96%|================================================>--| Remaining: 0.7ms     98%|=================================================>-| Remaining: 0.3ms    100%|==================================================>| Total time: 17.3ms    

Vector file "REGRESSION_TESTS/BENCHMARKS/MICROBENCHMARKS/parameter_output" matches output

Simulation time:   13.6ms
Elapsed time:      17.3ms
Coverage:          66 (52.0%)
--------------------------------------------------------------------
--------------------------------------
./verify_microbenchmarks.sh: All tests completed successfully.

Test 'odin_reg_micro' had 0 run failures

Test complete

All tests passed
