# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 146 \
    name seed \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename seed \
    op interface \
    ports { seed_address0 { O 16 vector } seed_ce0 { O 1 bit } seed_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'seed'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 149 \
    name view_inputShare \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename view_inputShare \
    op interface \
    ports { view_inputShare_address0 { O 14 vector } view_inputShare_ce0 { O 1 bit } view_inputShare_q0 { I 32 vector } view_inputShare_address1 { O 14 vector } view_inputShare_ce1 { O 1 bit } view_inputShare_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'view_inputShare'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 152 \
    name view_communicatedBits \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename view_communicatedBits \
    op interface \
    ports { view_communicatedBits_address0 { O 18 vector } view_communicatedBits_ce0 { O 1 bit } view_communicatedBits_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'view_communicatedBits'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 155 \
    name view_outputShare \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename view_outputShare \
    op interface \
    ports { view_outputShare_address0 { O 14 vector } view_outputShare_ce0 { O 1 bit } view_outputShare_q0 { I 32 vector } view_outputShare_address1 { O 14 vector } view_outputShare_ce1 { O 1 bit } view_outputShare_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'view_outputShare'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 158 \
    name hash \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename hash \
    op interface \
    ports { hash_address0 { O 17 vector } hash_ce0 { O 1 bit } hash_we0 { O 1 bit } hash_d0 { O 8 vector } hash_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'hash'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name seed_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seed_offset \
    op interface \
    ports { seed_offset { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name seed_offset1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seed_offset1 \
    op interface \
    ports { seed_offset1 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name view_inputShare_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_view_inputShare_offset \
    op interface \
    ports { view_inputShare_offset { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name view_inputShare_offset3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_view_inputShare_offset3 \
    op interface \
    ports { view_inputShare_offset3 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name view_communicatedBits_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_view_communicatedBits_offset \
    op interface \
    ports { view_communicatedBits_offset { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name view_communicatedBits_offset4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_view_communicatedBits_offset4 \
    op interface \
    ports { view_communicatedBits_offset4 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name view_outputShare_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_view_outputShare_offset \
    op interface \
    ports { view_outputShare_offset { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name view_outputShare_offset5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_view_outputShare_offset5 \
    op interface \
    ports { view_outputShare_offset5 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name hash_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hash_offset \
    op interface \
    ports { hash_offset { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name hash_offset6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hash_offset6 \
    op interface \
    ports { hash_offset6 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


