// Seed: 1562377027
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  ;
endmodule
module module_2 #(
    parameter id_2  = 32'd29,
    parameter id_21 = 32'd71,
    parameter id_8  = 32'd80
) (
    input tri0 id_0,
    input uwire id_1,
    input supply0 _id_2,
    input uwire id_3,
    output wor id_4,
    output wor id_5,
    input wand id_6,
    input wor id_7,
    input supply1 _id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output uwire id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri1 id_15,
    input tri0 id_16
    , id_25,
    input tri1 id_17,
    input wor id_18,
    output tri1 id_19,
    output supply0 id_20,
    input supply0 _id_21,
    output wor id_22,
    output tri1 id_23
);
  wire [id_8 : id_2] id_26;
  wire id_27;
  ;
  module_0 modCall_1 ();
  wire [1  *  id_21 : -1 'h0] id_28;
endmodule
