// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
// Date        : Tue Jun 06 23:19:26 2023
// Host        : LAPTOP-0BFPH7CU running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/My_31CPU_pre/My_31CPU_pre.sim/sim_1/synth/timing/cpu_tb_time_synth.v
// Design      : sccomp_dataflow
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD1
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD10
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD11
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD12
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD13
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD14
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD15
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD16
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD17
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD18
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD19
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD2
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD20
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD21
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD22
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD23
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD24
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD25
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD26
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD27
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD28
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD29
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD3
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD30
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD31
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD4
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD5
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD6
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD7
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD8
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD9
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

(* CHECK_LICENSE_TYPE = "dist_mem_gen_0,dist_mem_gen_v8_0_10,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "dist_mem_gen_v8_0_10,Vivado 2016.2" *) 
module dist_mem_gen_0
   (a,
    spo);
  input [10:0]a;
  output [31:0]spo;

  wire [10:0]a;
  wire [31:0]spo;
  wire [31:0]NLW_U0_dpo_UNCONNECTED;
  wire [31:0]NLW_U0_qdpo_UNCONNECTED;
  wire [31:0]NLW_U0_qspo_UNCONNECTED;

  (* C_FAMILY = "artix7" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* c_addr_width = "11" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2048" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "0" *) 
  (* c_has_qspo = "0" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "1" *) 
  (* c_mem_init_file = "dist_mem_gen_0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "32" *) 
  dist_mem_gen_0_dist_mem_gen_v8_0_10 U0
       (.a(a),
        .clk(1'b0),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[31:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[31:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(NLW_U0_qspo_UNCONNECTED[31:0]),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(spo),
        .we(1'b0));
endmodule

module CPU
   (data0,
    \array_reg_reg[31][0] ,
    data1,
    data2,
    CO,
    data3,
    \array_reg_reg[31][0]_0 ,
    \array_reg_reg[31][0]_1 ,
    \array_reg_reg[31][0]_2 ,
    MUX_2_out0,
    pc_OBUF,
    MUX_PC_out2,
    \array_reg_reg[31][7] ,
    \array_reg_reg[31][6] ,
    \array_reg_reg[31][7]_0 ,
    RF_Rs_out,
    \array_reg_reg[31][21] ,
    \array_reg_reg[31][21]_0 ,
    \array_reg_reg[31][6]_0 ,
    \array_reg_reg[31][6]_1 ,
    \array_reg_reg[31][20] ,
    \array_reg_reg[31][31] ,
    \array_reg_reg[31][29] ,
    \array_reg_reg[31][28] ,
    \array_reg_reg[31][19] ,
    \array_reg_reg[31][16] ,
    \array_reg_reg[31][15] ,
    \array_reg_reg[31][21]_1 ,
    \array_reg_reg[31][14] ,
    \array_reg_reg[31][13] ,
    \array_reg_reg[31][21]_2 ,
    \array_reg_reg[31][18] ,
    \array_reg_reg[31][17] ,
    \array_reg_reg[31][21]_3 ,
    \array_reg_reg[31][8] ,
    \array_reg_reg[31][6]_2 ,
    \array_reg_reg[31][21]_4 ,
    \array_reg_reg[31][24] ,
    \array_reg_reg[31][10] ,
    \array_reg_reg[31][6]_3 ,
    \pc_reg_reg[5] ,
    \pc_reg_reg[5]_0 ,
    \array_reg_reg[31][0]_3 ,
    \pc_reg_reg[6] ,
    \pc_reg_reg[6]_0 ,
    \pc_reg_reg[7] ,
    \pc_reg_reg[7]_0 ,
    \array_reg_reg[31][7]_1 ,
    \pc_reg_reg[8] ,
    \pc_reg_reg[8]_0 ,
    \pc_reg_reg[9] ,
    \pc_reg_reg[9]_0 ,
    \array_reg_reg[31][9] ,
    \pc_reg_reg[10] ,
    \pc_reg_reg[10]_0 ,
    \pc_reg_reg[11] ,
    \pc_reg_reg[11]_0 ,
    \array_reg_reg[31][11] ,
    \pc_reg_reg[12] ,
    \pc_reg_reg[12]_0 ,
    \array_reg_reg[31][12] ,
    \pc_reg_reg[13] ,
    \pc_reg_reg[13]_0 ,
    \pc_reg_reg[14] ,
    \pc_reg_reg[14]_0 ,
    \pc_reg_reg[15] ,
    \pc_reg_reg[15]_0 ,
    \pc_reg_reg[16] ,
    \pc_reg_reg[16]_0 ,
    \pc_reg_reg[17] ,
    \pc_reg_reg[17]_0 ,
    \pc_reg_reg[18] ,
    \pc_reg_reg[18]_0 ,
    \pc_reg_reg[19] ,
    \pc_reg_reg[19]_0 ,
    \pc_reg_reg[20] ,
    \pc_reg_reg[20]_0 ,
    \pc_reg_reg[21] ,
    \pc_reg_reg[21]_0 ,
    \array_reg_reg[31][21]_5 ,
    \pc_reg_reg[22] ,
    \pc_reg_reg[22]_0 ,
    \array_reg_reg[31][22] ,
    \pc_reg_reg[23] ,
    \pc_reg_reg[23]_0 ,
    \array_reg_reg[31][23] ,
    \pc_reg_reg[24] ,
    \pc_reg_reg[24]_0 ,
    \pc_reg_reg[25] ,
    \pc_reg_reg[25]_0 ,
    \array_reg_reg[31][25] ,
    \pc_reg_reg[26] ,
    \pc_reg_reg[26]_0 ,
    \array_reg_reg[31][26] ,
    \pc_reg_reg[27] ,
    \pc_reg_reg[27]_0 ,
    \pc_reg_reg[28] ,
    \pc_reg_reg[28]_0 ,
    \pc_reg_reg[29] ,
    \pc_reg_reg[29]_0 ,
    \pc_reg_reg[30] ,
    \pc_reg_reg[30]_0 ,
    \array_reg_reg[31][30] ,
    \pc_reg_reg[31] ,
    \pc_reg_reg[31]_0 ,
    DMEM_data_in,
    \array_reg_reg[31][16]_0 ,
    \array_reg_reg[31][16]_1 ,
    \array_reg_reg[31][17]_0 ,
    \array_reg_reg[31][17]_1 ,
    \array_reg_reg[31][18]_0 ,
    \array_reg_reg[31][18]_1 ,
    \array_reg_reg[31][19]_0 ,
    \array_reg_reg[31][19]_1 ,
    \array_reg_reg[31][20]_0 ,
    \array_reg_reg[31][20]_1 ,
    \array_reg_reg[31][21]_6 ,
    \array_reg_reg[31][21]_7 ,
    \array_reg_reg[31][22]_0 ,
    \array_reg_reg[31][22]_1 ,
    \array_reg_reg[31][23]_0 ,
    \array_reg_reg[31][23]_1 ,
    \array_reg_reg[31][28]_0 ,
    \array_reg_reg[31][28]_1 ,
    \array_reg_reg[31][31]_0 ,
    \array_reg_reg[31][31]_1 ,
    \array_reg_reg[31][16]_2 ,
    \array_reg_reg[31][16]_3 ,
    \array_reg_reg[31][19]_2 ,
    \array_reg_reg[31][19]_3 ,
    \array_reg_reg[31][18]_2 ,
    \array_reg_reg[31][18]_3 ,
    \array_reg_reg[31][19]_4 ,
    \array_reg_reg[31][19]_5 ,
    \array_reg_reg[31][20]_2 ,
    \array_reg_reg[31][20]_3 ,
    \array_reg_reg[31][21]_8 ,
    \array_reg_reg[31][21]_9 ,
    \array_reg_reg[31][22]_2 ,
    \array_reg_reg[31][22]_3 ,
    \array_reg_reg[31][23]_2 ,
    \array_reg_reg[31][23]_3 ,
    \array_reg_reg[31][24]_0 ,
    \array_reg_reg[31][24]_1 ,
    \array_reg_reg[31][25]_0 ,
    \array_reg_reg[31][25]_1 ,
    \array_reg_reg[31][26]_0 ,
    \array_reg_reg[31][26]_1 ,
    \array_reg_reg[31][27] ,
    \array_reg_reg[31][27]_0 ,
    \array_reg_reg[31][28]_2 ,
    \array_reg_reg[31][28]_3 ,
    \array_reg_reg[31][29]_0 ,
    \array_reg_reg[31][29]_1 ,
    \array_reg_reg[31][30]_0 ,
    \array_reg_reg[31][30]_1 ,
    \array_reg_reg[31][30]_2 ,
    \array_reg_reg[31][30]_3 ,
    DI,
    \array_reg_reg[27][3] ,
    MUX_A_out,
    \array_reg_reg[27][4] ,
    \array_reg_reg[19][7] ,
    \array_reg_reg[19][11] ,
    \array_reg_reg[19][15] ,
    \array_reg_reg[19][19] ,
    \array_reg_reg[19][23] ,
    S,
    \array_reg_reg[3][31] ,
    \array_reg_reg[19][31] ,
    \array_reg_reg[27][3]_0 ,
    \array_reg_reg[27][3]_1 ,
    \array_reg_reg[27][4]_0 ,
    \array_reg_reg[19][7]_0 ,
    \array_reg_reg[19][11]_0 ,
    \array_reg_reg[19][15]_0 ,
    \array_reg_reg[19][19]_0 ,
    \array_reg_reg[19][23]_0 ,
    \array_reg_reg[19][27] ,
    \array_reg_reg[19][31]_0 ,
    \array_reg_reg[27][0] ,
    \array_reg_reg[27][3]_2 ,
    \array_reg_reg[19][7]_1 ,
    \array_reg_reg[19][11]_1 ,
    \array_reg_reg[19][15]_1 ,
    \array_reg_reg[19][19]_1 ,
    \array_reg_reg[19][23]_1 ,
    \array_reg_reg[19][27]_0 ,
    \array_reg_reg[19][31]_1 ,
    \array_reg_reg[19][31]_2 ,
    \array_reg_reg[27][0]_0 ,
    \array_reg_reg[27][3]_3 ,
    \array_reg_reg[19][7]_2 ,
    \array_reg_reg[19][11]_2 ,
    \array_reg_reg[19][15]_2 ,
    \array_reg_reg[19][19]_2 ,
    \array_reg_reg[19][23]_2 ,
    \array_reg_reg[19][27]_1 ,
    \array_reg_reg[19][31]_3 ,
    \array_reg_reg[19][7]_3 ,
    \array_reg_reg[19][0] ,
    \array_reg_reg[19][7]_4 ,
    \array_reg_reg[19][15]_3 ,
    \array_reg_reg[19][15]_4 ,
    \array_reg_reg[19][23]_3 ,
    \array_reg_reg[19][23]_4 ,
    \array_reg_reg[19][31]_4 ,
    \array_reg_reg[19][31]_5 ,
    \array_reg_reg[19][7]_5 ,
    \array_reg_reg[19][15]_5 ,
    \array_reg_reg[19][23]_5 ,
    \array_reg_reg[19][31]_6 ,
    \array_reg_reg[19][31]_7 ,
    \array_reg_reg[27][0]_1 ,
    \pc_reg_reg[2] ,
    \pc_reg_reg[2]_0 ,
    \pc_reg_reg[12]_1 ,
    \pc_reg_reg[16]_1 ,
    \pc_reg_reg[20]_1 ,
    \pc_reg_reg[24]_1 ,
    \pc_reg_reg[28]_1 ,
    \pc_reg_reg[31]_1 ,
    \bbstub_spo[3] ,
    RsC,
    reset_IBUF,
    MUX_PC_out,
    CLK,
    E,
    D,
    \bbstub_spo[26] ,
    \bbstub_spo[26]_0 ,
    \bbstub_spo[26]_1 ,
    \bbstub_spo[26]_2 ,
    \bbstub_spo[26]_3 ,
    \bbstub_spo[26]_4 ,
    \bbstub_spo[26]_5 ,
    \bbstub_spo[26]_6 ,
    \bbstub_spo[26]_7 ,
    \bbstub_spo[26]_8 ,
    \bbstub_spo[26]_9 ,
    \bbstub_spo[26]_10 ,
    \bbstub_spo[26]_11 ,
    \bbstub_spo[26]_12 ,
    \bbstub_spo[26]_13 ,
    \bbstub_spo[26]_14 ,
    \bbstub_spo[26]_15 ,
    \bbstub_spo[26]_16 ,
    \bbstub_spo[26]_17 ,
    \bbstub_spo[26]_18 ,
    \bbstub_spo[26]_19 ,
    \bbstub_spo[26]_20 ,
    \bbstub_spo[26]_21 ,
    \bbstub_spo[26]_22 ,
    \bbstub_spo[26]_23 ,
    \bbstub_spo[26]_24 ,
    \bbstub_spo[26]_25 ,
    \bbstub_spo[26]_26 ,
    \bbstub_spo[26]_27 ,
    \bbstub_spo[26]_28 ,
    RtC);
  output [31:0]data0;
  output [0:0]\array_reg_reg[31][0] ;
  output [31:0]data1;
  output [31:0]data2;
  output [0:0]CO;
  output [31:0]data3;
  output [0:0]\array_reg_reg[31][0]_0 ;
  output [0:0]\array_reg_reg[31][0]_1 ;
  output [0:0]\array_reg_reg[31][0]_2 ;
  output [30:0]MUX_2_out0;
  output [31:0]pc_OBUF;
  output [31:0]MUX_PC_out2;
  output \array_reg_reg[31][7] ;
  output \array_reg_reg[31][6] ;
  output \array_reg_reg[31][7]_0 ;
  output [31:0]RF_Rs_out;
  output \array_reg_reg[31][21] ;
  output \array_reg_reg[31][21]_0 ;
  output \array_reg_reg[31][6]_0 ;
  output \array_reg_reg[31][6]_1 ;
  output \array_reg_reg[31][20] ;
  output \array_reg_reg[31][31] ;
  output \array_reg_reg[31][29] ;
  output \array_reg_reg[31][28] ;
  output \array_reg_reg[31][19] ;
  output \array_reg_reg[31][16] ;
  output \array_reg_reg[31][15] ;
  output \array_reg_reg[31][21]_1 ;
  output \array_reg_reg[31][14] ;
  output \array_reg_reg[31][13] ;
  output \array_reg_reg[31][21]_2 ;
  output \array_reg_reg[31][18] ;
  output \array_reg_reg[31][17] ;
  output \array_reg_reg[31][21]_3 ;
  output \array_reg_reg[31][8] ;
  output \array_reg_reg[31][6]_2 ;
  output \array_reg_reg[31][21]_4 ;
  output \array_reg_reg[31][24] ;
  output \array_reg_reg[31][10] ;
  output \array_reg_reg[31][6]_3 ;
  output \pc_reg_reg[5] ;
  output \pc_reg_reg[5]_0 ;
  output \array_reg_reg[31][0]_3 ;
  output \pc_reg_reg[6] ;
  output \pc_reg_reg[6]_0 ;
  output \pc_reg_reg[7] ;
  output \pc_reg_reg[7]_0 ;
  output \array_reg_reg[31][7]_1 ;
  output \pc_reg_reg[8] ;
  output \pc_reg_reg[8]_0 ;
  output \pc_reg_reg[9] ;
  output \pc_reg_reg[9]_0 ;
  output \array_reg_reg[31][9] ;
  output \pc_reg_reg[10] ;
  output \pc_reg_reg[10]_0 ;
  output \pc_reg_reg[11] ;
  output \pc_reg_reg[11]_0 ;
  output \array_reg_reg[31][11] ;
  output \pc_reg_reg[12] ;
  output \pc_reg_reg[12]_0 ;
  output \array_reg_reg[31][12] ;
  output \pc_reg_reg[13] ;
  output \pc_reg_reg[13]_0 ;
  output \pc_reg_reg[14] ;
  output \pc_reg_reg[14]_0 ;
  output \pc_reg_reg[15] ;
  output \pc_reg_reg[15]_0 ;
  output \pc_reg_reg[16] ;
  output \pc_reg_reg[16]_0 ;
  output \pc_reg_reg[17] ;
  output \pc_reg_reg[17]_0 ;
  output \pc_reg_reg[18] ;
  output \pc_reg_reg[18]_0 ;
  output \pc_reg_reg[19] ;
  output \pc_reg_reg[19]_0 ;
  output \pc_reg_reg[20] ;
  output \pc_reg_reg[20]_0 ;
  output \pc_reg_reg[21] ;
  output \pc_reg_reg[21]_0 ;
  output \array_reg_reg[31][21]_5 ;
  output \pc_reg_reg[22] ;
  output \pc_reg_reg[22]_0 ;
  output \array_reg_reg[31][22] ;
  output \pc_reg_reg[23] ;
  output \pc_reg_reg[23]_0 ;
  output \array_reg_reg[31][23] ;
  output \pc_reg_reg[24] ;
  output \pc_reg_reg[24]_0 ;
  output \pc_reg_reg[25] ;
  output \pc_reg_reg[25]_0 ;
  output \array_reg_reg[31][25] ;
  output \pc_reg_reg[26] ;
  output \pc_reg_reg[26]_0 ;
  output \array_reg_reg[31][26] ;
  output \pc_reg_reg[27] ;
  output \pc_reg_reg[27]_0 ;
  output \pc_reg_reg[28] ;
  output \pc_reg_reg[28]_0 ;
  output \pc_reg_reg[29] ;
  output \pc_reg_reg[29]_0 ;
  output \pc_reg_reg[30] ;
  output \pc_reg_reg[30]_0 ;
  output \array_reg_reg[31][30] ;
  output \pc_reg_reg[31] ;
  output \pc_reg_reg[31]_0 ;
  output [31:0]DMEM_data_in;
  output \array_reg_reg[31][16]_0 ;
  output \array_reg_reg[31][16]_1 ;
  output \array_reg_reg[31][17]_0 ;
  output \array_reg_reg[31][17]_1 ;
  output \array_reg_reg[31][18]_0 ;
  output \array_reg_reg[31][18]_1 ;
  output \array_reg_reg[31][19]_0 ;
  output \array_reg_reg[31][19]_1 ;
  output \array_reg_reg[31][20]_0 ;
  output \array_reg_reg[31][20]_1 ;
  output \array_reg_reg[31][21]_6 ;
  output \array_reg_reg[31][21]_7 ;
  output \array_reg_reg[31][22]_0 ;
  output \array_reg_reg[31][22]_1 ;
  output \array_reg_reg[31][23]_0 ;
  output \array_reg_reg[31][23]_1 ;
  output \array_reg_reg[31][28]_0 ;
  output \array_reg_reg[31][28]_1 ;
  output \array_reg_reg[31][31]_0 ;
  output \array_reg_reg[31][31]_1 ;
  output \array_reg_reg[31][16]_2 ;
  output \array_reg_reg[31][16]_3 ;
  output \array_reg_reg[31][19]_2 ;
  output \array_reg_reg[31][19]_3 ;
  output \array_reg_reg[31][18]_2 ;
  output \array_reg_reg[31][18]_3 ;
  output \array_reg_reg[31][19]_4 ;
  output \array_reg_reg[31][19]_5 ;
  output \array_reg_reg[31][20]_2 ;
  output \array_reg_reg[31][20]_3 ;
  output \array_reg_reg[31][21]_8 ;
  output \array_reg_reg[31][21]_9 ;
  output \array_reg_reg[31][22]_2 ;
  output \array_reg_reg[31][22]_3 ;
  output \array_reg_reg[31][23]_2 ;
  output \array_reg_reg[31][23]_3 ;
  output \array_reg_reg[31][24]_0 ;
  output \array_reg_reg[31][24]_1 ;
  output \array_reg_reg[31][25]_0 ;
  output \array_reg_reg[31][25]_1 ;
  output \array_reg_reg[31][26]_0 ;
  output \array_reg_reg[31][26]_1 ;
  output \array_reg_reg[31][27] ;
  output \array_reg_reg[31][27]_0 ;
  output \array_reg_reg[31][28]_2 ;
  output \array_reg_reg[31][28]_3 ;
  output \array_reg_reg[31][29]_0 ;
  output \array_reg_reg[31][29]_1 ;
  output \array_reg_reg[31][30]_0 ;
  output \array_reg_reg[31][30]_1 ;
  output \array_reg_reg[31][30]_2 ;
  output \array_reg_reg[31][30]_3 ;
  input [3:0]DI;
  input [2:0]\array_reg_reg[27][3] ;
  input [30:0]MUX_A_out;
  input [0:0]\array_reg_reg[27][4] ;
  input [3:0]\array_reg_reg[19][7] ;
  input [3:0]\array_reg_reg[19][11] ;
  input [3:0]\array_reg_reg[19][15] ;
  input [3:0]\array_reg_reg[19][19] ;
  input [3:0]\array_reg_reg[19][23] ;
  input [3:0]S;
  input \array_reg_reg[3][31] ;
  input [3:0]\array_reg_reg[19][31] ;
  input [2:0]\array_reg_reg[27][3]_0 ;
  input [2:0]\array_reg_reg[27][3]_1 ;
  input [0:0]\array_reg_reg[27][4]_0 ;
  input [3:0]\array_reg_reg[19][7]_0 ;
  input [3:0]\array_reg_reg[19][11]_0 ;
  input [3:0]\array_reg_reg[19][15]_0 ;
  input [3:0]\array_reg_reg[19][19]_0 ;
  input [3:0]\array_reg_reg[19][23]_0 ;
  input [3:0]\array_reg_reg[19][27] ;
  input [3:0]\array_reg_reg[19][31]_0 ;
  input [0:0]\array_reg_reg[27][0] ;
  input [3:0]\array_reg_reg[27][3]_2 ;
  input [3:0]\array_reg_reg[19][7]_1 ;
  input [3:0]\array_reg_reg[19][11]_1 ;
  input [3:0]\array_reg_reg[19][15]_1 ;
  input [3:0]\array_reg_reg[19][19]_1 ;
  input [3:0]\array_reg_reg[19][23]_1 ;
  input [3:0]\array_reg_reg[19][27]_0 ;
  input [1:0]\array_reg_reg[19][31]_1 ;
  input [3:0]\array_reg_reg[19][31]_2 ;
  input [0:0]\array_reg_reg[27][0]_0 ;
  input [3:0]\array_reg_reg[27][3]_3 ;
  input [3:0]\array_reg_reg[19][7]_2 ;
  input [3:0]\array_reg_reg[19][11]_2 ;
  input [3:0]\array_reg_reg[19][15]_2 ;
  input [3:0]\array_reg_reg[19][19]_2 ;
  input [3:0]\array_reg_reg[19][23]_2 ;
  input [3:0]\array_reg_reg[19][27]_1 ;
  input [3:0]\array_reg_reg[19][31]_3 ;
  input [3:0]\array_reg_reg[19][7]_3 ;
  input [0:0]\array_reg_reg[19][0] ;
  input [3:0]\array_reg_reg[19][7]_4 ;
  input [3:0]\array_reg_reg[19][15]_3 ;
  input [3:0]\array_reg_reg[19][15]_4 ;
  input [3:0]\array_reg_reg[19][23]_3 ;
  input [3:0]\array_reg_reg[19][23]_4 ;
  input [3:0]\array_reg_reg[19][31]_4 ;
  input [3:0]\array_reg_reg[19][31]_5 ;
  input [3:0]\array_reg_reg[19][7]_5 ;
  input [3:0]\array_reg_reg[19][15]_5 ;
  input [3:0]\array_reg_reg[19][23]_5 ;
  input [0:0]\array_reg_reg[19][31]_6 ;
  input [3:0]\array_reg_reg[19][31]_7 ;
  input \array_reg_reg[27][0]_1 ;
  input [3:0]\pc_reg_reg[2] ;
  input [3:0]\pc_reg_reg[2]_0 ;
  input [3:0]\pc_reg_reg[12]_1 ;
  input [3:0]\pc_reg_reg[16]_1 ;
  input [3:0]\pc_reg_reg[20]_1 ;
  input [3:0]\pc_reg_reg[24]_1 ;
  input [3:0]\pc_reg_reg[28]_1 ;
  input [3:0]\pc_reg_reg[31]_1 ;
  input \bbstub_spo[3] ;
  input [4:0]RsC;
  input reset_IBUF;
  input [31:0]MUX_PC_out;
  input CLK;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\bbstub_spo[26] ;
  input [0:0]\bbstub_spo[26]_0 ;
  input [0:0]\bbstub_spo[26]_1 ;
  input [0:0]\bbstub_spo[26]_2 ;
  input [0:0]\bbstub_spo[26]_3 ;
  input [0:0]\bbstub_spo[26]_4 ;
  input [0:0]\bbstub_spo[26]_5 ;
  input [0:0]\bbstub_spo[26]_6 ;
  input [0:0]\bbstub_spo[26]_7 ;
  input [0:0]\bbstub_spo[26]_8 ;
  input [0:0]\bbstub_spo[26]_9 ;
  input [0:0]\bbstub_spo[26]_10 ;
  input [0:0]\bbstub_spo[26]_11 ;
  input [0:0]\bbstub_spo[26]_12 ;
  input [0:0]\bbstub_spo[26]_13 ;
  input [0:0]\bbstub_spo[26]_14 ;
  input [0:0]\bbstub_spo[26]_15 ;
  input [0:0]\bbstub_spo[26]_16 ;
  input [0:0]\bbstub_spo[26]_17 ;
  input [0:0]\bbstub_spo[26]_18 ;
  input [0:0]\bbstub_spo[26]_19 ;
  input [0:0]\bbstub_spo[26]_20 ;
  input [0:0]\bbstub_spo[26]_21 ;
  input [0:0]\bbstub_spo[26]_22 ;
  input [0:0]\bbstub_spo[26]_23 ;
  input [0:0]\bbstub_spo[26]_24 ;
  input [0:0]\bbstub_spo[26]_25 ;
  input [0:0]\bbstub_spo[26]_26 ;
  input [0:0]\bbstub_spo[26]_27 ;
  input [0:0]\bbstub_spo[26]_28 ;
  input [4:0]RtC;

  wire CLK;
  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]DI;
  wire [31:0]DMEM_data_in;
  wire [0:0]E;
  wire [30:0]MUX_2_out0;
  wire [30:0]MUX_A_out;
  wire [31:0]MUX_PC_out;
  wire [31:0]MUX_PC_out2;
  wire MUX_PC_out3_carry__0_n_0;
  wire MUX_PC_out3_carry__0_n_1;
  wire MUX_PC_out3_carry__0_n_2;
  wire MUX_PC_out3_carry__0_n_3;
  wire MUX_PC_out3_carry__1_n_0;
  wire MUX_PC_out3_carry__1_n_1;
  wire MUX_PC_out3_carry__1_n_2;
  wire MUX_PC_out3_carry__1_n_3;
  wire MUX_PC_out3_carry__2_n_0;
  wire MUX_PC_out3_carry__2_n_1;
  wire MUX_PC_out3_carry__2_n_2;
  wire MUX_PC_out3_carry__2_n_3;
  wire MUX_PC_out3_carry__3_n_0;
  wire MUX_PC_out3_carry__3_n_1;
  wire MUX_PC_out3_carry__3_n_2;
  wire MUX_PC_out3_carry__3_n_3;
  wire MUX_PC_out3_carry__4_n_0;
  wire MUX_PC_out3_carry__4_n_1;
  wire MUX_PC_out3_carry__4_n_2;
  wire MUX_PC_out3_carry__4_n_3;
  wire MUX_PC_out3_carry__5_n_0;
  wire MUX_PC_out3_carry__5_n_1;
  wire MUX_PC_out3_carry__5_n_2;
  wire MUX_PC_out3_carry__5_n_3;
  wire MUX_PC_out3_carry__6_n_1;
  wire MUX_PC_out3_carry__6_n_2;
  wire MUX_PC_out3_carry__6_n_3;
  wire MUX_PC_out3_carry_n_0;
  wire MUX_PC_out3_carry_n_1;
  wire MUX_PC_out3_carry_n_2;
  wire MUX_PC_out3_carry_n_3;
  wire NPC_carry__0_n_0;
  wire NPC_carry__0_n_1;
  wire NPC_carry__0_n_2;
  wire NPC_carry__0_n_3;
  wire NPC_carry__1_n_0;
  wire NPC_carry__1_n_1;
  wire NPC_carry__1_n_2;
  wire NPC_carry__1_n_3;
  wire NPC_carry__2_n_0;
  wire NPC_carry__2_n_1;
  wire NPC_carry__2_n_2;
  wire NPC_carry__2_n_3;
  wire NPC_carry__3_n_0;
  wire NPC_carry__3_n_1;
  wire NPC_carry__3_n_2;
  wire NPC_carry__3_n_3;
  wire NPC_carry__4_n_0;
  wire NPC_carry__4_n_1;
  wire NPC_carry__4_n_2;
  wire NPC_carry__4_n_3;
  wire NPC_carry__5_n_0;
  wire NPC_carry__5_n_1;
  wire NPC_carry__5_n_2;
  wire NPC_carry__5_n_3;
  wire NPC_carry__6_n_2;
  wire NPC_carry__6_n_3;
  wire NPC_carry_n_0;
  wire NPC_carry_n_1;
  wire NPC_carry_n_2;
  wire NPC_carry_n_3;
  wire PC_inst_n_0;
  wire PC_inst_n_1;
  wire PC_inst_n_2;
  wire PC_inst_n_3;
  wire PC_inst_n_36;
  wire PC_inst_n_37;
  wire PC_inst_n_38;
  wire PC_inst_n_39;
  wire PC_inst_n_40;
  wire PC_inst_n_41;
  wire PC_inst_n_42;
  wire PC_inst_n_43;
  wire PC_inst_n_44;
  wire PC_inst_n_45;
  wire PC_inst_n_46;
  wire PC_inst_n_47;
  wire PC_inst_n_48;
  wire PC_inst_n_49;
  wire PC_inst_n_50;
  wire PC_inst_n_51;
  wire PC_inst_n_52;
  wire PC_inst_n_53;
  wire PC_inst_n_54;
  wire PC_inst_n_55;
  wire PC_inst_n_56;
  wire PC_inst_n_57;
  wire PC_inst_n_58;
  wire PC_inst_n_59;
  wire PC_inst_n_60;
  wire PC_inst_n_61;
  wire PC_inst_n_62;
  wire [31:0]RF_Rs_out;
  wire [4:0]RsC;
  wire [4:0]RtC;
  wire [3:0]S;
  wire [0:0]\array_reg_reg[19][0] ;
  wire [3:0]\array_reg_reg[19][11] ;
  wire [3:0]\array_reg_reg[19][11]_0 ;
  wire [3:0]\array_reg_reg[19][11]_1 ;
  wire [3:0]\array_reg_reg[19][11]_2 ;
  wire [3:0]\array_reg_reg[19][15] ;
  wire [3:0]\array_reg_reg[19][15]_0 ;
  wire [3:0]\array_reg_reg[19][15]_1 ;
  wire [3:0]\array_reg_reg[19][15]_2 ;
  wire [3:0]\array_reg_reg[19][15]_3 ;
  wire [3:0]\array_reg_reg[19][15]_4 ;
  wire [3:0]\array_reg_reg[19][15]_5 ;
  wire [3:0]\array_reg_reg[19][19] ;
  wire [3:0]\array_reg_reg[19][19]_0 ;
  wire [3:0]\array_reg_reg[19][19]_1 ;
  wire [3:0]\array_reg_reg[19][19]_2 ;
  wire [3:0]\array_reg_reg[19][23] ;
  wire [3:0]\array_reg_reg[19][23]_0 ;
  wire [3:0]\array_reg_reg[19][23]_1 ;
  wire [3:0]\array_reg_reg[19][23]_2 ;
  wire [3:0]\array_reg_reg[19][23]_3 ;
  wire [3:0]\array_reg_reg[19][23]_4 ;
  wire [3:0]\array_reg_reg[19][23]_5 ;
  wire [3:0]\array_reg_reg[19][27] ;
  wire [3:0]\array_reg_reg[19][27]_0 ;
  wire [3:0]\array_reg_reg[19][27]_1 ;
  wire [3:0]\array_reg_reg[19][31] ;
  wire [3:0]\array_reg_reg[19][31]_0 ;
  wire [1:0]\array_reg_reg[19][31]_1 ;
  wire [3:0]\array_reg_reg[19][31]_2 ;
  wire [3:0]\array_reg_reg[19][31]_3 ;
  wire [3:0]\array_reg_reg[19][31]_4 ;
  wire [3:0]\array_reg_reg[19][31]_5 ;
  wire [0:0]\array_reg_reg[19][31]_6 ;
  wire [3:0]\array_reg_reg[19][31]_7 ;
  wire [3:0]\array_reg_reg[19][7] ;
  wire [3:0]\array_reg_reg[19][7]_0 ;
  wire [3:0]\array_reg_reg[19][7]_1 ;
  wire [3:0]\array_reg_reg[19][7]_2 ;
  wire [3:0]\array_reg_reg[19][7]_3 ;
  wire [3:0]\array_reg_reg[19][7]_4 ;
  wire [3:0]\array_reg_reg[19][7]_5 ;
  wire [0:0]\array_reg_reg[27][0] ;
  wire [0:0]\array_reg_reg[27][0]_0 ;
  wire \array_reg_reg[27][0]_1 ;
  wire [2:0]\array_reg_reg[27][3] ;
  wire [2:0]\array_reg_reg[27][3]_0 ;
  wire [2:0]\array_reg_reg[27][3]_1 ;
  wire [3:0]\array_reg_reg[27][3]_2 ;
  wire [3:0]\array_reg_reg[27][3]_3 ;
  wire [0:0]\array_reg_reg[27][4] ;
  wire [0:0]\array_reg_reg[27][4]_0 ;
  wire [0:0]\array_reg_reg[31][0] ;
  wire [0:0]\array_reg_reg[31][0]_0 ;
  wire [0:0]\array_reg_reg[31][0]_1 ;
  wire [0:0]\array_reg_reg[31][0]_2 ;
  wire \array_reg_reg[31][0]_3 ;
  wire \array_reg_reg[31][0]_i_33_n_1 ;
  wire \array_reg_reg[31][0]_i_33_n_2 ;
  wire \array_reg_reg[31][0]_i_33_n_3 ;
  wire \array_reg_reg[31][0]_i_34_n_1 ;
  wire \array_reg_reg[31][0]_i_34_n_2 ;
  wire \array_reg_reg[31][0]_i_34_n_3 ;
  wire \array_reg_reg[31][0]_i_41_n_0 ;
  wire \array_reg_reg[31][0]_i_41_n_1 ;
  wire \array_reg_reg[31][0]_i_41_n_2 ;
  wire \array_reg_reg[31][0]_i_41_n_3 ;
  wire \array_reg_reg[31][0]_i_50_n_0 ;
  wire \array_reg_reg[31][0]_i_50_n_1 ;
  wire \array_reg_reg[31][0]_i_50_n_2 ;
  wire \array_reg_reg[31][0]_i_50_n_3 ;
  wire \array_reg_reg[31][0]_i_57_n_0 ;
  wire \array_reg_reg[31][0]_i_57_n_1 ;
  wire \array_reg_reg[31][0]_i_57_n_2 ;
  wire \array_reg_reg[31][0]_i_57_n_3 ;
  wire \array_reg_reg[31][0]_i_66_n_0 ;
  wire \array_reg_reg[31][0]_i_66_n_1 ;
  wire \array_reg_reg[31][0]_i_66_n_2 ;
  wire \array_reg_reg[31][0]_i_66_n_3 ;
  wire \array_reg_reg[31][0]_i_71_n_0 ;
  wire \array_reg_reg[31][0]_i_71_n_1 ;
  wire \array_reg_reg[31][0]_i_71_n_2 ;
  wire \array_reg_reg[31][0]_i_71_n_3 ;
  wire \array_reg_reg[31][0]_i_80_n_0 ;
  wire \array_reg_reg[31][0]_i_80_n_1 ;
  wire \array_reg_reg[31][0]_i_80_n_2 ;
  wire \array_reg_reg[31][0]_i_80_n_3 ;
  wire \array_reg_reg[31][10] ;
  wire \array_reg_reg[31][11] ;
  wire \array_reg_reg[31][11]_i_13_n_0 ;
  wire \array_reg_reg[31][11]_i_13_n_1 ;
  wire \array_reg_reg[31][11]_i_13_n_2 ;
  wire \array_reg_reg[31][11]_i_13_n_3 ;
  wire \array_reg_reg[31][11]_i_14_n_0 ;
  wire \array_reg_reg[31][11]_i_14_n_1 ;
  wire \array_reg_reg[31][11]_i_14_n_2 ;
  wire \array_reg_reg[31][11]_i_14_n_3 ;
  wire \array_reg_reg[31][11]_i_19_n_0 ;
  wire \array_reg_reg[31][11]_i_19_n_1 ;
  wire \array_reg_reg[31][11]_i_19_n_2 ;
  wire \array_reg_reg[31][11]_i_19_n_3 ;
  wire \array_reg_reg[31][11]_i_9_n_0 ;
  wire \array_reg_reg[31][11]_i_9_n_1 ;
  wire \array_reg_reg[31][11]_i_9_n_2 ;
  wire \array_reg_reg[31][11]_i_9_n_3 ;
  wire \array_reg_reg[31][12] ;
  wire \array_reg_reg[31][13] ;
  wire \array_reg_reg[31][14] ;
  wire \array_reg_reg[31][15] ;
  wire \array_reg_reg[31][15]_i_17_n_0 ;
  wire \array_reg_reg[31][15]_i_17_n_1 ;
  wire \array_reg_reg[31][15]_i_17_n_2 ;
  wire \array_reg_reg[31][15]_i_17_n_3 ;
  wire \array_reg_reg[31][15]_i_38_n_0 ;
  wire \array_reg_reg[31][15]_i_38_n_1 ;
  wire \array_reg_reg[31][15]_i_38_n_2 ;
  wire \array_reg_reg[31][15]_i_38_n_3 ;
  wire \array_reg_reg[31][16] ;
  wire \array_reg_reg[31][16]_0 ;
  wire \array_reg_reg[31][16]_1 ;
  wire \array_reg_reg[31][16]_2 ;
  wire \array_reg_reg[31][16]_3 ;
  wire \array_reg_reg[31][17] ;
  wire \array_reg_reg[31][17]_0 ;
  wire \array_reg_reg[31][17]_1 ;
  wire \array_reg_reg[31][18] ;
  wire \array_reg_reg[31][18]_0 ;
  wire \array_reg_reg[31][18]_1 ;
  wire \array_reg_reg[31][18]_2 ;
  wire \array_reg_reg[31][18]_3 ;
  wire \array_reg_reg[31][19] ;
  wire \array_reg_reg[31][19]_0 ;
  wire \array_reg_reg[31][19]_1 ;
  wire \array_reg_reg[31][19]_2 ;
  wire \array_reg_reg[31][19]_3 ;
  wire \array_reg_reg[31][19]_4 ;
  wire \array_reg_reg[31][19]_5 ;
  wire \array_reg_reg[31][19]_i_16_n_0 ;
  wire \array_reg_reg[31][19]_i_16_n_1 ;
  wire \array_reg_reg[31][19]_i_16_n_2 ;
  wire \array_reg_reg[31][19]_i_16_n_3 ;
  wire \array_reg_reg[31][19]_i_17_n_0 ;
  wire \array_reg_reg[31][19]_i_17_n_1 ;
  wire \array_reg_reg[31][19]_i_17_n_2 ;
  wire \array_reg_reg[31][19]_i_17_n_3 ;
  wire \array_reg_reg[31][19]_i_18_n_0 ;
  wire \array_reg_reg[31][19]_i_18_n_1 ;
  wire \array_reg_reg[31][19]_i_18_n_2 ;
  wire \array_reg_reg[31][19]_i_18_n_3 ;
  wire \array_reg_reg[31][19]_i_23_n_0 ;
  wire \array_reg_reg[31][19]_i_23_n_1 ;
  wire \array_reg_reg[31][19]_i_23_n_2 ;
  wire \array_reg_reg[31][19]_i_23_n_3 ;
  wire \array_reg_reg[31][19]_i_30_n_0 ;
  wire \array_reg_reg[31][19]_i_30_n_1 ;
  wire \array_reg_reg[31][19]_i_30_n_2 ;
  wire \array_reg_reg[31][19]_i_30_n_3 ;
  wire \array_reg_reg[31][19]_i_39_n_0 ;
  wire \array_reg_reg[31][19]_i_39_n_1 ;
  wire \array_reg_reg[31][19]_i_39_n_2 ;
  wire \array_reg_reg[31][19]_i_39_n_3 ;
  wire \array_reg_reg[31][20] ;
  wire \array_reg_reg[31][20]_0 ;
  wire \array_reg_reg[31][20]_1 ;
  wire \array_reg_reg[31][20]_2 ;
  wire \array_reg_reg[31][20]_3 ;
  wire \array_reg_reg[31][21] ;
  wire \array_reg_reg[31][21]_0 ;
  wire \array_reg_reg[31][21]_1 ;
  wire \array_reg_reg[31][21]_2 ;
  wire \array_reg_reg[31][21]_3 ;
  wire \array_reg_reg[31][21]_4 ;
  wire \array_reg_reg[31][21]_5 ;
  wire \array_reg_reg[31][21]_6 ;
  wire \array_reg_reg[31][21]_7 ;
  wire \array_reg_reg[31][21]_8 ;
  wire \array_reg_reg[31][21]_9 ;
  wire \array_reg_reg[31][21]_i_10_n_0 ;
  wire \array_reg_reg[31][21]_i_10_n_1 ;
  wire \array_reg_reg[31][21]_i_10_n_2 ;
  wire \array_reg_reg[31][21]_i_10_n_3 ;
  wire \array_reg_reg[31][21]_i_11_n_0 ;
  wire \array_reg_reg[31][21]_i_11_n_1 ;
  wire \array_reg_reg[31][21]_i_11_n_2 ;
  wire \array_reg_reg[31][21]_i_11_n_3 ;
  wire \array_reg_reg[31][22] ;
  wire \array_reg_reg[31][22]_0 ;
  wire \array_reg_reg[31][22]_1 ;
  wire \array_reg_reg[31][22]_2 ;
  wire \array_reg_reg[31][22]_3 ;
  wire \array_reg_reg[31][23] ;
  wire \array_reg_reg[31][23]_0 ;
  wire \array_reg_reg[31][23]_1 ;
  wire \array_reg_reg[31][23]_2 ;
  wire \array_reg_reg[31][23]_3 ;
  wire \array_reg_reg[31][23]_i_14_n_0 ;
  wire \array_reg_reg[31][23]_i_14_n_1 ;
  wire \array_reg_reg[31][23]_i_14_n_2 ;
  wire \array_reg_reg[31][23]_i_14_n_3 ;
  wire \array_reg_reg[31][23]_i_23_n_0 ;
  wire \array_reg_reg[31][23]_i_23_n_1 ;
  wire \array_reg_reg[31][23]_i_23_n_2 ;
  wire \array_reg_reg[31][23]_i_23_n_3 ;
  wire \array_reg_reg[31][24] ;
  wire \array_reg_reg[31][24]_0 ;
  wire \array_reg_reg[31][24]_1 ;
  wire \array_reg_reg[31][25] ;
  wire \array_reg_reg[31][25]_0 ;
  wire \array_reg_reg[31][25]_1 ;
  wire \array_reg_reg[31][26] ;
  wire \array_reg_reg[31][26]_0 ;
  wire \array_reg_reg[31][26]_1 ;
  wire \array_reg_reg[31][27] ;
  wire \array_reg_reg[31][27]_0 ;
  wire \array_reg_reg[31][27]_i_16_n_0 ;
  wire \array_reg_reg[31][27]_i_16_n_1 ;
  wire \array_reg_reg[31][27]_i_16_n_2 ;
  wire \array_reg_reg[31][27]_i_16_n_3 ;
  wire \array_reg_reg[31][27]_i_17_n_0 ;
  wire \array_reg_reg[31][27]_i_17_n_1 ;
  wire \array_reg_reg[31][27]_i_17_n_2 ;
  wire \array_reg_reg[31][27]_i_17_n_3 ;
  wire \array_reg_reg[31][27]_i_18_n_0 ;
  wire \array_reg_reg[31][27]_i_18_n_1 ;
  wire \array_reg_reg[31][27]_i_18_n_2 ;
  wire \array_reg_reg[31][27]_i_18_n_3 ;
  wire \array_reg_reg[31][27]_i_40_n_0 ;
  wire \array_reg_reg[31][27]_i_40_n_1 ;
  wire \array_reg_reg[31][27]_i_40_n_2 ;
  wire \array_reg_reg[31][27]_i_40_n_3 ;
  wire \array_reg_reg[31][28] ;
  wire \array_reg_reg[31][28]_0 ;
  wire \array_reg_reg[31][28]_1 ;
  wire \array_reg_reg[31][28]_2 ;
  wire \array_reg_reg[31][28]_3 ;
  wire \array_reg_reg[31][29] ;
  wire \array_reg_reg[31][29]_0 ;
  wire \array_reg_reg[31][29]_1 ;
  wire \array_reg_reg[31][29]_i_8_n_0 ;
  wire \array_reg_reg[31][29]_i_8_n_1 ;
  wire \array_reg_reg[31][29]_i_8_n_2 ;
  wire \array_reg_reg[31][29]_i_8_n_3 ;
  wire \array_reg_reg[31][29]_i_9_n_0 ;
  wire \array_reg_reg[31][29]_i_9_n_1 ;
  wire \array_reg_reg[31][29]_i_9_n_2 ;
  wire \array_reg_reg[31][29]_i_9_n_3 ;
  wire \array_reg_reg[31][30] ;
  wire \array_reg_reg[31][30]_0 ;
  wire \array_reg_reg[31][30]_1 ;
  wire \array_reg_reg[31][30]_2 ;
  wire \array_reg_reg[31][30]_3 ;
  wire \array_reg_reg[31][30]_i_11_n_0 ;
  wire \array_reg_reg[31][30]_i_11_n_1 ;
  wire \array_reg_reg[31][30]_i_11_n_2 ;
  wire \array_reg_reg[31][30]_i_11_n_3 ;
  wire \array_reg_reg[31][30]_i_24_n_0 ;
  wire \array_reg_reg[31][30]_i_24_n_1 ;
  wire \array_reg_reg[31][30]_i_24_n_2 ;
  wire \array_reg_reg[31][30]_i_24_n_3 ;
  wire \array_reg_reg[31][31] ;
  wire \array_reg_reg[31][31]_0 ;
  wire \array_reg_reg[31][31]_1 ;
  wire \array_reg_reg[31][6] ;
  wire \array_reg_reg[31][6]_0 ;
  wire \array_reg_reg[31][6]_1 ;
  wire \array_reg_reg[31][6]_2 ;
  wire \array_reg_reg[31][6]_3 ;
  wire \array_reg_reg[31][7] ;
  wire \array_reg_reg[31][7]_0 ;
  wire \array_reg_reg[31][7]_1 ;
  wire \array_reg_reg[31][8] ;
  wire \array_reg_reg[31][9] ;
  wire \array_reg_reg[3][31] ;
  wire [0:0]\bbstub_spo[26] ;
  wire [0:0]\bbstub_spo[26]_0 ;
  wire [0:0]\bbstub_spo[26]_1 ;
  wire [0:0]\bbstub_spo[26]_10 ;
  wire [0:0]\bbstub_spo[26]_11 ;
  wire [0:0]\bbstub_spo[26]_12 ;
  wire [0:0]\bbstub_spo[26]_13 ;
  wire [0:0]\bbstub_spo[26]_14 ;
  wire [0:0]\bbstub_spo[26]_15 ;
  wire [0:0]\bbstub_spo[26]_16 ;
  wire [0:0]\bbstub_spo[26]_17 ;
  wire [0:0]\bbstub_spo[26]_18 ;
  wire [0:0]\bbstub_spo[26]_19 ;
  wire [0:0]\bbstub_spo[26]_2 ;
  wire [0:0]\bbstub_spo[26]_20 ;
  wire [0:0]\bbstub_spo[26]_21 ;
  wire [0:0]\bbstub_spo[26]_22 ;
  wire [0:0]\bbstub_spo[26]_23 ;
  wire [0:0]\bbstub_spo[26]_24 ;
  wire [0:0]\bbstub_spo[26]_25 ;
  wire [0:0]\bbstub_spo[26]_26 ;
  wire [0:0]\bbstub_spo[26]_27 ;
  wire [0:0]\bbstub_spo[26]_28 ;
  wire [0:0]\bbstub_spo[26]_3 ;
  wire [0:0]\bbstub_spo[26]_4 ;
  wire [0:0]\bbstub_spo[26]_5 ;
  wire [0:0]\bbstub_spo[26]_6 ;
  wire [0:0]\bbstub_spo[26]_7 ;
  wire [0:0]\bbstub_spo[26]_8 ;
  wire [0:0]\bbstub_spo[26]_9 ;
  wire \bbstub_spo[3] ;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [31:0]data2;
  wire [31:0]data3;
  wire dmem_reg_0_31_0_0_i_145_n_0;
  wire dmem_reg_0_31_0_0_i_145_n_1;
  wire dmem_reg_0_31_0_0_i_145_n_2;
  wire dmem_reg_0_31_0_0_i_145_n_3;
  wire dmem_reg_0_31_0_0_i_152_n_0;
  wire dmem_reg_0_31_0_0_i_153_n_0;
  wire dmem_reg_0_31_0_0_i_153_n_1;
  wire dmem_reg_0_31_0_0_i_153_n_2;
  wire dmem_reg_0_31_0_0_i_153_n_3;
  wire dmem_reg_0_31_0_0_i_154_n_0;
  wire dmem_reg_0_31_0_0_i_154_n_1;
  wire dmem_reg_0_31_0_0_i_154_n_2;
  wire dmem_reg_0_31_0_0_i_154_n_3;
  wire dmem_reg_0_31_0_0_i_165_n_0;
  wire dmem_reg_0_31_0_0_i_165_n_1;
  wire dmem_reg_0_31_0_0_i_165_n_2;
  wire dmem_reg_0_31_0_0_i_165_n_3;
  wire dmem_reg_0_31_0_0_i_173_n_0;
  wire dmem_reg_0_31_0_0_i_173_n_1;
  wire dmem_reg_0_31_0_0_i_173_n_2;
  wire dmem_reg_0_31_0_0_i_173_n_3;
  wire dmem_reg_0_31_0_0_i_174_n_0;
  wire dmem_reg_0_31_0_0_i_174_n_1;
  wire dmem_reg_0_31_0_0_i_174_n_2;
  wire dmem_reg_0_31_0_0_i_174_n_3;
  wire dmem_reg_0_31_0_0_i_283_n_0;
  wire dmem_reg_0_31_0_0_i_67_n_0;
  wire dmem_reg_0_31_0_0_i_67_n_1;
  wire dmem_reg_0_31_0_0_i_67_n_2;
  wire dmem_reg_0_31_0_0_i_67_n_3;
  wire dmem_reg_0_31_0_0_i_81_n_0;
  wire dmem_reg_0_31_0_0_i_81_n_1;
  wire dmem_reg_0_31_0_0_i_81_n_2;
  wire dmem_reg_0_31_0_0_i_81_n_3;
  wire [31:0]pc_OBUF;
  wire \pc_reg_reg[10] ;
  wire \pc_reg_reg[10]_0 ;
  wire \pc_reg_reg[11] ;
  wire \pc_reg_reg[11]_0 ;
  wire \pc_reg_reg[12] ;
  wire \pc_reg_reg[12]_0 ;
  wire [3:0]\pc_reg_reg[12]_1 ;
  wire \pc_reg_reg[13] ;
  wire \pc_reg_reg[13]_0 ;
  wire \pc_reg_reg[14] ;
  wire \pc_reg_reg[14]_0 ;
  wire \pc_reg_reg[15] ;
  wire \pc_reg_reg[15]_0 ;
  wire \pc_reg_reg[16] ;
  wire \pc_reg_reg[16]_0 ;
  wire [3:0]\pc_reg_reg[16]_1 ;
  wire \pc_reg_reg[17] ;
  wire \pc_reg_reg[17]_0 ;
  wire \pc_reg_reg[18] ;
  wire \pc_reg_reg[18]_0 ;
  wire \pc_reg_reg[19] ;
  wire \pc_reg_reg[19]_0 ;
  wire \pc_reg_reg[20] ;
  wire \pc_reg_reg[20]_0 ;
  wire [3:0]\pc_reg_reg[20]_1 ;
  wire \pc_reg_reg[21] ;
  wire \pc_reg_reg[21]_0 ;
  wire \pc_reg_reg[22] ;
  wire \pc_reg_reg[22]_0 ;
  wire \pc_reg_reg[23] ;
  wire \pc_reg_reg[23]_0 ;
  wire \pc_reg_reg[24] ;
  wire \pc_reg_reg[24]_0 ;
  wire [3:0]\pc_reg_reg[24]_1 ;
  wire \pc_reg_reg[25] ;
  wire \pc_reg_reg[25]_0 ;
  wire \pc_reg_reg[26] ;
  wire \pc_reg_reg[26]_0 ;
  wire \pc_reg_reg[27] ;
  wire \pc_reg_reg[27]_0 ;
  wire \pc_reg_reg[28] ;
  wire \pc_reg_reg[28]_0 ;
  wire [3:0]\pc_reg_reg[28]_1 ;
  wire \pc_reg_reg[29] ;
  wire \pc_reg_reg[29]_0 ;
  wire [3:0]\pc_reg_reg[2] ;
  wire [3:0]\pc_reg_reg[2]_0 ;
  wire \pc_reg_reg[30] ;
  wire \pc_reg_reg[30]_0 ;
  wire \pc_reg_reg[31] ;
  wire \pc_reg_reg[31]_0 ;
  wire [3:0]\pc_reg_reg[31]_1 ;
  wire \pc_reg_reg[5] ;
  wire \pc_reg_reg[5]_0 ;
  wire \pc_reg_reg[6] ;
  wire \pc_reg_reg[6]_0 ;
  wire \pc_reg_reg[7] ;
  wire \pc_reg_reg[7]_0 ;
  wire \pc_reg_reg[8] ;
  wire \pc_reg_reg[8]_0 ;
  wire \pc_reg_reg[9] ;
  wire \pc_reg_reg[9]_0 ;
  wire reset_IBUF;
  wire [3:3]NLW_MUX_PC_out3_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_NPC_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_NPC_carry__6_O_UNCONNECTED;
  wire [3:1]\NLW_array_reg_reg[31][0]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_31_O_UNCONNECTED ;
  wire [3:1]\NLW_array_reg_reg[31][0]_i_32_CO_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_34_O_UNCONNECTED ;
  wire [3:1]\NLW_array_reg_reg[31][0]_i_39_CO_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_39_O_UNCONNECTED ;
  wire [3:1]\NLW_array_reg_reg[31][0]_i_40_CO_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_50_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_71_O_UNCONNECTED ;
  wire [3:0]\NLW_array_reg_reg[31][0]_i_80_O_UNCONNECTED ;
  wire [0:0]NLW_dmem_reg_0_31_0_0_i_145_O_UNCONNECTED;
  wire [0:0]NLW_dmem_reg_0_31_0_0_i_153_O_UNCONNECTED;

  CARRY4 MUX_PC_out3_carry
       (.CI(1'b0),
        .CO({MUX_PC_out3_carry_n_0,MUX_PC_out3_carry_n_1,MUX_PC_out3_carry_n_2,MUX_PC_out3_carry_n_3}),
        .CYINIT(1'b0),
        .DI({MUX_2_out0[2:0],pc_OBUF[0]}),
        .O(MUX_PC_out2[3:0]),
        .S(\pc_reg_reg[2] ));
  CARRY4 MUX_PC_out3_carry__0
       (.CI(MUX_PC_out3_carry_n_0),
        .CO({MUX_PC_out3_carry__0_n_0,MUX_PC_out3_carry__0_n_1,MUX_PC_out3_carry__0_n_2,MUX_PC_out3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_2_out0[6:3]),
        .O(MUX_PC_out2[7:4]),
        .S(\pc_reg_reg[2]_0 ));
  CARRY4 MUX_PC_out3_carry__1
       (.CI(MUX_PC_out3_carry__0_n_0),
        .CO({MUX_PC_out3_carry__1_n_0,MUX_PC_out3_carry__1_n_1,MUX_PC_out3_carry__1_n_2,MUX_PC_out3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_2_out0[10:7]),
        .O(MUX_PC_out2[11:8]),
        .S(\pc_reg_reg[12]_1 ));
  CARRY4 MUX_PC_out3_carry__2
       (.CI(MUX_PC_out3_carry__1_n_0),
        .CO({MUX_PC_out3_carry__2_n_0,MUX_PC_out3_carry__2_n_1,MUX_PC_out3_carry__2_n_2,MUX_PC_out3_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_2_out0[14:11]),
        .O(MUX_PC_out2[15:12]),
        .S(\pc_reg_reg[16]_1 ));
  CARRY4 MUX_PC_out3_carry__3
       (.CI(MUX_PC_out3_carry__2_n_0),
        .CO({MUX_PC_out3_carry__3_n_0,MUX_PC_out3_carry__3_n_1,MUX_PC_out3_carry__3_n_2,MUX_PC_out3_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_2_out0[18:15]),
        .O(MUX_PC_out2[19:16]),
        .S(\pc_reg_reg[20]_1 ));
  CARRY4 MUX_PC_out3_carry__4
       (.CI(MUX_PC_out3_carry__3_n_0),
        .CO({MUX_PC_out3_carry__4_n_0,MUX_PC_out3_carry__4_n_1,MUX_PC_out3_carry__4_n_2,MUX_PC_out3_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_2_out0[22:19]),
        .O(MUX_PC_out2[23:20]),
        .S(\pc_reg_reg[24]_1 ));
  CARRY4 MUX_PC_out3_carry__5
       (.CI(MUX_PC_out3_carry__4_n_0),
        .CO({MUX_PC_out3_carry__5_n_0,MUX_PC_out3_carry__5_n_1,MUX_PC_out3_carry__5_n_2,MUX_PC_out3_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_2_out0[26:23]),
        .O(MUX_PC_out2[27:24]),
        .S(\pc_reg_reg[28]_1 ));
  CARRY4 MUX_PC_out3_carry__6
       (.CI(MUX_PC_out3_carry__5_n_0),
        .CO({NLW_MUX_PC_out3_carry__6_CO_UNCONNECTED[3],MUX_PC_out3_carry__6_n_1,MUX_PC_out3_carry__6_n_2,MUX_PC_out3_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,MUX_2_out0[29:27]}),
        .O(MUX_PC_out2[31:28]),
        .S(\pc_reg_reg[31]_1 ));
  CARRY4 NPC_carry
       (.CI(1'b0),
        .CO({NPC_carry_n_0,NPC_carry_n_1,NPC_carry_n_2,NPC_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pc_OBUF[2],1'b0}),
        .O(MUX_2_out0[3:0]),
        .S({PC_inst_n_0,PC_inst_n_1,PC_inst_n_2,PC_inst_n_3}));
  CARRY4 NPC_carry__0
       (.CI(NPC_carry_n_0),
        .CO({NPC_carry__0_n_0,NPC_carry__0_n_1,NPC_carry__0_n_2,NPC_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(MUX_2_out0[7:4]),
        .S({PC_inst_n_36,PC_inst_n_37,PC_inst_n_38,PC_inst_n_39}));
  CARRY4 NPC_carry__1
       (.CI(NPC_carry__0_n_0),
        .CO({NPC_carry__1_n_0,NPC_carry__1_n_1,NPC_carry__1_n_2,NPC_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(MUX_2_out0[11:8]),
        .S({PC_inst_n_40,PC_inst_n_41,PC_inst_n_42,PC_inst_n_43}));
  CARRY4 NPC_carry__2
       (.CI(NPC_carry__1_n_0),
        .CO({NPC_carry__2_n_0,NPC_carry__2_n_1,NPC_carry__2_n_2,NPC_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(MUX_2_out0[15:12]),
        .S({PC_inst_n_44,PC_inst_n_45,PC_inst_n_46,PC_inst_n_47}));
  CARRY4 NPC_carry__3
       (.CI(NPC_carry__2_n_0),
        .CO({NPC_carry__3_n_0,NPC_carry__3_n_1,NPC_carry__3_n_2,NPC_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(MUX_2_out0[19:16]),
        .S({PC_inst_n_48,PC_inst_n_49,PC_inst_n_50,PC_inst_n_51}));
  CARRY4 NPC_carry__4
       (.CI(NPC_carry__3_n_0),
        .CO({NPC_carry__4_n_0,NPC_carry__4_n_1,NPC_carry__4_n_2,NPC_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(MUX_2_out0[23:20]),
        .S({PC_inst_n_52,PC_inst_n_53,PC_inst_n_54,PC_inst_n_55}));
  CARRY4 NPC_carry__5
       (.CI(NPC_carry__4_n_0),
        .CO({NPC_carry__5_n_0,NPC_carry__5_n_1,NPC_carry__5_n_2,NPC_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(MUX_2_out0[27:24]),
        .S({PC_inst_n_56,PC_inst_n_57,PC_inst_n_58,PC_inst_n_59}));
  CARRY4 NPC_carry__6
       (.CI(NPC_carry__5_n_0),
        .CO({NLW_NPC_carry__6_CO_UNCONNECTED[3:2],NPC_carry__6_n_2,NPC_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_NPC_carry__6_O_UNCONNECTED[3],MUX_2_out0[30:28]}),
        .S({1'b0,PC_inst_n_60,PC_inst_n_61,PC_inst_n_62}));
  PC PC_inst
       (.CLK(CLK),
        .MUX_PC_out(MUX_PC_out),
        .S({PC_inst_n_0,PC_inst_n_1,PC_inst_n_2,PC_inst_n_3}),
        .\array_reg_reg[31][31] ({PC_inst_n_60,PC_inst_n_61,PC_inst_n_62}),
        .pc_OBUF(pc_OBUF),
        .\pc_reg_reg[11]_0 ({PC_inst_n_36,PC_inst_n_37,PC_inst_n_38,PC_inst_n_39}),
        .\pc_reg_reg[15]_0 ({PC_inst_n_40,PC_inst_n_41,PC_inst_n_42,PC_inst_n_43}),
        .\pc_reg_reg[19]_0 ({PC_inst_n_44,PC_inst_n_45,PC_inst_n_46,PC_inst_n_47}),
        .\pc_reg_reg[23]_0 ({PC_inst_n_48,PC_inst_n_49,PC_inst_n_50,PC_inst_n_51}),
        .\pc_reg_reg[27]_0 ({PC_inst_n_52,PC_inst_n_53,PC_inst_n_54,PC_inst_n_55}),
        .\pc_reg_reg[31]_0 ({PC_inst_n_56,PC_inst_n_57,PC_inst_n_58,PC_inst_n_59}),
        .reset_IBUF(reset_IBUF));
  CARRY4 \array_reg_reg[31][0]_i_31 
       (.CI(\array_reg_reg[31][29]_i_8_n_0 ),
        .CO({\NLW_array_reg_reg[31][0]_i_31_CO_UNCONNECTED [3:1],data1[31]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_array_reg_reg[31][0]_i_31_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \array_reg_reg[31][0]_i_32 
       (.CI(\array_reg_reg[31][29]_i_9_n_0 ),
        .CO({\NLW_array_reg_reg[31][0]_i_32_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_array_reg_reg[31][0]_i_32_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \array_reg_reg[31][0]_i_33 
       (.CI(\array_reg_reg[31][0]_i_41_n_0 ),
        .CO({\array_reg_reg[31][0]_1 ,\array_reg_reg[31][0]_i_33_n_1 ,\array_reg_reg[31][0]_i_33_n_2 ,\array_reg_reg[31][0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI(\array_reg_reg[19][31]_4 ),
        .O(\NLW_array_reg_reg[31][0]_i_33_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][31]_5 ));
  CARRY4 \array_reg_reg[31][0]_i_34 
       (.CI(\array_reg_reg[31][0]_i_50_n_0 ),
        .CO({\array_reg_reg[31][0]_2 ,\array_reg_reg[31][0]_i_34_n_1 ,\array_reg_reg[31][0]_i_34_n_2 ,\array_reg_reg[31][0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\array_reg_reg[19][31]_6 ,\array_reg_reg[19][31]_4 [2:0]}),
        .O(\NLW_array_reg_reg[31][0]_i_34_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][31]_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \array_reg_reg[31][0]_i_37 
       (.I0(\array_reg_reg[27][0]_1 ),
        .O(data3[0]));
  CARRY4 \array_reg_reg[31][0]_i_39 
       (.CI(\array_reg_reg[31][30]_i_11_n_0 ),
        .CO({\NLW_array_reg_reg[31][0]_i_39_CO_UNCONNECTED [3:1],\array_reg_reg[31][0] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_array_reg_reg[31][0]_i_39_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \array_reg_reg[31][0]_i_40 
       (.CI(\array_reg_reg[31][30]_i_24_n_0 ),
        .CO({\NLW_array_reg_reg[31][0]_i_40_CO_UNCONNECTED [3:1],\array_reg_reg[31][0]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_array_reg_reg[31][0]_i_40_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \array_reg_reg[31][0]_i_41 
       (.CI(\array_reg_reg[31][0]_i_57_n_0 ),
        .CO({\array_reg_reg[31][0]_i_41_n_0 ,\array_reg_reg[31][0]_i_41_n_1 ,\array_reg_reg[31][0]_i_41_n_2 ,\array_reg_reg[31][0]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI(\array_reg_reg[19][23]_3 ),
        .O(\NLW_array_reg_reg[31][0]_i_41_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][23]_4 ));
  CARRY4 \array_reg_reg[31][0]_i_50 
       (.CI(\array_reg_reg[31][0]_i_66_n_0 ),
        .CO({\array_reg_reg[31][0]_i_50_n_0 ,\array_reg_reg[31][0]_i_50_n_1 ,\array_reg_reg[31][0]_i_50_n_2 ,\array_reg_reg[31][0]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI(\array_reg_reg[19][23]_3 ),
        .O(\NLW_array_reg_reg[31][0]_i_50_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][23]_5 ));
  CARRY4 \array_reg_reg[31][0]_i_57 
       (.CI(\array_reg_reg[31][0]_i_71_n_0 ),
        .CO({\array_reg_reg[31][0]_i_57_n_0 ,\array_reg_reg[31][0]_i_57_n_1 ,\array_reg_reg[31][0]_i_57_n_2 ,\array_reg_reg[31][0]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI(\array_reg_reg[19][15]_3 ),
        .O(\NLW_array_reg_reg[31][0]_i_57_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][15]_4 ));
  CARRY4 \array_reg_reg[31][0]_i_66 
       (.CI(\array_reg_reg[31][0]_i_80_n_0 ),
        .CO({\array_reg_reg[31][0]_i_66_n_0 ,\array_reg_reg[31][0]_i_66_n_1 ,\array_reg_reg[31][0]_i_66_n_2 ,\array_reg_reg[31][0]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI(\array_reg_reg[19][15]_3 ),
        .O(\NLW_array_reg_reg[31][0]_i_66_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][15]_5 ));
  CARRY4 \array_reg_reg[31][0]_i_71 
       (.CI(1'b0),
        .CO({\array_reg_reg[31][0]_i_71_n_0 ,\array_reg_reg[31][0]_i_71_n_1 ,\array_reg_reg[31][0]_i_71_n_2 ,\array_reg_reg[31][0]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({\array_reg_reg[19][7]_3 [3:1],\array_reg_reg[19][0] }),
        .O(\NLW_array_reg_reg[31][0]_i_71_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][7]_4 ));
  CARRY4 \array_reg_reg[31][0]_i_80 
       (.CI(1'b0),
        .CO({\array_reg_reg[31][0]_i_80_n_0 ,\array_reg_reg[31][0]_i_80_n_1 ,\array_reg_reg[31][0]_i_80_n_2 ,\array_reg_reg[31][0]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI(\array_reg_reg[19][7]_3 ),
        .O(\NLW_array_reg_reg[31][0]_i_80_O_UNCONNECTED [3:0]),
        .S(\array_reg_reg[19][7]_5 ));
  CARRY4 \array_reg_reg[31][11]_i_13 
       (.CI(dmem_reg_0_31_0_0_i_173_n_0),
        .CO({\array_reg_reg[31][11]_i_13_n_0 ,\array_reg_reg[31][11]_i_13_n_1 ,\array_reg_reg[31][11]_i_13_n_2 ,\array_reg_reg[31][11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[10:7]),
        .O(data1[10:7]),
        .S(\array_reg_reg[19][11]_0 ));
  CARRY4 \array_reg_reg[31][11]_i_14 
       (.CI(dmem_reg_0_31_0_0_i_174_n_0),
        .CO({\array_reg_reg[31][11]_i_14_n_0 ,\array_reg_reg[31][11]_i_14_n_1 ,\array_reg_reg[31][11]_i_14_n_2 ,\array_reg_reg[31][11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[10:7]),
        .O(data2[11:8]),
        .S(\array_reg_reg[19][11]_1 ));
  CARRY4 \array_reg_reg[31][11]_i_19 
       (.CI(dmem_reg_0_31_0_0_i_165_n_0),
        .CO({\array_reg_reg[31][11]_i_19_n_0 ,\array_reg_reg[31][11]_i_19_n_1 ,\array_reg_reg[31][11]_i_19_n_2 ,\array_reg_reg[31][11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[10:7]),
        .O(data3[11:8]),
        .S(\array_reg_reg[19][11]_2 ));
  CARRY4 \array_reg_reg[31][11]_i_9 
       (.CI(dmem_reg_0_31_0_0_i_81_n_0),
        .CO({\array_reg_reg[31][11]_i_9_n_0 ,\array_reg_reg[31][11]_i_9_n_1 ,\array_reg_reg[31][11]_i_9_n_2 ,\array_reg_reg[31][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[10:7]),
        .O(data0[11:8]),
        .S(\array_reg_reg[19][11] ));
  CARRY4 \array_reg_reg[31][15]_i_17 
       (.CI(\array_reg_reg[31][11]_i_9_n_0 ),
        .CO({\array_reg_reg[31][15]_i_17_n_0 ,\array_reg_reg[31][15]_i_17_n_1 ,\array_reg_reg[31][15]_i_17_n_2 ,\array_reg_reg[31][15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[14:11]),
        .O(data0[15:12]),
        .S(\array_reg_reg[19][15] ));
  CARRY4 \array_reg_reg[31][15]_i_38 
       (.CI(\array_reg_reg[31][11]_i_19_n_0 ),
        .CO({\array_reg_reg[31][15]_i_38_n_0 ,\array_reg_reg[31][15]_i_38_n_1 ,\array_reg_reg[31][15]_i_38_n_2 ,\array_reg_reg[31][15]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[14:11]),
        .O(data3[15:12]),
        .S(\array_reg_reg[19][15]_2 ));
  CARRY4 \array_reg_reg[31][19]_i_16 
       (.CI(\array_reg_reg[31][19]_i_23_n_0 ),
        .CO({\array_reg_reg[31][19]_i_16_n_0 ,\array_reg_reg[31][19]_i_16_n_1 ,\array_reg_reg[31][19]_i_16_n_2 ,\array_reg_reg[31][19]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[18:15]),
        .O(data1[18:15]),
        .S(\array_reg_reg[19][19]_0 ));
  CARRY4 \array_reg_reg[31][19]_i_17 
       (.CI(\array_reg_reg[31][19]_i_30_n_0 ),
        .CO({\array_reg_reg[31][19]_i_17_n_0 ,\array_reg_reg[31][19]_i_17_n_1 ,\array_reg_reg[31][19]_i_17_n_2 ,\array_reg_reg[31][19]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[18:15]),
        .O(data2[19:16]),
        .S(\array_reg_reg[19][19]_1 ));
  CARRY4 \array_reg_reg[31][19]_i_18 
       (.CI(\array_reg_reg[31][15]_i_17_n_0 ),
        .CO({\array_reg_reg[31][19]_i_18_n_0 ,\array_reg_reg[31][19]_i_18_n_1 ,\array_reg_reg[31][19]_i_18_n_2 ,\array_reg_reg[31][19]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[18:15]),
        .O(data0[19:16]),
        .S(\array_reg_reg[19][19] ));
  CARRY4 \array_reg_reg[31][19]_i_23 
       (.CI(\array_reg_reg[31][11]_i_13_n_0 ),
        .CO({\array_reg_reg[31][19]_i_23_n_0 ,\array_reg_reg[31][19]_i_23_n_1 ,\array_reg_reg[31][19]_i_23_n_2 ,\array_reg_reg[31][19]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[14:11]),
        .O(data1[14:11]),
        .S(\array_reg_reg[19][15]_0 ));
  CARRY4 \array_reg_reg[31][19]_i_30 
       (.CI(\array_reg_reg[31][11]_i_14_n_0 ),
        .CO({\array_reg_reg[31][19]_i_30_n_0 ,\array_reg_reg[31][19]_i_30_n_1 ,\array_reg_reg[31][19]_i_30_n_2 ,\array_reg_reg[31][19]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[14:11]),
        .O(data2[15:12]),
        .S(\array_reg_reg[19][15]_1 ));
  CARRY4 \array_reg_reg[31][19]_i_39 
       (.CI(\array_reg_reg[31][15]_i_38_n_0 ),
        .CO({\array_reg_reg[31][19]_i_39_n_0 ,\array_reg_reg[31][19]_i_39_n_1 ,\array_reg_reg[31][19]_i_39_n_2 ,\array_reg_reg[31][19]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[18:15]),
        .O(data3[19:16]),
        .S(\array_reg_reg[19][19]_2 ));
  CARRY4 \array_reg_reg[31][21]_i_10 
       (.CI(\array_reg_reg[31][19]_i_16_n_0 ),
        .CO({\array_reg_reg[31][21]_i_10_n_0 ,\array_reg_reg[31][21]_i_10_n_1 ,\array_reg_reg[31][21]_i_10_n_2 ,\array_reg_reg[31][21]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[22:19]),
        .O(data1[22:19]),
        .S(\array_reg_reg[19][23]_0 ));
  CARRY4 \array_reg_reg[31][21]_i_11 
       (.CI(\array_reg_reg[31][19]_i_17_n_0 ),
        .CO({\array_reg_reg[31][21]_i_11_n_0 ,\array_reg_reg[31][21]_i_11_n_1 ,\array_reg_reg[31][21]_i_11_n_2 ,\array_reg_reg[31][21]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[22:19]),
        .O(data2[23:20]),
        .S(\array_reg_reg[19][23]_1 ));
  CARRY4 \array_reg_reg[31][23]_i_14 
       (.CI(\array_reg_reg[31][19]_i_18_n_0 ),
        .CO({\array_reg_reg[31][23]_i_14_n_0 ,\array_reg_reg[31][23]_i_14_n_1 ,\array_reg_reg[31][23]_i_14_n_2 ,\array_reg_reg[31][23]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[22:19]),
        .O(data0[23:20]),
        .S(\array_reg_reg[19][23] ));
  CARRY4 \array_reg_reg[31][23]_i_23 
       (.CI(\array_reg_reg[31][19]_i_39_n_0 ),
        .CO({\array_reg_reg[31][23]_i_23_n_0 ,\array_reg_reg[31][23]_i_23_n_1 ,\array_reg_reg[31][23]_i_23_n_2 ,\array_reg_reg[31][23]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[22:19]),
        .O(data3[23:20]),
        .S(\array_reg_reg[19][23]_2 ));
  CARRY4 \array_reg_reg[31][27]_i_16 
       (.CI(\array_reg_reg[31][21]_i_10_n_0 ),
        .CO({\array_reg_reg[31][27]_i_16_n_0 ,\array_reg_reg[31][27]_i_16_n_1 ,\array_reg_reg[31][27]_i_16_n_2 ,\array_reg_reg[31][27]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[26:23]),
        .O(data1[26:23]),
        .S(\array_reg_reg[19][27] ));
  CARRY4 \array_reg_reg[31][27]_i_17 
       (.CI(\array_reg_reg[31][21]_i_11_n_0 ),
        .CO({\array_reg_reg[31][27]_i_17_n_0 ,\array_reg_reg[31][27]_i_17_n_1 ,\array_reg_reg[31][27]_i_17_n_2 ,\array_reg_reg[31][27]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[26:23]),
        .O(data2[27:24]),
        .S(\array_reg_reg[19][27]_0 ));
  CARRY4 \array_reg_reg[31][27]_i_18 
       (.CI(\array_reg_reg[31][23]_i_14_n_0 ),
        .CO({\array_reg_reg[31][27]_i_18_n_0 ,\array_reg_reg[31][27]_i_18_n_1 ,\array_reg_reg[31][27]_i_18_n_2 ,\array_reg_reg[31][27]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[26:23]),
        .O(data0[27:24]),
        .S(S));
  CARRY4 \array_reg_reg[31][27]_i_40 
       (.CI(\array_reg_reg[31][23]_i_23_n_0 ),
        .CO({\array_reg_reg[31][27]_i_40_n_0 ,\array_reg_reg[31][27]_i_40_n_1 ,\array_reg_reg[31][27]_i_40_n_2 ,\array_reg_reg[31][27]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[26:23]),
        .O(data3[27:24]),
        .S(\array_reg_reg[19][27]_1 ));
  CARRY4 \array_reg_reg[31][29]_i_8 
       (.CI(\array_reg_reg[31][27]_i_16_n_0 ),
        .CO({\array_reg_reg[31][29]_i_8_n_0 ,\array_reg_reg[31][29]_i_8_n_1 ,\array_reg_reg[31][29]_i_8_n_2 ,\array_reg_reg[31][29]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[30:27]),
        .O(data1[30:27]),
        .S(\array_reg_reg[19][31]_0 ));
  CARRY4 \array_reg_reg[31][29]_i_9 
       (.CI(\array_reg_reg[31][27]_i_17_n_0 ),
        .CO({\array_reg_reg[31][29]_i_9_n_0 ,\array_reg_reg[31][29]_i_9_n_1 ,\array_reg_reg[31][29]_i_9_n_2 ,\array_reg_reg[31][29]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\array_reg_reg[19][31]_1 [1],MUX_A_out[29:27]}),
        .O(data2[31:28]),
        .S(\array_reg_reg[19][31]_2 ));
  CARRY4 \array_reg_reg[31][30]_i_11 
       (.CI(\array_reg_reg[31][27]_i_18_n_0 ),
        .CO({\array_reg_reg[31][30]_i_11_n_0 ,\array_reg_reg[31][30]_i_11_n_1 ,\array_reg_reg[31][30]_i_11_n_2 ,\array_reg_reg[31][30]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\array_reg_reg[3][31] ,MUX_A_out[29:27]}),
        .O(data0[31:28]),
        .S(\array_reg_reg[19][31] ));
  CARRY4 \array_reg_reg[31][30]_i_24 
       (.CI(\array_reg_reg[31][27]_i_40_n_0 ),
        .CO({\array_reg_reg[31][30]_i_24_n_0 ,\array_reg_reg[31][30]_i_24_n_1 ,\array_reg_reg[31][30]_i_24_n_2 ,\array_reg_reg[31][30]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(MUX_A_out[30:27]),
        .O(data3[31:28]),
        .S(\array_reg_reg[19][31]_3 ));
  regfile cpu_ref
       (.CLK(CLK),
        .D(D),
        .DMEM_data_in(DMEM_data_in),
        .E(E),
        .MUX_A_out({MUX_A_out[29],MUX_A_out[11]}),
        .RF_Rs_out(RF_Rs_out),
        .RsC(RsC),
        .RtC(RtC),
        .\array_reg_reg[31][0]_0 (\array_reg_reg[31][0]_3 ),
        .\array_reg_reg[31][10]_0 (\array_reg_reg[31][10] ),
        .\array_reg_reg[31][11]_0 (\array_reg_reg[31][11] ),
        .\array_reg_reg[31][12]_0 (\array_reg_reg[31][12] ),
        .\array_reg_reg[31][13]_0 (\array_reg_reg[31][13] ),
        .\array_reg_reg[31][14]_0 (\array_reg_reg[31][14] ),
        .\array_reg_reg[31][15]_0 (\array_reg_reg[31][15] ),
        .\array_reg_reg[31][16]_0 (\array_reg_reg[31][16] ),
        .\array_reg_reg[31][16]_1 (\array_reg_reg[31][16]_0 ),
        .\array_reg_reg[31][16]_2 (\array_reg_reg[31][16]_1 ),
        .\array_reg_reg[31][16]_3 (\array_reg_reg[31][16]_2 ),
        .\array_reg_reg[31][16]_4 (\array_reg_reg[31][16]_3 ),
        .\array_reg_reg[31][17]_0 (\array_reg_reg[31][17] ),
        .\array_reg_reg[31][17]_1 (\array_reg_reg[31][17]_0 ),
        .\array_reg_reg[31][17]_2 (\array_reg_reg[31][17]_1 ),
        .\array_reg_reg[31][18]_0 (\array_reg_reg[31][18] ),
        .\array_reg_reg[31][18]_1 (\array_reg_reg[31][18]_0 ),
        .\array_reg_reg[31][18]_2 (\array_reg_reg[31][18]_1 ),
        .\array_reg_reg[31][18]_3 (\array_reg_reg[31][18]_2 ),
        .\array_reg_reg[31][18]_4 (\array_reg_reg[31][18]_3 ),
        .\array_reg_reg[31][19]_0 (\array_reg_reg[31][19] ),
        .\array_reg_reg[31][19]_1 (\array_reg_reg[31][19]_0 ),
        .\array_reg_reg[31][19]_2 (\array_reg_reg[31][19]_1 ),
        .\array_reg_reg[31][19]_3 (\array_reg_reg[31][19]_2 ),
        .\array_reg_reg[31][19]_4 (\array_reg_reg[31][19]_3 ),
        .\array_reg_reg[31][19]_5 (\array_reg_reg[31][19]_4 ),
        .\array_reg_reg[31][19]_6 (\array_reg_reg[31][19]_5 ),
        .\array_reg_reg[31][20]_0 (\array_reg_reg[31][20] ),
        .\array_reg_reg[31][20]_1 (\array_reg_reg[31][20]_0 ),
        .\array_reg_reg[31][20]_2 (\array_reg_reg[31][20]_1 ),
        .\array_reg_reg[31][20]_3 (\array_reg_reg[31][20]_2 ),
        .\array_reg_reg[31][20]_4 (\array_reg_reg[31][20]_3 ),
        .\array_reg_reg[31][21]_0 (\array_reg_reg[31][21] ),
        .\array_reg_reg[31][21]_1 (\array_reg_reg[31][21]_0 ),
        .\array_reg_reg[31][21]_10 (\array_reg_reg[31][21]_9 ),
        .\array_reg_reg[31][21]_2 (\array_reg_reg[31][21]_1 ),
        .\array_reg_reg[31][21]_3 (\array_reg_reg[31][21]_2 ),
        .\array_reg_reg[31][21]_4 (\array_reg_reg[31][21]_3 ),
        .\array_reg_reg[31][21]_5 (\array_reg_reg[31][21]_4 ),
        .\array_reg_reg[31][21]_6 (\array_reg_reg[31][21]_5 ),
        .\array_reg_reg[31][21]_7 (\array_reg_reg[31][21]_6 ),
        .\array_reg_reg[31][21]_8 (\array_reg_reg[31][21]_7 ),
        .\array_reg_reg[31][21]_9 (\array_reg_reg[31][21]_8 ),
        .\array_reg_reg[31][22]_0 (\array_reg_reg[31][22] ),
        .\array_reg_reg[31][22]_1 (\array_reg_reg[31][22]_0 ),
        .\array_reg_reg[31][22]_2 (\array_reg_reg[31][22]_1 ),
        .\array_reg_reg[31][22]_3 (\array_reg_reg[31][22]_2 ),
        .\array_reg_reg[31][22]_4 (\array_reg_reg[31][22]_3 ),
        .\array_reg_reg[31][23]_0 (\array_reg_reg[31][23] ),
        .\array_reg_reg[31][23]_1 (\array_reg_reg[31][23]_0 ),
        .\array_reg_reg[31][23]_2 (\array_reg_reg[31][23]_1 ),
        .\array_reg_reg[31][23]_3 (\array_reg_reg[31][23]_2 ),
        .\array_reg_reg[31][23]_4 (\array_reg_reg[31][23]_3 ),
        .\array_reg_reg[31][24]_0 (\array_reg_reg[31][24] ),
        .\array_reg_reg[31][24]_1 (\array_reg_reg[31][24]_0 ),
        .\array_reg_reg[31][24]_2 (\array_reg_reg[31][24]_1 ),
        .\array_reg_reg[31][25]_0 (\array_reg_reg[31][25] ),
        .\array_reg_reg[31][25]_1 (\array_reg_reg[31][25]_0 ),
        .\array_reg_reg[31][25]_2 (\array_reg_reg[31][25]_1 ),
        .\array_reg_reg[31][26]_0 (\array_reg_reg[31][26] ),
        .\array_reg_reg[31][26]_1 (\array_reg_reg[31][26]_0 ),
        .\array_reg_reg[31][26]_2 (\array_reg_reg[31][26]_1 ),
        .\array_reg_reg[31][27]_0 (\array_reg_reg[31][27] ),
        .\array_reg_reg[31][27]_1 (\array_reg_reg[31][27]_0 ),
        .\array_reg_reg[31][28]_0 (\array_reg_reg[31][28] ),
        .\array_reg_reg[31][28]_1 (\array_reg_reg[31][28]_0 ),
        .\array_reg_reg[31][28]_2 (\array_reg_reg[31][28]_1 ),
        .\array_reg_reg[31][28]_3 (\array_reg_reg[31][28]_2 ),
        .\array_reg_reg[31][28]_4 (\array_reg_reg[31][28]_3 ),
        .\array_reg_reg[31][29]_0 (\array_reg_reg[31][29] ),
        .\array_reg_reg[31][29]_1 (\array_reg_reg[31][29]_0 ),
        .\array_reg_reg[31][29]_2 (\array_reg_reg[31][29]_1 ),
        .\array_reg_reg[31][30]_0 (\array_reg_reg[31][30] ),
        .\array_reg_reg[31][30]_1 (\array_reg_reg[31][30]_0 ),
        .\array_reg_reg[31][30]_2 (\array_reg_reg[31][30]_1 ),
        .\array_reg_reg[31][30]_3 (\array_reg_reg[31][30]_2 ),
        .\array_reg_reg[31][30]_4 (\array_reg_reg[31][30]_3 ),
        .\array_reg_reg[31][31]_0 (\array_reg_reg[31][31] ),
        .\array_reg_reg[31][31]_1 (\array_reg_reg[31][31]_0 ),
        .\array_reg_reg[31][31]_2 (\array_reg_reg[31][31]_1 ),
        .\array_reg_reg[31][6]_0 (\array_reg_reg[31][6] ),
        .\array_reg_reg[31][6]_1 (\array_reg_reg[31][6]_0 ),
        .\array_reg_reg[31][6]_2 (\array_reg_reg[31][6]_1 ),
        .\array_reg_reg[31][6]_3 (\array_reg_reg[31][6]_2 ),
        .\array_reg_reg[31][6]_4 (\array_reg_reg[31][6]_3 ),
        .\array_reg_reg[31][7]_0 (\array_reg_reg[31][7] ),
        .\array_reg_reg[31][7]_1 (\array_reg_reg[31][7]_0 ),
        .\array_reg_reg[31][7]_2 (\array_reg_reg[31][7]_1 ),
        .\array_reg_reg[31][8]_0 (\array_reg_reg[31][8] ),
        .\array_reg_reg[31][9]_0 (\array_reg_reg[31][9] ),
        .\bbstub_spo[26] (\bbstub_spo[26] ),
        .\bbstub_spo[26]_0 (\bbstub_spo[26]_0 ),
        .\bbstub_spo[26]_1 (\bbstub_spo[26]_1 ),
        .\bbstub_spo[26]_10 (\bbstub_spo[26]_10 ),
        .\bbstub_spo[26]_11 (\bbstub_spo[26]_11 ),
        .\bbstub_spo[26]_12 (\bbstub_spo[26]_12 ),
        .\bbstub_spo[26]_13 (\bbstub_spo[26]_13 ),
        .\bbstub_spo[26]_14 (\bbstub_spo[26]_14 ),
        .\bbstub_spo[26]_15 (\bbstub_spo[26]_15 ),
        .\bbstub_spo[26]_16 (\bbstub_spo[26]_16 ),
        .\bbstub_spo[26]_17 (\bbstub_spo[26]_17 ),
        .\bbstub_spo[26]_18 (\bbstub_spo[26]_18 ),
        .\bbstub_spo[26]_19 (\bbstub_spo[26]_19 ),
        .\bbstub_spo[26]_2 (\bbstub_spo[26]_2 ),
        .\bbstub_spo[26]_20 (\bbstub_spo[26]_20 ),
        .\bbstub_spo[26]_21 (\bbstub_spo[26]_21 ),
        .\bbstub_spo[26]_22 (\bbstub_spo[26]_22 ),
        .\bbstub_spo[26]_23 (\bbstub_spo[26]_23 ),
        .\bbstub_spo[26]_24 (\bbstub_spo[26]_24 ),
        .\bbstub_spo[26]_25 (\bbstub_spo[26]_25 ),
        .\bbstub_spo[26]_26 (\bbstub_spo[26]_26 ),
        .\bbstub_spo[26]_27 (\bbstub_spo[26]_27 ),
        .\bbstub_spo[26]_28 (\bbstub_spo[26]_28 ),
        .\bbstub_spo[26]_3 (\bbstub_spo[26]_3 ),
        .\bbstub_spo[26]_4 (\bbstub_spo[26]_4 ),
        .\bbstub_spo[26]_5 (\bbstub_spo[26]_5 ),
        .\bbstub_spo[26]_6 (\bbstub_spo[26]_6 ),
        .\bbstub_spo[26]_7 (\bbstub_spo[26]_7 ),
        .\bbstub_spo[26]_8 (\bbstub_spo[26]_8 ),
        .\bbstub_spo[26]_9 (\bbstub_spo[26]_9 ),
        .\bbstub_spo[3] (\bbstub_spo[3] ),
        .\pc_reg_reg[10] (\pc_reg_reg[10] ),
        .\pc_reg_reg[10]_0 (\pc_reg_reg[10]_0 ),
        .\pc_reg_reg[11] (\pc_reg_reg[11] ),
        .\pc_reg_reg[11]_0 (\pc_reg_reg[11]_0 ),
        .\pc_reg_reg[12] (\pc_reg_reg[12] ),
        .\pc_reg_reg[12]_0 (\pc_reg_reg[12]_0 ),
        .\pc_reg_reg[13] (\pc_reg_reg[13] ),
        .\pc_reg_reg[13]_0 (\pc_reg_reg[13]_0 ),
        .\pc_reg_reg[14] (\pc_reg_reg[14] ),
        .\pc_reg_reg[14]_0 (\pc_reg_reg[14]_0 ),
        .\pc_reg_reg[15] (\pc_reg_reg[15] ),
        .\pc_reg_reg[15]_0 (\pc_reg_reg[15]_0 ),
        .\pc_reg_reg[16] (\pc_reg_reg[16] ),
        .\pc_reg_reg[16]_0 (\pc_reg_reg[16]_0 ),
        .\pc_reg_reg[17] (\pc_reg_reg[17] ),
        .\pc_reg_reg[17]_0 (\pc_reg_reg[17]_0 ),
        .\pc_reg_reg[18] (\pc_reg_reg[18] ),
        .\pc_reg_reg[18]_0 (\pc_reg_reg[18]_0 ),
        .\pc_reg_reg[19] (\pc_reg_reg[19] ),
        .\pc_reg_reg[19]_0 (\pc_reg_reg[19]_0 ),
        .\pc_reg_reg[20] (\pc_reg_reg[20] ),
        .\pc_reg_reg[20]_0 (\pc_reg_reg[20]_0 ),
        .\pc_reg_reg[21] (\pc_reg_reg[21] ),
        .\pc_reg_reg[21]_0 (\pc_reg_reg[21]_0 ),
        .\pc_reg_reg[22] (\pc_reg_reg[22] ),
        .\pc_reg_reg[22]_0 (\pc_reg_reg[22]_0 ),
        .\pc_reg_reg[23] (\pc_reg_reg[23] ),
        .\pc_reg_reg[23]_0 (\pc_reg_reg[23]_0 ),
        .\pc_reg_reg[24] (\pc_reg_reg[24] ),
        .\pc_reg_reg[24]_0 (\pc_reg_reg[24]_0 ),
        .\pc_reg_reg[25] (\pc_reg_reg[25] ),
        .\pc_reg_reg[25]_0 (\pc_reg_reg[25]_0 ),
        .\pc_reg_reg[26] (\pc_reg_reg[26] ),
        .\pc_reg_reg[26]_0 (\pc_reg_reg[26]_0 ),
        .\pc_reg_reg[27] (\pc_reg_reg[27] ),
        .\pc_reg_reg[27]_0 (\pc_reg_reg[27]_0 ),
        .\pc_reg_reg[28] (\pc_reg_reg[28] ),
        .\pc_reg_reg[28]_0 (\pc_reg_reg[28]_0 ),
        .\pc_reg_reg[29] (\pc_reg_reg[29] ),
        .\pc_reg_reg[29]_0 (\pc_reg_reg[29]_0 ),
        .\pc_reg_reg[30] (\pc_reg_reg[30] ),
        .\pc_reg_reg[30]_0 (\pc_reg_reg[30]_0 ),
        .\pc_reg_reg[31] (\pc_reg_reg[31] ),
        .\pc_reg_reg[31]_0 (\pc_reg_reg[31]_0 ),
        .\pc_reg_reg[5] (\pc_reg_reg[5] ),
        .\pc_reg_reg[5]_0 (\pc_reg_reg[5]_0 ),
        .\pc_reg_reg[6] (\pc_reg_reg[6] ),
        .\pc_reg_reg[6]_0 (\pc_reg_reg[6]_0 ),
        .\pc_reg_reg[7] (\pc_reg_reg[7] ),
        .\pc_reg_reg[7]_0 (\pc_reg_reg[7]_0 ),
        .\pc_reg_reg[8] (\pc_reg_reg[8] ),
        .\pc_reg_reg[8]_0 (\pc_reg_reg[8]_0 ),
        .\pc_reg_reg[9] (\pc_reg_reg[9] ),
        .\pc_reg_reg[9]_0 (\pc_reg_reg[9]_0 ),
        .reset_IBUF(reset_IBUF));
  CARRY4 dmem_reg_0_31_0_0_i_145
       (.CI(1'b0),
        .CO({dmem_reg_0_31_0_0_i_145_n_0,dmem_reg_0_31_0_0_i_145_n_1,dmem_reg_0_31_0_0_i_145_n_2,dmem_reg_0_31_0_0_i_145_n_3}),
        .CYINIT(1'b1),
        .DI({MUX_A_out[2:0],\array_reg_reg[27][0]_0 }),
        .O({data3[3:1],NLW_dmem_reg_0_31_0_0_i_145_O_UNCONNECTED[0]}),
        .S(\array_reg_reg[27][3]_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_152
       (.I0(DI[0]),
        .I1(\array_reg_reg[19][31]_1 [0]),
        .O(dmem_reg_0_31_0_0_i_152_n_0));
  CARRY4 dmem_reg_0_31_0_0_i_153
       (.CI(1'b0),
        .CO({dmem_reg_0_31_0_0_i_153_n_0,dmem_reg_0_31_0_0_i_153_n_1,dmem_reg_0_31_0_0_i_153_n_2,dmem_reg_0_31_0_0_i_153_n_3}),
        .CYINIT(1'b0),
        .DI({\array_reg_reg[27][3]_0 ,DI[0]}),
        .O({data1[2:0],NLW_dmem_reg_0_31_0_0_i_153_O_UNCONNECTED[0]}),
        .S({\array_reg_reg[27][3]_1 ,dmem_reg_0_31_0_0_i_283_n_0}));
  CARRY4 dmem_reg_0_31_0_0_i_154
       (.CI(1'b0),
        .CO({dmem_reg_0_31_0_0_i_154_n_0,dmem_reg_0_31_0_0_i_154_n_1,dmem_reg_0_31_0_0_i_154_n_2,dmem_reg_0_31_0_0_i_154_n_3}),
        .CYINIT(1'b1),
        .DI({MUX_A_out[2:0],\array_reg_reg[27][0] }),
        .O(data2[3:0]),
        .S(\array_reg_reg[27][3]_2 ));
  CARRY4 dmem_reg_0_31_0_0_i_165
       (.CI(dmem_reg_0_31_0_0_i_145_n_0),
        .CO({dmem_reg_0_31_0_0_i_165_n_0,dmem_reg_0_31_0_0_i_165_n_1,dmem_reg_0_31_0_0_i_165_n_2,dmem_reg_0_31_0_0_i_165_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_A_out[6:3]),
        .O(data3[7:4]),
        .S(\array_reg_reg[19][7]_2 ));
  CARRY4 dmem_reg_0_31_0_0_i_173
       (.CI(dmem_reg_0_31_0_0_i_153_n_0),
        .CO({dmem_reg_0_31_0_0_i_173_n_0,dmem_reg_0_31_0_0_i_173_n_1,dmem_reg_0_31_0_0_i_173_n_2,dmem_reg_0_31_0_0_i_173_n_3}),
        .CYINIT(1'b0),
        .DI({MUX_A_out[6:4],\array_reg_reg[27][4]_0 }),
        .O(data1[6:3]),
        .S(\array_reg_reg[19][7]_0 ));
  CARRY4 dmem_reg_0_31_0_0_i_174
       (.CI(dmem_reg_0_31_0_0_i_154_n_0),
        .CO({dmem_reg_0_31_0_0_i_174_n_0,dmem_reg_0_31_0_0_i_174_n_1,dmem_reg_0_31_0_0_i_174_n_2,dmem_reg_0_31_0_0_i_174_n_3}),
        .CYINIT(1'b0),
        .DI(MUX_A_out[6:3]),
        .O(data2[7:4]),
        .S(\array_reg_reg[19][7]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_283
       (.I0(DI[0]),
        .I1(\array_reg_reg[19][31]_1 [0]),
        .O(dmem_reg_0_31_0_0_i_283_n_0));
  CARRY4 dmem_reg_0_31_0_0_i_67
       (.CI(1'b0),
        .CO({dmem_reg_0_31_0_0_i_67_n_0,dmem_reg_0_31_0_0_i_67_n_1,dmem_reg_0_31_0_0_i_67_n_2,dmem_reg_0_31_0_0_i_67_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(data0[3:0]),
        .S({\array_reg_reg[27][3] ,dmem_reg_0_31_0_0_i_152_n_0}));
  CARRY4 dmem_reg_0_31_0_0_i_81
       (.CI(dmem_reg_0_31_0_0_i_67_n_0),
        .CO({dmem_reg_0_31_0_0_i_81_n_0,dmem_reg_0_31_0_0_i_81_n_1,dmem_reg_0_31_0_0_i_81_n_2,dmem_reg_0_31_0_0_i_81_n_3}),
        .CYINIT(1'b0),
        .DI({MUX_A_out[6:4],\array_reg_reg[27][4] }),
        .O(data0[7:4]),
        .S(\array_reg_reg[19][7] ));
endmodule

module DMEM
   (DMEM_data_out,
    clk_in,
    DMEM_data_in,
    p_0_in,
    \array_reg_reg[19][6] ,
    DMEM_data_out0);
  output [31:0]DMEM_data_out;
  input clk_in;
  input [31:0]DMEM_data_in;
  input p_0_in;
  input [4:0]\array_reg_reg[19][6] ;
  input DMEM_data_out0;

  wire [31:0]DMEM_data_in;
  wire [31:0]DMEM_data_out;
  wire DMEM_data_out0;
  wire [4:0]\array_reg_reg[19][6] ;
  wire clk_in;
  wire dmem_reg_0_31_0_0_n_0;
  wire dmem_reg_0_31_10_10_n_0;
  wire dmem_reg_0_31_11_11_n_0;
  wire dmem_reg_0_31_12_12_n_0;
  wire dmem_reg_0_31_13_13_n_0;
  wire dmem_reg_0_31_14_14_n_0;
  wire dmem_reg_0_31_15_15_n_0;
  wire dmem_reg_0_31_16_16_n_0;
  wire dmem_reg_0_31_17_17_n_0;
  wire dmem_reg_0_31_18_18_n_0;
  wire dmem_reg_0_31_19_19_n_0;
  wire dmem_reg_0_31_1_1_n_0;
  wire dmem_reg_0_31_20_20_n_0;
  wire dmem_reg_0_31_21_21_n_0;
  wire dmem_reg_0_31_22_22_n_0;
  wire dmem_reg_0_31_23_23_n_0;
  wire dmem_reg_0_31_24_24_n_0;
  wire dmem_reg_0_31_25_25_n_0;
  wire dmem_reg_0_31_26_26_n_0;
  wire dmem_reg_0_31_27_27_n_0;
  wire dmem_reg_0_31_28_28_n_0;
  wire dmem_reg_0_31_29_29_n_0;
  wire dmem_reg_0_31_2_2_n_0;
  wire dmem_reg_0_31_30_30_n_0;
  wire dmem_reg_0_31_31_31_n_0;
  wire dmem_reg_0_31_3_3_n_0;
  wire dmem_reg_0_31_4_4_n_0;
  wire dmem_reg_0_31_5_5_n_0;
  wire dmem_reg_0_31_6_6_n_0;
  wire dmem_reg_0_31_7_7_n_0;
  wire dmem_reg_0_31_8_8_n_0;
  wire dmem_reg_0_31_9_9_n_0;
  wire p_0_in;

  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][0]_i_7 
       (.I0(dmem_reg_0_31_0_0_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][10]_i_4 
       (.I0(dmem_reg_0_31_10_10_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][11]_i_4 
       (.I0(dmem_reg_0_31_11_11_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][12]_i_4 
       (.I0(dmem_reg_0_31_12_12_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][13]_i_4 
       (.I0(dmem_reg_0_31_13_13_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][14]_i_4 
       (.I0(dmem_reg_0_31_14_14_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][15]_i_4 
       (.I0(dmem_reg_0_31_15_15_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][16]_i_4 
       (.I0(dmem_reg_0_31_16_16_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][17]_i_4 
       (.I0(dmem_reg_0_31_17_17_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][18]_i_4 
       (.I0(dmem_reg_0_31_18_18_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][19]_i_4 
       (.I0(dmem_reg_0_31_19_19_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][1]_i_4 
       (.I0(dmem_reg_0_31_1_1_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][20]_i_4 
       (.I0(dmem_reg_0_31_20_20_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][21]_i_4 
       (.I0(dmem_reg_0_31_21_21_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][22]_i_4 
       (.I0(dmem_reg_0_31_22_22_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][23]_i_4 
       (.I0(dmem_reg_0_31_23_23_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][24]_i_4 
       (.I0(dmem_reg_0_31_24_24_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][25]_i_4 
       (.I0(dmem_reg_0_31_25_25_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][26]_i_4 
       (.I0(dmem_reg_0_31_26_26_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][27]_i_4 
       (.I0(dmem_reg_0_31_27_27_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][28]_i_4 
       (.I0(dmem_reg_0_31_28_28_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][29]_i_4 
       (.I0(dmem_reg_0_31_29_29_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][2]_i_3 
       (.I0(dmem_reg_0_31_2_2_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][30]_i_4 
       (.I0(dmem_reg_0_31_30_30_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_21 
       (.I0(dmem_reg_0_31_31_31_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][3]_i_3 
       (.I0(dmem_reg_0_31_3_3_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][4]_i_3 
       (.I0(dmem_reg_0_31_4_4_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][5]_i_3 
       (.I0(dmem_reg_0_31_5_5_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][6]_i_3 
       (.I0(dmem_reg_0_31_6_6_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][7]_i_4 
       (.I0(dmem_reg_0_31_7_7_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][8]_i_4 
       (.I0(dmem_reg_0_31_8_8_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][9]_i_4 
       (.I0(dmem_reg_0_31_9_9_n_0),
        .I1(DMEM_data_out0),
        .O(DMEM_data_out[9]));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_UNIQ_BASE_ dmem_reg_0_31_0_0
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[0]),
        .O(dmem_reg_0_31_0_0_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD1 dmem_reg_0_31_10_10
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[10]),
        .O(dmem_reg_0_31_10_10_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD2 dmem_reg_0_31_11_11
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[11]),
        .O(dmem_reg_0_31_11_11_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD3 dmem_reg_0_31_12_12
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[12]),
        .O(dmem_reg_0_31_12_12_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD4 dmem_reg_0_31_13_13
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[13]),
        .O(dmem_reg_0_31_13_13_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD5 dmem_reg_0_31_14_14
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[14]),
        .O(dmem_reg_0_31_14_14_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD6 dmem_reg_0_31_15_15
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[15]),
        .O(dmem_reg_0_31_15_15_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD7 dmem_reg_0_31_16_16
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[16]),
        .O(dmem_reg_0_31_16_16_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD8 dmem_reg_0_31_17_17
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[17]),
        .O(dmem_reg_0_31_17_17_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD9 dmem_reg_0_31_18_18
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[18]),
        .O(dmem_reg_0_31_18_18_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD10 dmem_reg_0_31_19_19
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[19]),
        .O(dmem_reg_0_31_19_19_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD11 dmem_reg_0_31_1_1
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[1]),
        .O(dmem_reg_0_31_1_1_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD12 dmem_reg_0_31_20_20
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[20]),
        .O(dmem_reg_0_31_20_20_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD13 dmem_reg_0_31_21_21
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[21]),
        .O(dmem_reg_0_31_21_21_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD14 dmem_reg_0_31_22_22
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[22]),
        .O(dmem_reg_0_31_22_22_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD15 dmem_reg_0_31_23_23
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[23]),
        .O(dmem_reg_0_31_23_23_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD16 dmem_reg_0_31_24_24
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[24]),
        .O(dmem_reg_0_31_24_24_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD17 dmem_reg_0_31_25_25
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[25]),
        .O(dmem_reg_0_31_25_25_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD18 dmem_reg_0_31_26_26
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[26]),
        .O(dmem_reg_0_31_26_26_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD19 dmem_reg_0_31_27_27
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[27]),
        .O(dmem_reg_0_31_27_27_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD20 dmem_reg_0_31_28_28
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[28]),
        .O(dmem_reg_0_31_28_28_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD21 dmem_reg_0_31_29_29
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[29]),
        .O(dmem_reg_0_31_29_29_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD22 dmem_reg_0_31_2_2
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[2]),
        .O(dmem_reg_0_31_2_2_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD23 dmem_reg_0_31_30_30
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[30]),
        .O(dmem_reg_0_31_30_30_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD24 dmem_reg_0_31_31_31
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[31]),
        .O(dmem_reg_0_31_31_31_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD25 dmem_reg_0_31_3_3
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[3]),
        .O(dmem_reg_0_31_3_3_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD26 dmem_reg_0_31_4_4
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[4]),
        .O(dmem_reg_0_31_4_4_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD27 dmem_reg_0_31_5_5
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[5]),
        .O(dmem_reg_0_31_5_5_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD28 dmem_reg_0_31_6_6
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[6]),
        .O(dmem_reg_0_31_6_6_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD29 dmem_reg_0_31_7_7
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[7]),
        .O(dmem_reg_0_31_7_7_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD30 dmem_reg_0_31_8_8
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[8]),
        .O(dmem_reg_0_31_8_8_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  RAM32X1S_HD31 dmem_reg_0_31_9_9
       (.A0(\array_reg_reg[19][6] [0]),
        .A1(\array_reg_reg[19][6] [1]),
        .A2(\array_reg_reg[19][6] [2]),
        .A3(\array_reg_reg[19][6] [3]),
        .A4(\array_reg_reg[19][6] [4]),
        .D(DMEM_data_in[9]),
        .O(dmem_reg_0_31_9_9_n_0),
        .WCLK(clk_in),
        .WE(p_0_in));
endmodule

module IMEM
   (spo,
    DMEM_data_out0,
    \array_reg_reg[31][6] ,
    MUX_A_out,
    \array_reg_reg[31][31] ,
    \array_reg_reg[31][30] ,
    RtC,
    DI,
    \array_reg_reg[31][0] ,
    \array_reg_reg[31][0]_0 ,
    \array_reg_reg[31][0]_1 ,
    S,
    \array_reg_reg[31][30]_0 ,
    \array_reg_reg[31][27] ,
    \array_reg_reg[31][29] ,
    \pc_reg_reg[31] ,
    MUX_PC_out,
    \array_reg_reg[31][8] ,
    RsC,
    \array_reg_reg[31][3] ,
    \array_reg_reg[31][7] ,
    \array_reg_reg[31][3]_0 ,
    \array_reg_reg[31][7]_0 ,
    \array_reg_reg[31][3]_1 ,
    \array_reg_reg[31][3]_2 ,
    \pc_reg_reg[3] ,
    \pc_reg_reg[7] ,
    \pc_reg_reg[11] ,
    \pc_reg_reg[15] ,
    \pc_reg_reg[19] ,
    \pc_reg_reg[23] ,
    \pc_reg_reg[27] ,
    p_0_in,
    \array_reg_reg[31][3]_3 ,
    \array_reg_reg[31][7]_1 ,
    \array_reg_reg[31][11] ,
    \array_reg_reg[31][19] ,
    \array_reg_reg[31][19]_0 ,
    \array_reg_reg[31][21] ,
    \array_reg_reg[31][29]_0 ,
    \array_reg_reg[31][3]_4 ,
    \array_reg_reg[31][7]_2 ,
    \array_reg_reg[31][11]_0 ,
    \array_reg_reg[31][15] ,
    \array_reg_reg[31][19]_1 ,
    \array_reg_reg[31][23] ,
    \array_reg_reg[31][30]_1 ,
    \array_reg_reg[31][27]_0 ,
    \array_reg_reg[31][27]_1 ,
    \array_reg_reg[31][0]_2 ,
    \array_reg_reg[31][0]_3 ,
    \array_reg_reg[31][0]_4 ,
    \array_reg_reg[31][0]_5 ,
    E,
    \array_reg_reg[2][0] ,
    \array_reg_reg[3][0] ,
    \array_reg_reg[4][0] ,
    \array_reg_reg[5][0] ,
    \array_reg_reg[6][0] ,
    \array_reg_reg[7][0] ,
    \array_reg_reg[8][0] ,
    \array_reg_reg[9][0] ,
    \array_reg_reg[10][0] ,
    \array_reg_reg[11][0] ,
    \array_reg_reg[12][0] ,
    \array_reg_reg[13][0] ,
    \array_reg_reg[14][0] ,
    \array_reg_reg[15][0] ,
    \array_reg_reg[16][0] ,
    \array_reg_reg[17][0] ,
    \array_reg_reg[18][0] ,
    \array_reg_reg[19][0] ,
    \array_reg_reg[20][0] ,
    \array_reg_reg[21][0] ,
    \array_reg_reg[22][0] ,
    \array_reg_reg[23][0] ,
    \array_reg_reg[24][0] ,
    \array_reg_reg[25][0] ,
    \array_reg_reg[26][0] ,
    \array_reg_reg[27][0] ,
    \array_reg_reg[28][0] ,
    \array_reg_reg[29][0] ,
    \array_reg_reg[30][0] ,
    \array_reg_reg[31][0]_6 ,
    \array_reg_reg[31][0]_7 ,
    \array_reg_reg[31][0]_8 ,
    \array_reg_reg[31][3]_5 ,
    \array_reg_reg[31][3]_6 ,
    \array_reg_reg[31][7]_3 ,
    \array_reg_reg[31][7]_4 ,
    \array_reg_reg[31][11]_1 ,
    \array_reg_reg[31][11]_2 ,
    \array_reg_reg[31][0]_9 ,
    \array_reg_reg[31][0]_10 ,
    \array_reg_reg[31][19]_2 ,
    \array_reg_reg[31][15]_0 ,
    \array_reg_reg[31][19]_3 ,
    \array_reg_reg[31][19]_4 ,
    \array_reg_reg[31][0]_11 ,
    \array_reg_reg[31][0]_12 ,
    \array_reg_reg[31][21]_0 ,
    \array_reg_reg[31][23]_0 ,
    \array_reg_reg[31][0]_13 ,
    D,
    pc_OBUF,
    data0,
    data3,
    \array_reg_reg[27][17] ,
    \array_reg_reg[27][15] ,
    \array_reg_reg[27][20] ,
    \array_reg_reg[3][31] ,
    \array_reg_reg[19][31] ,
    data1,
    data2,
    CO,
    \array_reg_reg[19][30] ,
    \array_reg_reg[19][31]_0 ,
    \array_reg_reg[19][31]_1 ,
    \array_reg_reg[19][27] ,
    \array_reg_reg[27][12] ,
    \array_reg_reg[19][28] ,
    \array_reg_reg[19][12] ,
    \array_reg_reg[19][14] ,
    \array_reg_reg[19][18] ,
    \array_reg_reg[19][8] ,
    \array_reg_reg[19][24] ,
    RF_Rs_out,
    MUX_2_out0,
    DMEM_data_out,
    MUX_PC_out2,
    \array_reg_reg[3][5] ,
    \array_reg_reg[19][5] ,
    \array_reg_reg[27][5] ,
    \array_reg_reg[3][6] ,
    \array_reg_reg[19][6] ,
    \array_reg_reg[27][6] ,
    \array_reg_reg[3][7] ,
    \array_reg_reg[19][7] ,
    \array_reg_reg[27][7] ,
    \array_reg_reg[3][8] ,
    \array_reg_reg[19][8]_0 ,
    \array_reg_reg[27][8] ,
    \array_reg_reg[3][9] ,
    \array_reg_reg[19][9] ,
    \array_reg_reg[27][9] ,
    \array_reg_reg[3][10] ,
    \array_reg_reg[19][10] ,
    \array_reg_reg[27][10] ,
    \array_reg_reg[3][11] ,
    \array_reg_reg[19][11] ,
    \array_reg_reg[27][11] ,
    \array_reg_reg[3][12] ,
    \array_reg_reg[19][12]_0 ,
    \array_reg_reg[27][12]_0 ,
    \array_reg_reg[3][13] ,
    \array_reg_reg[19][13] ,
    \array_reg_reg[27][13] ,
    \array_reg_reg[3][14] ,
    \array_reg_reg[19][14]_0 ,
    \array_reg_reg[27][14] ,
    \array_reg_reg[3][15] ,
    \array_reg_reg[19][15] ,
    \array_reg_reg[27][15]_0 ,
    \array_reg_reg[3][16] ,
    \array_reg_reg[19][16] ,
    \array_reg_reg[27][16] ,
    \array_reg_reg[3][17] ,
    \array_reg_reg[19][17] ,
    \array_reg_reg[27][17]_0 ,
    \array_reg_reg[3][18] ,
    \array_reg_reg[19][18]_0 ,
    \array_reg_reg[27][18] ,
    \array_reg_reg[3][19] ,
    \array_reg_reg[19][19] ,
    \array_reg_reg[27][19] ,
    \array_reg_reg[3][20] ,
    \array_reg_reg[19][20] ,
    \array_reg_reg[27][20]_0 ,
    \array_reg_reg[3][21] ,
    \array_reg_reg[19][21] ,
    \array_reg_reg[27][21] ,
    \array_reg_reg[3][22] ,
    \array_reg_reg[19][22] ,
    \array_reg_reg[27][22] ,
    \array_reg_reg[3][23] ,
    \array_reg_reg[19][23] ,
    \array_reg_reg[27][23] ,
    \array_reg_reg[3][24] ,
    \array_reg_reg[19][24]_0 ,
    \array_reg_reg[27][24] ,
    \array_reg_reg[3][25] ,
    \array_reg_reg[19][25] ,
    \array_reg_reg[27][25] ,
    \array_reg_reg[3][26] ,
    \array_reg_reg[19][26] ,
    \array_reg_reg[27][26] ,
    \array_reg_reg[3][27] ,
    \array_reg_reg[19][27]_0 ,
    \array_reg_reg[27][27] ,
    \array_reg_reg[3][28] ,
    \array_reg_reg[19][28]_0 ,
    \array_reg_reg[27][28] ,
    \array_reg_reg[3][29] ,
    \array_reg_reg[19][29] ,
    \array_reg_reg[27][29] ,
    \array_reg_reg[3][30] ,
    \array_reg_reg[19][30]_0 ,
    \array_reg_reg[27][30] ,
    \array_reg_reg[3][31]_0 ,
    \array_reg_reg[19][31]_2 ,
    \array_reg_reg[27][31] ,
    \array_reg_reg[19][0]_0 ,
    \array_reg_reg[3][0]_0 ,
    \array_reg_reg[19][1] ,
    \array_reg_reg[3][1] ,
    \array_reg_reg[19][2] ,
    \array_reg_reg[3][2] ,
    \array_reg_reg[19][3] ,
    \array_reg_reg[3][3] ,
    \array_reg_reg[19][4] ,
    \array_reg_reg[3][4] ,
    \array_reg_reg[19][5]_0 ,
    \array_reg_reg[3][5]_0 ,
    \array_reg_reg[19][6]_0 ,
    \array_reg_reg[3][6]_0 ,
    \array_reg_reg[19][7]_0 ,
    \array_reg_reg[3][7]_0 ,
    DMEM_data_in,
    \array_reg_reg[19][12]_1 ,
    \array_reg_reg[3][12]_0 ,
    \array_reg_reg[19][15]_0 ,
    \array_reg_reg[3][15]_0 ,
    \array_reg_reg[19][16]_0 ,
    \array_reg_reg[3][16]_0 ,
    \array_reg_reg[19][17]_0 ,
    \array_reg_reg[3][17]_0 ,
    \array_reg_reg[19][18]_1 ,
    \array_reg_reg[3][18]_0 ,
    \array_reg_reg[19][19]_0 ,
    \array_reg_reg[3][19]_0 ,
    \array_reg_reg[19][20]_0 ,
    \array_reg_reg[3][20]_0 ,
    \array_reg_reg[19][21]_0 ,
    \array_reg_reg[3][21]_0 ,
    \array_reg_reg[19][22]_0 ,
    \array_reg_reg[3][22]_0 ,
    \array_reg_reg[19][23]_0 ,
    \array_reg_reg[3][23]_0 ,
    \array_reg_reg[19][24]_1 ,
    \array_reg_reg[3][24]_0 ,
    \array_reg_reg[19][25]_0 ,
    \array_reg_reg[3][25]_0 ,
    \array_reg_reg[19][26]_0 ,
    \array_reg_reg[3][26]_0 ,
    \array_reg_reg[19][27]_1 ,
    \array_reg_reg[3][27]_0 ,
    \array_reg_reg[19][28]_1 ,
    \array_reg_reg[3][28]_0 ,
    \array_reg_reg[19][29]_0 ,
    \array_reg_reg[3][29]_0 ,
    \array_reg_reg[19][30]_1 ,
    \array_reg_reg[3][30]_0 ,
    \array_reg_reg[19][31]_3 );
  output [31:0]spo;
  output DMEM_data_out0;
  output [4:0]\array_reg_reg[31][6] ;
  output [31:0]MUX_A_out;
  output [1:0]\array_reg_reg[31][31] ;
  output \array_reg_reg[31][30] ;
  output [4:0]RtC;
  output [3:0]DI;
  output [3:0]\array_reg_reg[31][0] ;
  output [3:0]\array_reg_reg[31][0]_0 ;
  output [3:0]\array_reg_reg[31][0]_1 ;
  output [3:0]S;
  output [3:0]\array_reg_reg[31][30]_0 ;
  output [3:0]\array_reg_reg[31][27] ;
  output [3:0]\array_reg_reg[31][29] ;
  output [3:0]\pc_reg_reg[31] ;
  output [31:0]MUX_PC_out;
  output \array_reg_reg[31][8] ;
  output [4:0]RsC;
  output [2:0]\array_reg_reg[31][3] ;
  output [0:0]\array_reg_reg[31][7] ;
  output [2:0]\array_reg_reg[31][3]_0 ;
  output [0:0]\array_reg_reg[31][7]_0 ;
  output [0:0]\array_reg_reg[31][3]_1 ;
  output [0:0]\array_reg_reg[31][3]_2 ;
  output [3:0]\pc_reg_reg[3] ;
  output [3:0]\pc_reg_reg[7] ;
  output [3:0]\pc_reg_reg[11] ;
  output [3:0]\pc_reg_reg[15] ;
  output [3:0]\pc_reg_reg[19] ;
  output [3:0]\pc_reg_reg[23] ;
  output [3:0]\pc_reg_reg[27] ;
  output p_0_in;
  output [3:0]\array_reg_reg[31][3]_3 ;
  output [3:0]\array_reg_reg[31][7]_1 ;
  output [3:0]\array_reg_reg[31][11] ;
  output [3:0]\array_reg_reg[31][19] ;
  output [3:0]\array_reg_reg[31][19]_0 ;
  output [3:0]\array_reg_reg[31][21] ;
  output [3:0]\array_reg_reg[31][29]_0 ;
  output [3:0]\array_reg_reg[31][3]_4 ;
  output [3:0]\array_reg_reg[31][7]_2 ;
  output [3:0]\array_reg_reg[31][11]_0 ;
  output [3:0]\array_reg_reg[31][15] ;
  output [3:0]\array_reg_reg[31][19]_1 ;
  output [3:0]\array_reg_reg[31][23] ;
  output [3:0]\array_reg_reg[31][30]_1 ;
  output [3:0]\array_reg_reg[31][27]_0 ;
  output [3:0]\array_reg_reg[31][27]_1 ;
  output [3:0]\array_reg_reg[31][0]_2 ;
  output [3:0]\array_reg_reg[31][0]_3 ;
  output [0:0]\array_reg_reg[31][0]_4 ;
  output \array_reg_reg[31][0]_5 ;
  output [0:0]E;
  output [0:0]\array_reg_reg[2][0] ;
  output [0:0]\array_reg_reg[3][0] ;
  output [0:0]\array_reg_reg[4][0] ;
  output [0:0]\array_reg_reg[5][0] ;
  output [0:0]\array_reg_reg[6][0] ;
  output [0:0]\array_reg_reg[7][0] ;
  output [0:0]\array_reg_reg[8][0] ;
  output [0:0]\array_reg_reg[9][0] ;
  output [0:0]\array_reg_reg[10][0] ;
  output [0:0]\array_reg_reg[11][0] ;
  output [0:0]\array_reg_reg[12][0] ;
  output [0:0]\array_reg_reg[13][0] ;
  output [0:0]\array_reg_reg[14][0] ;
  output [0:0]\array_reg_reg[15][0] ;
  output [0:0]\array_reg_reg[16][0] ;
  output [0:0]\array_reg_reg[17][0] ;
  output [0:0]\array_reg_reg[18][0] ;
  output [0:0]\array_reg_reg[19][0] ;
  output [0:0]\array_reg_reg[20][0] ;
  output [0:0]\array_reg_reg[21][0] ;
  output [0:0]\array_reg_reg[22][0] ;
  output [0:0]\array_reg_reg[23][0] ;
  output [0:0]\array_reg_reg[24][0] ;
  output [0:0]\array_reg_reg[25][0] ;
  output [0:0]\array_reg_reg[26][0] ;
  output [0:0]\array_reg_reg[27][0] ;
  output [0:0]\array_reg_reg[28][0] ;
  output [0:0]\array_reg_reg[29][0] ;
  output [0:0]\array_reg_reg[30][0] ;
  output [0:0]\array_reg_reg[31][0]_6 ;
  output [3:0]\array_reg_reg[31][0]_7 ;
  output [3:0]\array_reg_reg[31][0]_8 ;
  output [2:0]\array_reg_reg[31][3]_5 ;
  output [2:0]\array_reg_reg[31][3]_6 ;
  output [3:0]\array_reg_reg[31][7]_3 ;
  output [3:0]\array_reg_reg[31][7]_4 ;
  output [3:0]\array_reg_reg[31][11]_1 ;
  output [3:0]\array_reg_reg[31][11]_2 ;
  output [3:0]\array_reg_reg[31][0]_9 ;
  output [3:0]\array_reg_reg[31][0]_10 ;
  output [3:0]\array_reg_reg[31][19]_2 ;
  output [3:0]\array_reg_reg[31][15]_0 ;
  output [3:0]\array_reg_reg[31][19]_3 ;
  output [3:0]\array_reg_reg[31][19]_4 ;
  output [3:0]\array_reg_reg[31][0]_11 ;
  output [3:0]\array_reg_reg[31][0]_12 ;
  output [3:0]\array_reg_reg[31][21]_0 ;
  output [3:0]\array_reg_reg[31][23]_0 ;
  output [0:0]\array_reg_reg[31][0]_13 ;
  output [31:0]D;
  input [15:0]pc_OBUF;
  input [31:0]data0;
  input [31:0]data3;
  input \array_reg_reg[27][17] ;
  input \array_reg_reg[27][15] ;
  input \array_reg_reg[27][20] ;
  input \array_reg_reg[3][31] ;
  input \array_reg_reg[19][31] ;
  input [31:0]data1;
  input [31:0]data2;
  input [0:0]CO;
  input [0:0]\array_reg_reg[19][30] ;
  input [0:0]\array_reg_reg[19][31]_0 ;
  input [0:0]\array_reg_reg[19][31]_1 ;
  input \array_reg_reg[19][27] ;
  input \array_reg_reg[27][12] ;
  input \array_reg_reg[19][28] ;
  input \array_reg_reg[19][12] ;
  input \array_reg_reg[19][14] ;
  input \array_reg_reg[19][18] ;
  input \array_reg_reg[19][8] ;
  input \array_reg_reg[19][24] ;
  input [31:0]RF_Rs_out;
  input [30:0]MUX_2_out0;
  input [31:0]DMEM_data_out;
  input [31:0]MUX_PC_out2;
  input \array_reg_reg[3][5] ;
  input \array_reg_reg[19][5] ;
  input \array_reg_reg[27][5] ;
  input \array_reg_reg[3][6] ;
  input \array_reg_reg[19][6] ;
  input \array_reg_reg[27][6] ;
  input \array_reg_reg[3][7] ;
  input \array_reg_reg[19][7] ;
  input \array_reg_reg[27][7] ;
  input \array_reg_reg[3][8] ;
  input \array_reg_reg[19][8]_0 ;
  input \array_reg_reg[27][8] ;
  input \array_reg_reg[3][9] ;
  input \array_reg_reg[19][9] ;
  input \array_reg_reg[27][9] ;
  input \array_reg_reg[3][10] ;
  input \array_reg_reg[19][10] ;
  input \array_reg_reg[27][10] ;
  input \array_reg_reg[3][11] ;
  input \array_reg_reg[19][11] ;
  input \array_reg_reg[27][11] ;
  input \array_reg_reg[3][12] ;
  input \array_reg_reg[19][12]_0 ;
  input \array_reg_reg[27][12]_0 ;
  input \array_reg_reg[3][13] ;
  input \array_reg_reg[19][13] ;
  input \array_reg_reg[27][13] ;
  input \array_reg_reg[3][14] ;
  input \array_reg_reg[19][14]_0 ;
  input \array_reg_reg[27][14] ;
  input \array_reg_reg[3][15] ;
  input \array_reg_reg[19][15] ;
  input \array_reg_reg[27][15]_0 ;
  input \array_reg_reg[3][16] ;
  input \array_reg_reg[19][16] ;
  input \array_reg_reg[27][16] ;
  input \array_reg_reg[3][17] ;
  input \array_reg_reg[19][17] ;
  input \array_reg_reg[27][17]_0 ;
  input \array_reg_reg[3][18] ;
  input \array_reg_reg[19][18]_0 ;
  input \array_reg_reg[27][18] ;
  input \array_reg_reg[3][19] ;
  input \array_reg_reg[19][19] ;
  input \array_reg_reg[27][19] ;
  input \array_reg_reg[3][20] ;
  input \array_reg_reg[19][20] ;
  input \array_reg_reg[27][20]_0 ;
  input \array_reg_reg[3][21] ;
  input \array_reg_reg[19][21] ;
  input \array_reg_reg[27][21] ;
  input \array_reg_reg[3][22] ;
  input \array_reg_reg[19][22] ;
  input \array_reg_reg[27][22] ;
  input \array_reg_reg[3][23] ;
  input \array_reg_reg[19][23] ;
  input \array_reg_reg[27][23] ;
  input \array_reg_reg[3][24] ;
  input \array_reg_reg[19][24]_0 ;
  input \array_reg_reg[27][24] ;
  input \array_reg_reg[3][25] ;
  input \array_reg_reg[19][25] ;
  input \array_reg_reg[27][25] ;
  input \array_reg_reg[3][26] ;
  input \array_reg_reg[19][26] ;
  input \array_reg_reg[27][26] ;
  input \array_reg_reg[3][27] ;
  input \array_reg_reg[19][27]_0 ;
  input \array_reg_reg[27][27] ;
  input \array_reg_reg[3][28] ;
  input \array_reg_reg[19][28]_0 ;
  input \array_reg_reg[27][28] ;
  input \array_reg_reg[3][29] ;
  input \array_reg_reg[19][29] ;
  input \array_reg_reg[27][29] ;
  input \array_reg_reg[3][30] ;
  input \array_reg_reg[19][30]_0 ;
  input \array_reg_reg[27][30] ;
  input \array_reg_reg[3][31]_0 ;
  input \array_reg_reg[19][31]_2 ;
  input \array_reg_reg[27][31] ;
  input \array_reg_reg[19][0]_0 ;
  input \array_reg_reg[3][0]_0 ;
  input \array_reg_reg[19][1] ;
  input \array_reg_reg[3][1] ;
  input \array_reg_reg[19][2] ;
  input \array_reg_reg[3][2] ;
  input \array_reg_reg[19][3] ;
  input \array_reg_reg[3][3] ;
  input \array_reg_reg[19][4] ;
  input \array_reg_reg[3][4] ;
  input \array_reg_reg[19][5]_0 ;
  input \array_reg_reg[3][5]_0 ;
  input \array_reg_reg[19][6]_0 ;
  input \array_reg_reg[3][6]_0 ;
  input \array_reg_reg[19][7]_0 ;
  input \array_reg_reg[3][7]_0 ;
  input [5:0]DMEM_data_in;
  input \array_reg_reg[19][12]_1 ;
  input \array_reg_reg[3][12]_0 ;
  input \array_reg_reg[19][15]_0 ;
  input \array_reg_reg[3][15]_0 ;
  input \array_reg_reg[19][16]_0 ;
  input \array_reg_reg[3][16]_0 ;
  input \array_reg_reg[19][17]_0 ;
  input \array_reg_reg[3][17]_0 ;
  input \array_reg_reg[19][18]_1 ;
  input \array_reg_reg[3][18]_0 ;
  input \array_reg_reg[19][19]_0 ;
  input \array_reg_reg[3][19]_0 ;
  input \array_reg_reg[19][20]_0 ;
  input \array_reg_reg[3][20]_0 ;
  input \array_reg_reg[19][21]_0 ;
  input \array_reg_reg[3][21]_0 ;
  input \array_reg_reg[19][22]_0 ;
  input \array_reg_reg[3][22]_0 ;
  input \array_reg_reg[19][23]_0 ;
  input \array_reg_reg[3][23]_0 ;
  input \array_reg_reg[19][24]_1 ;
  input \array_reg_reg[3][24]_0 ;
  input \array_reg_reg[19][25]_0 ;
  input \array_reg_reg[3][25]_0 ;
  input \array_reg_reg[19][26]_0 ;
  input \array_reg_reg[3][26]_0 ;
  input \array_reg_reg[19][27]_1 ;
  input \array_reg_reg[3][27]_0 ;
  input \array_reg_reg[19][28]_1 ;
  input \array_reg_reg[3][28]_0 ;
  input \array_reg_reg[19][29]_0 ;
  input \array_reg_reg[3][29]_0 ;
  input \array_reg_reg[19][30]_1 ;
  input \array_reg_reg[3][30]_0 ;
  input [0:0]\array_reg_reg[19][31]_3 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]DI;
  wire [30:0]DMEM_addr_in;
  wire [5:0]DMEM_data_in;
  wire [31:0]DMEM_data_out;
  wire DMEM_data_out0;
  wire [0:0]E;
  wire [30:0]MUX_2_out0;
  wire [31:0]MUX_A_out;
  wire [31:0]MUX_PC_out;
  wire [31:0]MUX_PC_out2;
  wire MUX_PC_out3_carry_i_100_n_0;
  wire MUX_PC_out3_carry_i_12_n_0;
  wire MUX_PC_out3_carry_i_13_n_0;
  wire MUX_PC_out3_carry_i_14_n_0;
  wire MUX_PC_out3_carry_i_15_n_0;
  wire MUX_PC_out3_carry_i_16_n_0;
  wire MUX_PC_out3_carry_i_17_n_0;
  wire MUX_PC_out3_carry_i_20_n_0;
  wire MUX_PC_out3_carry_i_21_n_0;
  wire MUX_PC_out3_carry_i_22_n_0;
  wire MUX_PC_out3_carry_i_23_n_0;
  wire MUX_PC_out3_carry_i_24_n_0;
  wire MUX_PC_out3_carry_i_25_n_0;
  wire MUX_PC_out3_carry_i_26_n_0;
  wire MUX_PC_out3_carry_i_27_n_0;
  wire MUX_PC_out3_carry_i_28_n_0;
  wire MUX_PC_out3_carry_i_30_n_0;
  wire MUX_PC_out3_carry_i_31_n_0;
  wire MUX_PC_out3_carry_i_32_n_0;
  wire MUX_PC_out3_carry_i_33_n_0;
  wire MUX_PC_out3_carry_i_34_n_0;
  wire MUX_PC_out3_carry_i_35_n_0;
  wire MUX_PC_out3_carry_i_36_n_0;
  wire MUX_PC_out3_carry_i_37_n_0;
  wire MUX_PC_out3_carry_i_38_n_0;
  wire MUX_PC_out3_carry_i_39_n_0;
  wire MUX_PC_out3_carry_i_40_n_0;
  wire MUX_PC_out3_carry_i_41_n_0;
  wire MUX_PC_out3_carry_i_42_n_0;
  wire MUX_PC_out3_carry_i_43_n_0;
  wire MUX_PC_out3_carry_i_44_n_0;
  wire MUX_PC_out3_carry_i_45_n_0;
  wire MUX_PC_out3_carry_i_46_n_0;
  wire MUX_PC_out3_carry_i_47_n_0;
  wire MUX_PC_out3_carry_i_48_n_0;
  wire MUX_PC_out3_carry_i_49_n_0;
  wire MUX_PC_out3_carry_i_50_n_0;
  wire MUX_PC_out3_carry_i_51_n_0;
  wire MUX_PC_out3_carry_i_52_n_0;
  wire MUX_PC_out3_carry_i_53_n_0;
  wire MUX_PC_out3_carry_i_54_n_0;
  wire MUX_PC_out3_carry_i_55_n_0;
  wire MUX_PC_out3_carry_i_56_n_0;
  wire MUX_PC_out3_carry_i_57_n_0;
  wire MUX_PC_out3_carry_i_58_n_0;
  wire MUX_PC_out3_carry_i_59_n_0;
  wire MUX_PC_out3_carry_i_60_n_0;
  wire MUX_PC_out3_carry_i_61_n_0;
  wire MUX_PC_out3_carry_i_62_n_0;
  wire MUX_PC_out3_carry_i_63_n_0;
  wire MUX_PC_out3_carry_i_64_n_0;
  wire MUX_PC_out3_carry_i_65_n_0;
  wire MUX_PC_out3_carry_i_66_n_0;
  wire MUX_PC_out3_carry_i_67_n_0;
  wire MUX_PC_out3_carry_i_68_n_0;
  wire MUX_PC_out3_carry_i_69_n_0;
  wire MUX_PC_out3_carry_i_70_n_0;
  wire MUX_PC_out3_carry_i_71_n_0;
  wire MUX_PC_out3_carry_i_72_n_0;
  wire MUX_PC_out3_carry_i_73_n_0;
  wire MUX_PC_out3_carry_i_74_n_0;
  wire MUX_PC_out3_carry_i_75_n_0;
  wire MUX_PC_out3_carry_i_76_n_0;
  wire MUX_PC_out3_carry_i_77_n_0;
  wire MUX_PC_out3_carry_i_78_n_0;
  wire MUX_PC_out3_carry_i_79_n_0;
  wire MUX_PC_out3_carry_i_80_n_0;
  wire MUX_PC_out3_carry_i_81_n_0;
  wire MUX_PC_out3_carry_i_82_n_0;
  wire MUX_PC_out3_carry_i_83_n_0;
  wire MUX_PC_out3_carry_i_84_n_0;
  wire MUX_PC_out3_carry_i_85_n_0;
  wire MUX_PC_out3_carry_i_86_n_0;
  wire MUX_PC_out3_carry_i_87_n_0;
  wire MUX_PC_out3_carry_i_88_n_0;
  wire MUX_PC_out3_carry_i_89_n_0;
  wire MUX_PC_out3_carry_i_90_n_0;
  wire MUX_PC_out3_carry_i_91_n_0;
  wire MUX_PC_out3_carry_i_92_n_0;
  wire MUX_PC_out3_carry_i_93_n_0;
  wire MUX_PC_out3_carry_i_94_n_0;
  wire MUX_PC_out3_carry_i_95_n_0;
  wire MUX_PC_out3_carry_i_96_n_0;
  wire MUX_PC_out3_carry_i_97_n_0;
  wire MUX_PC_out3_carry_i_98_n_0;
  wire MUX_PC_out3_carry_i_99_n_0;
  wire [31:0]RF_Rs_out;
  wire [4:0]RsC;
  wire [4:0]RtC;
  wire [3:0]S;
  wire \array_reg[31][0]_i_10_n_0 ;
  wire \array_reg[31][0]_i_11_n_0 ;
  wire \array_reg[31][0]_i_12_n_0 ;
  wire \array_reg[31][0]_i_13_n_0 ;
  wire \array_reg[31][0]_i_14_n_0 ;
  wire \array_reg[31][0]_i_15_n_0 ;
  wire \array_reg[31][0]_i_16_n_0 ;
  wire \array_reg[31][0]_i_17_n_0 ;
  wire \array_reg[31][0]_i_18_n_0 ;
  wire \array_reg[31][0]_i_19_n_0 ;
  wire \array_reg[31][0]_i_20_n_0 ;
  wire \array_reg[31][0]_i_21_n_0 ;
  wire \array_reg[31][0]_i_22_n_0 ;
  wire \array_reg[31][0]_i_23_n_0 ;
  wire \array_reg[31][0]_i_24_n_0 ;
  wire \array_reg[31][0]_i_25_n_0 ;
  wire \array_reg[31][0]_i_26_n_0 ;
  wire \array_reg[31][0]_i_27_n_0 ;
  wire \array_reg[31][0]_i_28_n_0 ;
  wire \array_reg[31][0]_i_29_n_0 ;
  wire \array_reg[31][0]_i_30_n_0 ;
  wire \array_reg[31][0]_i_35_n_0 ;
  wire \array_reg[31][0]_i_36_n_0 ;
  wire \array_reg[31][0]_i_38_n_0 ;
  wire \array_reg[31][0]_i_3_n_0 ;
  wire \array_reg[31][0]_i_4_n_0 ;
  wire \array_reg[31][0]_i_5_n_0 ;
  wire \array_reg[31][0]_i_9_n_0 ;
  wire \array_reg[31][10]_i_10_n_0 ;
  wire \array_reg[31][10]_i_11_n_0 ;
  wire \array_reg[31][10]_i_13_n_0 ;
  wire \array_reg[31][10]_i_5_n_0 ;
  wire \array_reg[31][10]_i_7_n_0 ;
  wire \array_reg[31][10]_i_8_n_0 ;
  wire \array_reg[31][10]_i_9_n_0 ;
  wire \array_reg[31][11]_i_10_n_0 ;
  wire \array_reg[31][11]_i_11_n_0 ;
  wire \array_reg[31][11]_i_12_n_0 ;
  wire \array_reg[31][11]_i_20_n_0 ;
  wire \array_reg[31][11]_i_21_n_0 ;
  wire \array_reg[31][11]_i_5_n_0 ;
  wire \array_reg[31][11]_i_7_n_0 ;
  wire \array_reg[31][11]_i_8_n_0 ;
  wire \array_reg[31][12]_i_10_n_0 ;
  wire \array_reg[31][12]_i_11_n_0 ;
  wire \array_reg[31][12]_i_12_n_0 ;
  wire \array_reg[31][12]_i_13_n_0 ;
  wire \array_reg[31][12]_i_14_n_0 ;
  wire \array_reg[31][12]_i_5_n_0 ;
  wire \array_reg[31][12]_i_7_n_0 ;
  wire \array_reg[31][12]_i_8_n_0 ;
  wire \array_reg[31][12]_i_9_n_0 ;
  wire \array_reg[31][13]_i_10_n_0 ;
  wire \array_reg[31][13]_i_11_n_0 ;
  wire \array_reg[31][13]_i_13_n_0 ;
  wire \array_reg[31][13]_i_14_n_0 ;
  wire \array_reg[31][13]_i_5_n_0 ;
  wire \array_reg[31][13]_i_7_n_0 ;
  wire \array_reg[31][13]_i_8_n_0 ;
  wire \array_reg[31][13]_i_9_n_0 ;
  wire \array_reg[31][14]_i_10_n_0 ;
  wire \array_reg[31][14]_i_11_n_0 ;
  wire \array_reg[31][14]_i_12_n_0 ;
  wire \array_reg[31][14]_i_13_n_0 ;
  wire \array_reg[31][14]_i_14_n_0 ;
  wire \array_reg[31][14]_i_15_n_0 ;
  wire \array_reg[31][14]_i_5_n_0 ;
  wire \array_reg[31][14]_i_7_n_0 ;
  wire \array_reg[31][14]_i_8_n_0 ;
  wire \array_reg[31][14]_i_9_n_0 ;
  wire \array_reg[31][15]_i_10_n_0 ;
  wire \array_reg[31][15]_i_11_n_0 ;
  wire \array_reg[31][15]_i_12_n_0 ;
  wire \array_reg[31][15]_i_13_n_0 ;
  wire \array_reg[31][15]_i_14_n_0 ;
  wire \array_reg[31][15]_i_15_n_0 ;
  wire \array_reg[31][15]_i_16_n_0 ;
  wire \array_reg[31][15]_i_18_n_0 ;
  wire \array_reg[31][15]_i_19_n_0 ;
  wire \array_reg[31][15]_i_20_n_0 ;
  wire \array_reg[31][15]_i_21_n_0 ;
  wire \array_reg[31][15]_i_22_n_0 ;
  wire \array_reg[31][15]_i_23_n_0 ;
  wire \array_reg[31][15]_i_24_n_0 ;
  wire \array_reg[31][15]_i_25_n_0 ;
  wire \array_reg[31][15]_i_26_n_0 ;
  wire \array_reg[31][15]_i_27_n_0 ;
  wire \array_reg[31][15]_i_28_n_0 ;
  wire \array_reg[31][15]_i_29_n_0 ;
  wire \array_reg[31][15]_i_30_n_0 ;
  wire \array_reg[31][15]_i_31_n_0 ;
  wire \array_reg[31][15]_i_32_n_0 ;
  wire \array_reg[31][15]_i_39_n_0 ;
  wire \array_reg[31][15]_i_3_n_0 ;
  wire \array_reg[31][15]_i_5_n_0 ;
  wire \array_reg[31][15]_i_6_n_0 ;
  wire \array_reg[31][15]_i_7_n_0 ;
  wire \array_reg[31][15]_i_8_n_0 ;
  wire \array_reg[31][15]_i_9_n_0 ;
  wire \array_reg[31][16]_i_10_n_0 ;
  wire \array_reg[31][16]_i_11_n_0 ;
  wire \array_reg[31][16]_i_12_n_0 ;
  wire \array_reg[31][16]_i_13_n_0 ;
  wire \array_reg[31][16]_i_14_n_0 ;
  wire \array_reg[31][16]_i_15_n_0 ;
  wire \array_reg[31][16]_i_16_n_0 ;
  wire \array_reg[31][16]_i_17_n_0 ;
  wire \array_reg[31][16]_i_18_n_0 ;
  wire \array_reg[31][16]_i_5_n_0 ;
  wire \array_reg[31][16]_i_7_n_0 ;
  wire \array_reg[31][16]_i_8_n_0 ;
  wire \array_reg[31][16]_i_9_n_0 ;
  wire \array_reg[31][17]_i_10_n_0 ;
  wire \array_reg[31][17]_i_11_n_0 ;
  wire \array_reg[31][17]_i_12_n_0 ;
  wire \array_reg[31][17]_i_13_n_0 ;
  wire \array_reg[31][17]_i_14_n_0 ;
  wire \array_reg[31][17]_i_15_n_0 ;
  wire \array_reg[31][17]_i_16_n_0 ;
  wire \array_reg[31][17]_i_17_n_0 ;
  wire \array_reg[31][17]_i_18_n_0 ;
  wire \array_reg[31][17]_i_19_n_0 ;
  wire \array_reg[31][17]_i_5_n_0 ;
  wire \array_reg[31][17]_i_6_n_0 ;
  wire \array_reg[31][17]_i_7_n_0 ;
  wire \array_reg[31][17]_i_8_n_0 ;
  wire \array_reg[31][17]_i_9_n_0 ;
  wire \array_reg[31][18]_i_10_n_0 ;
  wire \array_reg[31][18]_i_11_n_0 ;
  wire \array_reg[31][18]_i_12_n_0 ;
  wire \array_reg[31][18]_i_13_n_0 ;
  wire \array_reg[31][18]_i_14_n_0 ;
  wire \array_reg[31][18]_i_15_n_0 ;
  wire \array_reg[31][18]_i_16_n_0 ;
  wire \array_reg[31][18]_i_17_n_0 ;
  wire \array_reg[31][18]_i_18_n_0 ;
  wire \array_reg[31][18]_i_19_n_0 ;
  wire \array_reg[31][18]_i_20_n_0 ;
  wire \array_reg[31][18]_i_5_n_0 ;
  wire \array_reg[31][18]_i_6_n_0 ;
  wire \array_reg[31][18]_i_7_n_0 ;
  wire \array_reg[31][18]_i_8_n_0 ;
  wire \array_reg[31][18]_i_9_n_0 ;
  wire \array_reg[31][19]_i_10_n_0 ;
  wire \array_reg[31][19]_i_11_n_0 ;
  wire \array_reg[31][19]_i_12_n_0 ;
  wire \array_reg[31][19]_i_14_n_0 ;
  wire \array_reg[31][19]_i_15_n_0 ;
  wire \array_reg[31][19]_i_19_n_0 ;
  wire \array_reg[31][19]_i_21_n_0 ;
  wire \array_reg[31][19]_i_22_n_0 ;
  wire \array_reg[31][19]_i_5_n_0 ;
  wire \array_reg[31][19]_i_6_n_0 ;
  wire \array_reg[31][19]_i_7_n_0 ;
  wire \array_reg[31][19]_i_8_n_0 ;
  wire \array_reg[31][19]_i_9_n_0 ;
  wire \array_reg[31][1]_i_10_n_0 ;
  wire \array_reg[31][1]_i_11_n_0 ;
  wire \array_reg[31][1]_i_12_n_0 ;
  wire \array_reg[31][1]_i_13_n_0 ;
  wire \array_reg[31][1]_i_14_n_0 ;
  wire \array_reg[31][1]_i_15_n_0 ;
  wire \array_reg[31][1]_i_16_n_0 ;
  wire \array_reg[31][1]_i_5_n_0 ;
  wire \array_reg[31][1]_i_6_n_0 ;
  wire \array_reg[31][1]_i_7_n_0 ;
  wire \array_reg[31][1]_i_8_n_0 ;
  wire \array_reg[31][1]_i_9_n_0 ;
  wire \array_reg[31][20]_i_12_n_0 ;
  wire \array_reg[31][20]_i_13_n_0 ;
  wire \array_reg[31][20]_i_14_n_0 ;
  wire \array_reg[31][20]_i_15_n_0 ;
  wire \array_reg[31][20]_i_16_n_0 ;
  wire \array_reg[31][20]_i_17_n_0 ;
  wire \array_reg[31][20]_i_18_n_0 ;
  wire \array_reg[31][20]_i_5_n_0 ;
  wire \array_reg[31][20]_i_6_n_0 ;
  wire \array_reg[31][20]_i_7_n_0 ;
  wire \array_reg[31][20]_i_8_n_0 ;
  wire \array_reg[31][20]_i_9_n_0 ;
  wire \array_reg[31][21]_i_12_n_0 ;
  wire \array_reg[31][21]_i_13_n_0 ;
  wire \array_reg[31][21]_i_14_n_0 ;
  wire \array_reg[31][21]_i_15_n_0 ;
  wire \array_reg[31][21]_i_16_n_0 ;
  wire \array_reg[31][21]_i_17_n_0 ;
  wire \array_reg[31][21]_i_18_n_0 ;
  wire \array_reg[31][21]_i_19_n_0 ;
  wire \array_reg[31][21]_i_20_n_0 ;
  wire \array_reg[31][21]_i_29_n_0 ;
  wire \array_reg[31][21]_i_30_n_0 ;
  wire \array_reg[31][21]_i_31_n_0 ;
  wire \array_reg[31][21]_i_32_n_0 ;
  wire \array_reg[31][21]_i_33_n_0 ;
  wire \array_reg[31][21]_i_34_n_0 ;
  wire \array_reg[31][21]_i_36_n_0 ;
  wire \array_reg[31][21]_i_37_n_0 ;
  wire \array_reg[31][21]_i_38_n_0 ;
  wire \array_reg[31][21]_i_39_n_0 ;
  wire \array_reg[31][21]_i_40_n_0 ;
  wire \array_reg[31][21]_i_41_n_0 ;
  wire \array_reg[31][21]_i_5_n_0 ;
  wire \array_reg[31][21]_i_6_n_0 ;
  wire \array_reg[31][21]_i_7_n_0 ;
  wire \array_reg[31][21]_i_8_n_0 ;
  wire \array_reg[31][21]_i_9_n_0 ;
  wire \array_reg[31][22]_i_10_n_0 ;
  wire \array_reg[31][22]_i_11_n_0 ;
  wire \array_reg[31][22]_i_12_n_0 ;
  wire \array_reg[31][22]_i_13_n_0 ;
  wire \array_reg[31][22]_i_14_n_0 ;
  wire \array_reg[31][22]_i_15_n_0 ;
  wire \array_reg[31][22]_i_16_n_0 ;
  wire \array_reg[31][22]_i_17_n_0 ;
  wire \array_reg[31][22]_i_18_n_0 ;
  wire \array_reg[31][22]_i_19_n_0 ;
  wire \array_reg[31][22]_i_20_n_0 ;
  wire \array_reg[31][22]_i_21_n_0 ;
  wire \array_reg[31][22]_i_22_n_0 ;
  wire \array_reg[31][22]_i_23_n_0 ;
  wire \array_reg[31][22]_i_5_n_0 ;
  wire \array_reg[31][22]_i_6_n_0 ;
  wire \array_reg[31][22]_i_7_n_0 ;
  wire \array_reg[31][22]_i_8_n_0 ;
  wire \array_reg[31][22]_i_9_n_0 ;
  wire \array_reg[31][23]_i_10_n_0 ;
  wire \array_reg[31][23]_i_11_n_0 ;
  wire \array_reg[31][23]_i_12_n_0 ;
  wire \array_reg[31][23]_i_13_n_0 ;
  wire \array_reg[31][23]_i_15_n_0 ;
  wire \array_reg[31][23]_i_16_n_0 ;
  wire \array_reg[31][23]_i_17_n_0 ;
  wire \array_reg[31][23]_i_18_n_0 ;
  wire \array_reg[31][23]_i_24_n_0 ;
  wire \array_reg[31][23]_i_25_n_0 ;
  wire \array_reg[31][23]_i_5_n_0 ;
  wire \array_reg[31][23]_i_6_n_0 ;
  wire \array_reg[31][23]_i_7_n_0 ;
  wire \array_reg[31][23]_i_8_n_0 ;
  wire \array_reg[31][23]_i_9_n_0 ;
  wire \array_reg[31][24]_i_10_n_0 ;
  wire \array_reg[31][24]_i_11_n_0 ;
  wire \array_reg[31][24]_i_12_n_0 ;
  wire \array_reg[31][24]_i_13_n_0 ;
  wire \array_reg[31][24]_i_14_n_0 ;
  wire \array_reg[31][24]_i_15_n_0 ;
  wire \array_reg[31][24]_i_16_n_0 ;
  wire \array_reg[31][24]_i_17_n_0 ;
  wire \array_reg[31][24]_i_18_n_0 ;
  wire \array_reg[31][24]_i_19_n_0 ;
  wire \array_reg[31][24]_i_20_n_0 ;
  wire \array_reg[31][24]_i_21_n_0 ;
  wire \array_reg[31][24]_i_22_n_0 ;
  wire \array_reg[31][24]_i_23_n_0 ;
  wire \array_reg[31][24]_i_24_n_0 ;
  wire \array_reg[31][24]_i_25_n_0 ;
  wire \array_reg[31][24]_i_5_n_0 ;
  wire \array_reg[31][24]_i_6_n_0 ;
  wire \array_reg[31][24]_i_7_n_0 ;
  wire \array_reg[31][24]_i_8_n_0 ;
  wire \array_reg[31][24]_i_9_n_0 ;
  wire \array_reg[31][25]_i_10_n_0 ;
  wire \array_reg[31][25]_i_11_n_0 ;
  wire \array_reg[31][25]_i_12_n_0 ;
  wire \array_reg[31][25]_i_13_n_0 ;
  wire \array_reg[31][25]_i_14_n_0 ;
  wire \array_reg[31][25]_i_15_n_0 ;
  wire \array_reg[31][25]_i_16_n_0 ;
  wire \array_reg[31][25]_i_17_n_0 ;
  wire \array_reg[31][25]_i_18_n_0 ;
  wire \array_reg[31][25]_i_19_n_0 ;
  wire \array_reg[31][25]_i_20_n_0 ;
  wire \array_reg[31][25]_i_21_n_0 ;
  wire \array_reg[31][25]_i_22_n_0 ;
  wire \array_reg[31][25]_i_23_n_0 ;
  wire \array_reg[31][25]_i_24_n_0 ;
  wire \array_reg[31][25]_i_25_n_0 ;
  wire \array_reg[31][25]_i_5_n_0 ;
  wire \array_reg[31][25]_i_6_n_0 ;
  wire \array_reg[31][25]_i_7_n_0 ;
  wire \array_reg[31][25]_i_8_n_0 ;
  wire \array_reg[31][25]_i_9_n_0 ;
  wire \array_reg[31][26]_i_10_n_0 ;
  wire \array_reg[31][26]_i_11_n_0 ;
  wire \array_reg[31][26]_i_12_n_0 ;
  wire \array_reg[31][26]_i_13_n_0 ;
  wire \array_reg[31][26]_i_14_n_0 ;
  wire \array_reg[31][26]_i_15_n_0 ;
  wire \array_reg[31][26]_i_16_n_0 ;
  wire \array_reg[31][26]_i_17_n_0 ;
  wire \array_reg[31][26]_i_18_n_0 ;
  wire \array_reg[31][26]_i_19_n_0 ;
  wire \array_reg[31][26]_i_20_n_0 ;
  wire \array_reg[31][26]_i_5_n_0 ;
  wire \array_reg[31][26]_i_6_n_0 ;
  wire \array_reg[31][26]_i_7_n_0 ;
  wire \array_reg[31][26]_i_8_n_0 ;
  wire \array_reg[31][26]_i_9_n_0 ;
  wire \array_reg[31][27]_i_10_n_0 ;
  wire \array_reg[31][27]_i_11_n_0 ;
  wire \array_reg[31][27]_i_12_n_0 ;
  wire \array_reg[31][27]_i_15_n_0 ;
  wire \array_reg[31][27]_i_19_n_0 ;
  wire \array_reg[31][27]_i_20_n_0 ;
  wire \array_reg[31][27]_i_21_n_0 ;
  wire \array_reg[31][27]_i_22_n_0 ;
  wire \array_reg[31][27]_i_23_n_0 ;
  wire \array_reg[31][27]_i_24_n_0 ;
  wire \array_reg[31][27]_i_25_n_0 ;
  wire \array_reg[31][27]_i_26_n_0 ;
  wire \array_reg[31][27]_i_3_n_0 ;
  wire \array_reg[31][27]_i_41_n_0 ;
  wire \array_reg[31][27]_i_42_n_0 ;
  wire \array_reg[31][27]_i_43_n_0 ;
  wire \array_reg[31][27]_i_44_n_0 ;
  wire \array_reg[31][27]_i_45_n_0 ;
  wire \array_reg[31][27]_i_5_n_0 ;
  wire \array_reg[31][27]_i_6_n_0 ;
  wire \array_reg[31][27]_i_7_n_0 ;
  wire \array_reg[31][27]_i_8_n_0 ;
  wire \array_reg[31][27]_i_9_n_0 ;
  wire \array_reg[31][28]_i_10_n_0 ;
  wire \array_reg[31][28]_i_11_n_0 ;
  wire \array_reg[31][28]_i_12_n_0 ;
  wire \array_reg[31][28]_i_13_n_0 ;
  wire \array_reg[31][28]_i_14_n_0 ;
  wire \array_reg[31][28]_i_15_n_0 ;
  wire \array_reg[31][28]_i_16_n_0 ;
  wire \array_reg[31][28]_i_17_n_0 ;
  wire \array_reg[31][28]_i_18_n_0 ;
  wire \array_reg[31][28]_i_19_n_0 ;
  wire \array_reg[31][28]_i_20_n_0 ;
  wire \array_reg[31][28]_i_21_n_0 ;
  wire \array_reg[31][28]_i_22_n_0 ;
  wire \array_reg[31][28]_i_23_n_0 ;
  wire \array_reg[31][28]_i_24_n_0 ;
  wire \array_reg[31][28]_i_25_n_0 ;
  wire \array_reg[31][28]_i_26_n_0 ;
  wire \array_reg[31][28]_i_27_n_0 ;
  wire \array_reg[31][28]_i_28_n_0 ;
  wire \array_reg[31][28]_i_29_n_0 ;
  wire \array_reg[31][28]_i_30_n_0 ;
  wire \array_reg[31][28]_i_5_n_0 ;
  wire \array_reg[31][28]_i_6_n_0 ;
  wire \array_reg[31][28]_i_7_n_0 ;
  wire \array_reg[31][28]_i_8_n_0 ;
  wire \array_reg[31][28]_i_9_n_0 ;
  wire \array_reg[31][29]_i_10_n_0 ;
  wire \array_reg[31][29]_i_11_n_0 ;
  wire \array_reg[31][29]_i_12_n_0 ;
  wire \array_reg[31][29]_i_13_n_0 ;
  wire \array_reg[31][29]_i_14_n_0 ;
  wire \array_reg[31][29]_i_15_n_0 ;
  wire \array_reg[31][29]_i_16_n_0 ;
  wire \array_reg[31][29]_i_17_n_0 ;
  wire \array_reg[31][29]_i_26_n_0 ;
  wire \array_reg[31][29]_i_27_n_0 ;
  wire \array_reg[31][29]_i_28_n_0 ;
  wire \array_reg[31][29]_i_29_n_0 ;
  wire \array_reg[31][29]_i_30_n_0 ;
  wire \array_reg[31][29]_i_31_n_0 ;
  wire \array_reg[31][29]_i_32_n_0 ;
  wire \array_reg[31][29]_i_33_n_0 ;
  wire \array_reg[31][29]_i_34_n_0 ;
  wire \array_reg[31][29]_i_35_n_0 ;
  wire \array_reg[31][29]_i_5_n_0 ;
  wire \array_reg[31][29]_i_6_n_0 ;
  wire \array_reg[31][29]_i_7_n_0 ;
  wire \array_reg[31][30]_i_10_n_0 ;
  wire \array_reg[31][30]_i_12_n_0 ;
  wire \array_reg[31][30]_i_13_n_0 ;
  wire \array_reg[31][30]_i_14_n_0 ;
  wire \array_reg[31][30]_i_15_n_0 ;
  wire \array_reg[31][30]_i_16_n_0 ;
  wire \array_reg[31][30]_i_17_n_0 ;
  wire \array_reg[31][30]_i_18_n_0 ;
  wire \array_reg[31][30]_i_25_n_0 ;
  wire \array_reg[31][30]_i_26_n_0 ;
  wire \array_reg[31][30]_i_27_n_0 ;
  wire \array_reg[31][30]_i_28_n_0 ;
  wire \array_reg[31][30]_i_29_n_0 ;
  wire \array_reg[31][30]_i_30_n_0 ;
  wire \array_reg[31][30]_i_31_n_0 ;
  wire \array_reg[31][30]_i_32_n_0 ;
  wire \array_reg[31][30]_i_33_n_0 ;
  wire \array_reg[31][30]_i_34_n_0 ;
  wire \array_reg[31][30]_i_39_n_0 ;
  wire \array_reg[31][30]_i_40_n_0 ;
  wire \array_reg[31][30]_i_41_n_0 ;
  wire \array_reg[31][30]_i_42_n_0 ;
  wire \array_reg[31][30]_i_5_n_0 ;
  wire \array_reg[31][30]_i_6_n_0 ;
  wire \array_reg[31][30]_i_7_n_0 ;
  wire \array_reg[31][30]_i_8_n_0 ;
  wire \array_reg[31][30]_i_9_n_0 ;
  wire \array_reg[31][31]_i_10_n_0 ;
  wire \array_reg[31][31]_i_11_n_0 ;
  wire \array_reg[31][31]_i_12_n_0 ;
  wire \array_reg[31][31]_i_13_n_0 ;
  wire \array_reg[31][31]_i_14_n_0 ;
  wire \array_reg[31][31]_i_15_n_0 ;
  wire \array_reg[31][31]_i_16_n_0 ;
  wire \array_reg[31][31]_i_17_n_0 ;
  wire \array_reg[31][31]_i_18_n_0 ;
  wire \array_reg[31][31]_i_20_n_0 ;
  wire \array_reg[31][31]_i_22_n_0 ;
  wire \array_reg[31][31]_i_23_n_0 ;
  wire \array_reg[31][31]_i_24_n_0 ;
  wire \array_reg[31][31]_i_25_n_0 ;
  wire \array_reg[31][31]_i_26_n_0 ;
  wire \array_reg[31][31]_i_27_n_0 ;
  wire \array_reg[31][31]_i_28_n_0 ;
  wire \array_reg[31][31]_i_29_n_0 ;
  wire \array_reg[31][31]_i_30_n_0 ;
  wire \array_reg[31][31]_i_31_n_0 ;
  wire \array_reg[31][31]_i_32_n_0 ;
  wire \array_reg[31][31]_i_33_n_0 ;
  wire \array_reg[31][31]_i_34_n_0 ;
  wire \array_reg[31][31]_i_36_n_0 ;
  wire \array_reg[31][31]_i_37_n_0 ;
  wire \array_reg[31][31]_i_38_n_0 ;
  wire \array_reg[31][31]_i_39_n_0 ;
  wire \array_reg[31][31]_i_40_n_0 ;
  wire \array_reg[31][31]_i_41_n_0 ;
  wire \array_reg[31][31]_i_42_n_0 ;
  wire \array_reg[31][31]_i_43_n_0 ;
  wire \array_reg[31][31]_i_44_n_0 ;
  wire \array_reg[31][31]_i_45_n_0 ;
  wire \array_reg[31][31]_i_46_n_0 ;
  wire \array_reg[31][31]_i_47_n_0 ;
  wire \array_reg[31][31]_i_48_n_0 ;
  wire \array_reg[31][31]_i_49_n_0 ;
  wire \array_reg[31][31]_i_50_n_0 ;
  wire \array_reg[31][31]_i_51_n_0 ;
  wire \array_reg[31][31]_i_52_n_0 ;
  wire \array_reg[31][31]_i_53_n_0 ;
  wire \array_reg[31][31]_i_54_n_0 ;
  wire \array_reg[31][31]_i_55_n_0 ;
  wire \array_reg[31][31]_i_56_n_0 ;
  wire \array_reg[31][7]_i_10_n_0 ;
  wire \array_reg[31][7]_i_11_n_0 ;
  wire \array_reg[31][7]_i_12_n_0 ;
  wire \array_reg[31][7]_i_13_n_0 ;
  wire \array_reg[31][7]_i_14_n_0 ;
  wire \array_reg[31][7]_i_15_n_0 ;
  wire \array_reg[31][7]_i_5_n_0 ;
  wire \array_reg[31][7]_i_6_n_0 ;
  wire \array_reg[31][7]_i_7_n_0 ;
  wire \array_reg[31][7]_i_8_n_0 ;
  wire \array_reg[31][7]_i_9_n_0 ;
  wire \array_reg[31][8]_i_10_n_0 ;
  wire \array_reg[31][8]_i_11_n_0 ;
  wire \array_reg[31][8]_i_5_n_0 ;
  wire \array_reg[31][8]_i_7_n_0 ;
  wire \array_reg[31][8]_i_8_n_0 ;
  wire \array_reg[31][8]_i_9_n_0 ;
  wire \array_reg[31][9]_i_10_n_0 ;
  wire \array_reg[31][9]_i_11_n_0 ;
  wire \array_reg[31][9]_i_12_n_0 ;
  wire \array_reg[31][9]_i_5_n_0 ;
  wire \array_reg[31][9]_i_7_n_0 ;
  wire \array_reg[31][9]_i_8_n_0 ;
  wire \array_reg[31][9]_i_9_n_0 ;
  wire [0:0]\array_reg_reg[10][0] ;
  wire [0:0]\array_reg_reg[11][0] ;
  wire [0:0]\array_reg_reg[12][0] ;
  wire [0:0]\array_reg_reg[13][0] ;
  wire [0:0]\array_reg_reg[14][0] ;
  wire [0:0]\array_reg_reg[15][0] ;
  wire [0:0]\array_reg_reg[16][0] ;
  wire [0:0]\array_reg_reg[17][0] ;
  wire [0:0]\array_reg_reg[18][0] ;
  wire [0:0]\array_reg_reg[19][0] ;
  wire \array_reg_reg[19][0]_0 ;
  wire \array_reg_reg[19][10] ;
  wire \array_reg_reg[19][11] ;
  wire \array_reg_reg[19][12] ;
  wire \array_reg_reg[19][12]_0 ;
  wire \array_reg_reg[19][12]_1 ;
  wire \array_reg_reg[19][13] ;
  wire \array_reg_reg[19][14] ;
  wire \array_reg_reg[19][14]_0 ;
  wire \array_reg_reg[19][15] ;
  wire \array_reg_reg[19][15]_0 ;
  wire \array_reg_reg[19][16] ;
  wire \array_reg_reg[19][16]_0 ;
  wire \array_reg_reg[19][17] ;
  wire \array_reg_reg[19][17]_0 ;
  wire \array_reg_reg[19][18] ;
  wire \array_reg_reg[19][18]_0 ;
  wire \array_reg_reg[19][18]_1 ;
  wire \array_reg_reg[19][19] ;
  wire \array_reg_reg[19][19]_0 ;
  wire \array_reg_reg[19][1] ;
  wire \array_reg_reg[19][20] ;
  wire \array_reg_reg[19][20]_0 ;
  wire \array_reg_reg[19][21] ;
  wire \array_reg_reg[19][21]_0 ;
  wire \array_reg_reg[19][22] ;
  wire \array_reg_reg[19][22]_0 ;
  wire \array_reg_reg[19][23] ;
  wire \array_reg_reg[19][23]_0 ;
  wire \array_reg_reg[19][24] ;
  wire \array_reg_reg[19][24]_0 ;
  wire \array_reg_reg[19][24]_1 ;
  wire \array_reg_reg[19][25] ;
  wire \array_reg_reg[19][25]_0 ;
  wire \array_reg_reg[19][26] ;
  wire \array_reg_reg[19][26]_0 ;
  wire \array_reg_reg[19][27] ;
  wire \array_reg_reg[19][27]_0 ;
  wire \array_reg_reg[19][27]_1 ;
  wire \array_reg_reg[19][28] ;
  wire \array_reg_reg[19][28]_0 ;
  wire \array_reg_reg[19][28]_1 ;
  wire \array_reg_reg[19][29] ;
  wire \array_reg_reg[19][29]_0 ;
  wire \array_reg_reg[19][2] ;
  wire [0:0]\array_reg_reg[19][30] ;
  wire \array_reg_reg[19][30]_0 ;
  wire \array_reg_reg[19][30]_1 ;
  wire \array_reg_reg[19][31] ;
  wire [0:0]\array_reg_reg[19][31]_0 ;
  wire [0:0]\array_reg_reg[19][31]_1 ;
  wire \array_reg_reg[19][31]_2 ;
  wire [0:0]\array_reg_reg[19][31]_3 ;
  wire \array_reg_reg[19][3] ;
  wire \array_reg_reg[19][4] ;
  wire \array_reg_reg[19][5] ;
  wire \array_reg_reg[19][5]_0 ;
  wire \array_reg_reg[19][6] ;
  wire \array_reg_reg[19][6]_0 ;
  wire \array_reg_reg[19][7] ;
  wire \array_reg_reg[19][7]_0 ;
  wire \array_reg_reg[19][8] ;
  wire \array_reg_reg[19][8]_0 ;
  wire \array_reg_reg[19][9] ;
  wire [0:0]\array_reg_reg[20][0] ;
  wire [0:0]\array_reg_reg[21][0] ;
  wire [0:0]\array_reg_reg[22][0] ;
  wire [0:0]\array_reg_reg[23][0] ;
  wire [0:0]\array_reg_reg[24][0] ;
  wire [0:0]\array_reg_reg[25][0] ;
  wire [0:0]\array_reg_reg[26][0] ;
  wire [0:0]\array_reg_reg[27][0] ;
  wire \array_reg_reg[27][10] ;
  wire \array_reg_reg[27][11] ;
  wire \array_reg_reg[27][12] ;
  wire \array_reg_reg[27][12]_0 ;
  wire \array_reg_reg[27][13] ;
  wire \array_reg_reg[27][14] ;
  wire \array_reg_reg[27][15] ;
  wire \array_reg_reg[27][15]_0 ;
  wire \array_reg_reg[27][16] ;
  wire \array_reg_reg[27][17] ;
  wire \array_reg_reg[27][17]_0 ;
  wire \array_reg_reg[27][18] ;
  wire \array_reg_reg[27][19] ;
  wire \array_reg_reg[27][20] ;
  wire \array_reg_reg[27][20]_0 ;
  wire \array_reg_reg[27][21] ;
  wire \array_reg_reg[27][22] ;
  wire \array_reg_reg[27][23] ;
  wire \array_reg_reg[27][24] ;
  wire \array_reg_reg[27][25] ;
  wire \array_reg_reg[27][26] ;
  wire \array_reg_reg[27][27] ;
  wire \array_reg_reg[27][28] ;
  wire \array_reg_reg[27][29] ;
  wire \array_reg_reg[27][30] ;
  wire \array_reg_reg[27][31] ;
  wire \array_reg_reg[27][5] ;
  wire \array_reg_reg[27][6] ;
  wire \array_reg_reg[27][7] ;
  wire \array_reg_reg[27][8] ;
  wire \array_reg_reg[27][9] ;
  wire [0:0]\array_reg_reg[28][0] ;
  wire [0:0]\array_reg_reg[29][0] ;
  wire [0:0]\array_reg_reg[2][0] ;
  wire [0:0]\array_reg_reg[30][0] ;
  wire [3:0]\array_reg_reg[31][0] ;
  wire [3:0]\array_reg_reg[31][0]_0 ;
  wire [3:0]\array_reg_reg[31][0]_1 ;
  wire [3:0]\array_reg_reg[31][0]_10 ;
  wire [3:0]\array_reg_reg[31][0]_11 ;
  wire [3:0]\array_reg_reg[31][0]_12 ;
  wire [0:0]\array_reg_reg[31][0]_13 ;
  wire [3:0]\array_reg_reg[31][0]_2 ;
  wire [3:0]\array_reg_reg[31][0]_3 ;
  wire [0:0]\array_reg_reg[31][0]_4 ;
  wire \array_reg_reg[31][0]_5 ;
  wire [0:0]\array_reg_reg[31][0]_6 ;
  wire [3:0]\array_reg_reg[31][0]_7 ;
  wire [3:0]\array_reg_reg[31][0]_8 ;
  wire [3:0]\array_reg_reg[31][0]_9 ;
  wire \array_reg_reg[31][10]_i_6_n_0 ;
  wire [3:0]\array_reg_reg[31][11] ;
  wire [3:0]\array_reg_reg[31][11]_0 ;
  wire [3:0]\array_reg_reg[31][11]_1 ;
  wire [3:0]\array_reg_reg[31][11]_2 ;
  wire \array_reg_reg[31][11]_i_6_n_0 ;
  wire \array_reg_reg[31][12]_i_6_n_0 ;
  wire \array_reg_reg[31][13]_i_6_n_0 ;
  wire \array_reg_reg[31][14]_i_6_n_0 ;
  wire [3:0]\array_reg_reg[31][15] ;
  wire [3:0]\array_reg_reg[31][15]_0 ;
  wire \array_reg_reg[31][16]_i_6_n_0 ;
  wire [3:0]\array_reg_reg[31][19] ;
  wire [3:0]\array_reg_reg[31][19]_0 ;
  wire [3:0]\array_reg_reg[31][19]_1 ;
  wire [3:0]\array_reg_reg[31][19]_2 ;
  wire [3:0]\array_reg_reg[31][19]_3 ;
  wire [3:0]\array_reg_reg[31][19]_4 ;
  wire \array_reg_reg[31][20]_i_11_n_0 ;
  wire [3:0]\array_reg_reg[31][21] ;
  wire [3:0]\array_reg_reg[31][21]_0 ;
  wire [3:0]\array_reg_reg[31][23] ;
  wire [3:0]\array_reg_reg[31][23]_0 ;
  wire [3:0]\array_reg_reg[31][27] ;
  wire [3:0]\array_reg_reg[31][27]_0 ;
  wire [3:0]\array_reg_reg[31][27]_1 ;
  wire \array_reg_reg[31][27]_i_13_n_0 ;
  wire \array_reg_reg[31][27]_i_14_n_0 ;
  wire [3:0]\array_reg_reg[31][29] ;
  wire [3:0]\array_reg_reg[31][29]_0 ;
  wire \array_reg_reg[31][30] ;
  wire [3:0]\array_reg_reg[31][30]_0 ;
  wire [3:0]\array_reg_reg[31][30]_1 ;
  wire [1:0]\array_reg_reg[31][31] ;
  wire [2:0]\array_reg_reg[31][3] ;
  wire [2:0]\array_reg_reg[31][3]_0 ;
  wire [0:0]\array_reg_reg[31][3]_1 ;
  wire [0:0]\array_reg_reg[31][3]_2 ;
  wire [3:0]\array_reg_reg[31][3]_3 ;
  wire [3:0]\array_reg_reg[31][3]_4 ;
  wire [2:0]\array_reg_reg[31][3]_5 ;
  wire [2:0]\array_reg_reg[31][3]_6 ;
  wire [4:0]\array_reg_reg[31][6] ;
  wire [0:0]\array_reg_reg[31][7] ;
  wire [0:0]\array_reg_reg[31][7]_0 ;
  wire [3:0]\array_reg_reg[31][7]_1 ;
  wire [3:0]\array_reg_reg[31][7]_2 ;
  wire [3:0]\array_reg_reg[31][7]_3 ;
  wire [3:0]\array_reg_reg[31][7]_4 ;
  wire \array_reg_reg[31][8] ;
  wire \array_reg_reg[31][8]_i_6_n_0 ;
  wire \array_reg_reg[31][9]_i_6_n_0 ;
  wire [0:0]\array_reg_reg[3][0] ;
  wire \array_reg_reg[3][0]_0 ;
  wire \array_reg_reg[3][10] ;
  wire \array_reg_reg[3][11] ;
  wire \array_reg_reg[3][12] ;
  wire \array_reg_reg[3][12]_0 ;
  wire \array_reg_reg[3][13] ;
  wire \array_reg_reg[3][14] ;
  wire \array_reg_reg[3][15] ;
  wire \array_reg_reg[3][15]_0 ;
  wire \array_reg_reg[3][16] ;
  wire \array_reg_reg[3][16]_0 ;
  wire \array_reg_reg[3][17] ;
  wire \array_reg_reg[3][17]_0 ;
  wire \array_reg_reg[3][18] ;
  wire \array_reg_reg[3][18]_0 ;
  wire \array_reg_reg[3][19] ;
  wire \array_reg_reg[3][19]_0 ;
  wire \array_reg_reg[3][1] ;
  wire \array_reg_reg[3][20] ;
  wire \array_reg_reg[3][20]_0 ;
  wire \array_reg_reg[3][21] ;
  wire \array_reg_reg[3][21]_0 ;
  wire \array_reg_reg[3][22] ;
  wire \array_reg_reg[3][22]_0 ;
  wire \array_reg_reg[3][23] ;
  wire \array_reg_reg[3][23]_0 ;
  wire \array_reg_reg[3][24] ;
  wire \array_reg_reg[3][24]_0 ;
  wire \array_reg_reg[3][25] ;
  wire \array_reg_reg[3][25]_0 ;
  wire \array_reg_reg[3][26] ;
  wire \array_reg_reg[3][26]_0 ;
  wire \array_reg_reg[3][27] ;
  wire \array_reg_reg[3][27]_0 ;
  wire \array_reg_reg[3][28] ;
  wire \array_reg_reg[3][28]_0 ;
  wire \array_reg_reg[3][29] ;
  wire \array_reg_reg[3][29]_0 ;
  wire \array_reg_reg[3][2] ;
  wire \array_reg_reg[3][30] ;
  wire \array_reg_reg[3][30]_0 ;
  wire \array_reg_reg[3][31] ;
  wire \array_reg_reg[3][31]_0 ;
  wire \array_reg_reg[3][3] ;
  wire \array_reg_reg[3][4] ;
  wire \array_reg_reg[3][5] ;
  wire \array_reg_reg[3][5]_0 ;
  wire \array_reg_reg[3][6] ;
  wire \array_reg_reg[3][6]_0 ;
  wire \array_reg_reg[3][7] ;
  wire \array_reg_reg[3][7]_0 ;
  wire \array_reg_reg[3][8] ;
  wire \array_reg_reg[3][9] ;
  wire [0:0]\array_reg_reg[4][0] ;
  wire [0:0]\array_reg_reg[5][0] ;
  wire [0:0]\array_reg_reg[6][0] ;
  wire [0:0]\array_reg_reg[7][0] ;
  wire [0:0]\array_reg_reg[8][0] ;
  wire [0:0]\array_reg_reg[9][0] ;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [31:0]data2;
  wire [31:0]data3;
  wire \dmem/p_2_in ;
  wire dmem_reg_0_31_0_0_i_100_n_0;
  wire dmem_reg_0_31_0_0_i_108_n_0;
  wire dmem_reg_0_31_0_0_i_111_n_0;
  wire dmem_reg_0_31_0_0_i_112_n_0;
  wire dmem_reg_0_31_0_0_i_113_n_0;
  wire dmem_reg_0_31_0_0_i_114_n_0;
  wire dmem_reg_0_31_0_0_i_115_n_0;
  wire dmem_reg_0_31_0_0_i_116_n_0;
  wire dmem_reg_0_31_0_0_i_117_n_0;
  wire dmem_reg_0_31_0_0_i_118_n_0;
  wire dmem_reg_0_31_0_0_i_119_n_0;
  wire dmem_reg_0_31_0_0_i_122_n_0;
  wire dmem_reg_0_31_0_0_i_123_n_0;
  wire dmem_reg_0_31_0_0_i_124_n_0;
  wire dmem_reg_0_31_0_0_i_125_n_0;
  wire dmem_reg_0_31_0_0_i_127_n_0;
  wire dmem_reg_0_31_0_0_i_128_n_0;
  wire dmem_reg_0_31_0_0_i_129_n_0;
  wire dmem_reg_0_31_0_0_i_130_n_0;
  wire dmem_reg_0_31_0_0_i_131_n_0;
  wire dmem_reg_0_31_0_0_i_132_n_0;
  wire dmem_reg_0_31_0_0_i_133_n_0;
  wire dmem_reg_0_31_0_0_i_134_n_0;
  wire dmem_reg_0_31_0_0_i_135_n_0;
  wire dmem_reg_0_31_0_0_i_136_n_0;
  wire dmem_reg_0_31_0_0_i_137_n_0;
  wire dmem_reg_0_31_0_0_i_141_n_0;
  wire dmem_reg_0_31_0_0_i_142_n_0;
  wire dmem_reg_0_31_0_0_i_143_n_0;
  wire dmem_reg_0_31_0_0_i_144_n_0;
  wire dmem_reg_0_31_0_0_i_156_n_0;
  wire dmem_reg_0_31_0_0_i_157_n_0;
  wire dmem_reg_0_31_0_0_i_158_n_0;
  wire dmem_reg_0_31_0_0_i_159_n_0;
  wire dmem_reg_0_31_0_0_i_15_n_0;
  wire dmem_reg_0_31_0_0_i_161_n_0;
  wire dmem_reg_0_31_0_0_i_162_n_0;
  wire dmem_reg_0_31_0_0_i_163_n_0;
  wire dmem_reg_0_31_0_0_i_164_n_0;
  wire dmem_reg_0_31_0_0_i_16_n_0;
  wire dmem_reg_0_31_0_0_i_177_n_0;
  wire dmem_reg_0_31_0_0_i_178_n_0;
  wire dmem_reg_0_31_0_0_i_179_n_0;
  wire dmem_reg_0_31_0_0_i_17_n_0;
  wire dmem_reg_0_31_0_0_i_180_n_0;
  wire dmem_reg_0_31_0_0_i_181_n_0;
  wire dmem_reg_0_31_0_0_i_182_n_0;
  wire dmem_reg_0_31_0_0_i_184_n_0;
  wire dmem_reg_0_31_0_0_i_185_n_0;
  wire dmem_reg_0_31_0_0_i_186_n_0;
  wire dmem_reg_0_31_0_0_i_187_n_0;
  wire dmem_reg_0_31_0_0_i_188_n_0;
  wire dmem_reg_0_31_0_0_i_189_n_0;
  wire dmem_reg_0_31_0_0_i_18_n_0;
  wire dmem_reg_0_31_0_0_i_190_n_0;
  wire dmem_reg_0_31_0_0_i_191_n_0;
  wire dmem_reg_0_31_0_0_i_192_n_0;
  wire dmem_reg_0_31_0_0_i_193_n_0;
  wire dmem_reg_0_31_0_0_i_194_n_0;
  wire dmem_reg_0_31_0_0_i_195_n_0;
  wire dmem_reg_0_31_0_0_i_196_n_0;
  wire dmem_reg_0_31_0_0_i_197_n_0;
  wire dmem_reg_0_31_0_0_i_198_n_0;
  wire dmem_reg_0_31_0_0_i_199_n_0;
  wire dmem_reg_0_31_0_0_i_19_n_0;
  wire dmem_reg_0_31_0_0_i_200_n_0;
  wire dmem_reg_0_31_0_0_i_201_n_0;
  wire dmem_reg_0_31_0_0_i_204_n_0;
  wire dmem_reg_0_31_0_0_i_205_n_0;
  wire dmem_reg_0_31_0_0_i_20_n_0;
  wire dmem_reg_0_31_0_0_i_213_n_0;
  wire dmem_reg_0_31_0_0_i_214_n_0;
  wire dmem_reg_0_31_0_0_i_21_n_0;
  wire dmem_reg_0_31_0_0_i_222_n_0;
  wire dmem_reg_0_31_0_0_i_223_n_0;
  wire dmem_reg_0_31_0_0_i_224_n_0;
  wire dmem_reg_0_31_0_0_i_225_n_0;
  wire dmem_reg_0_31_0_0_i_228_n_0;
  wire dmem_reg_0_31_0_0_i_229_n_0;
  wire dmem_reg_0_31_0_0_i_22_n_0;
  wire dmem_reg_0_31_0_0_i_230_n_0;
  wire dmem_reg_0_31_0_0_i_232_n_0;
  wire dmem_reg_0_31_0_0_i_237_n_0;
  wire dmem_reg_0_31_0_0_i_238_n_0;
  wire dmem_reg_0_31_0_0_i_23_n_0;
  wire dmem_reg_0_31_0_0_i_244_n_0;
  wire dmem_reg_0_31_0_0_i_245_n_0;
  wire dmem_reg_0_31_0_0_i_24_n_0;
  wire dmem_reg_0_31_0_0_i_25_n_0;
  wire dmem_reg_0_31_0_0_i_26_n_0;
  wire dmem_reg_0_31_0_0_i_270_n_0;
  wire dmem_reg_0_31_0_0_i_271_n_0;
  wire dmem_reg_0_31_0_0_i_27_n_0;
  wire dmem_reg_0_31_0_0_i_28_n_0;
  wire dmem_reg_0_31_0_0_i_294_n_0;
  wire dmem_reg_0_31_0_0_i_29_n_0;
  wire dmem_reg_0_31_0_0_i_30_n_0;
  wire dmem_reg_0_31_0_0_i_312_n_0;
  wire dmem_reg_0_31_0_0_i_315_n_0;
  wire dmem_reg_0_31_0_0_i_316_n_0;
  wire dmem_reg_0_31_0_0_i_317_n_0;
  wire dmem_reg_0_31_0_0_i_318_n_0;
  wire dmem_reg_0_31_0_0_i_319_n_0;
  wire dmem_reg_0_31_0_0_i_31_n_0;
  wire dmem_reg_0_31_0_0_i_320_n_0;
  wire dmem_reg_0_31_0_0_i_321_n_0;
  wire dmem_reg_0_31_0_0_i_322_n_0;
  wire dmem_reg_0_31_0_0_i_329_n_0;
  wire dmem_reg_0_31_0_0_i_32_n_0;
  wire dmem_reg_0_31_0_0_i_33_n_0;
  wire dmem_reg_0_31_0_0_i_34_n_0;
  wire dmem_reg_0_31_0_0_i_35_n_0;
  wire dmem_reg_0_31_0_0_i_36_n_0;
  wire dmem_reg_0_31_0_0_i_47_n_0;
  wire dmem_reg_0_31_0_0_i_48_n_0;
  wire dmem_reg_0_31_0_0_i_49_n_0;
  wire dmem_reg_0_31_0_0_i_50_n_0;
  wire dmem_reg_0_31_0_0_i_51_n_0;
  wire dmem_reg_0_31_0_0_i_52_n_0;
  wire dmem_reg_0_31_0_0_i_53_n_0;
  wire dmem_reg_0_31_0_0_i_54_n_0;
  wire dmem_reg_0_31_0_0_i_55_n_0;
  wire dmem_reg_0_31_0_0_i_57_n_0;
  wire dmem_reg_0_31_0_0_i_59_n_0;
  wire dmem_reg_0_31_0_0_i_60_n_0;
  wire dmem_reg_0_31_0_0_i_61_n_0;
  wire dmem_reg_0_31_0_0_i_62_n_0;
  wire dmem_reg_0_31_0_0_i_63_n_0;
  wire dmem_reg_0_31_0_0_i_64_n_0;
  wire dmem_reg_0_31_0_0_i_65_n_0;
  wire dmem_reg_0_31_0_0_i_66_n_0;
  wire dmem_reg_0_31_0_0_i_68_n_0;
  wire dmem_reg_0_31_0_0_i_69_n_0;
  wire dmem_reg_0_31_0_0_i_70_n_0;
  wire dmem_reg_0_31_0_0_i_71_n_0;
  wire dmem_reg_0_31_0_0_i_72_n_0;
  wire dmem_reg_0_31_0_0_i_73_n_0;
  wire dmem_reg_0_31_0_0_i_74_n_0;
  wire dmem_reg_0_31_0_0_i_75_n_0;
  wire dmem_reg_0_31_0_0_i_76_n_0;
  wire dmem_reg_0_31_0_0_i_77_n_0;
  wire dmem_reg_0_31_0_0_i_78_n_0;
  wire dmem_reg_0_31_0_0_i_79_n_0;
  wire dmem_reg_0_31_0_0_i_80_n_0;
  wire dmem_reg_0_31_0_0_i_82_n_0;
  wire dmem_reg_0_31_0_0_i_83_n_0;
  wire dmem_reg_0_31_0_0_i_85_n_0;
  wire dmem_reg_0_31_0_0_i_86_n_0;
  wire dmem_reg_0_31_0_0_i_87_n_0;
  wire dmem_reg_0_31_0_0_i_88_n_0;
  wire dmem_reg_0_31_0_0_i_89_n_0;
  wire dmem_reg_0_31_0_0_i_90_n_0;
  wire dmem_reg_0_31_0_0_i_91_n_0;
  wire dmem_reg_0_31_0_0_i_92_n_0;
  wire dmem_reg_0_31_0_0_i_93_n_0;
  wire dmem_reg_0_31_0_0_i_94_n_0;
  wire dmem_reg_0_31_0_0_i_95_n_0;
  wire dmem_reg_0_31_0_0_i_96_n_0;
  wire p_0_in;
  wire [15:0]pc_OBUF;
  wire \pc_reg[10]_i_2_n_0 ;
  wire \pc_reg[11]_i_2_n_0 ;
  wire \pc_reg[12]_i_2_n_0 ;
  wire \pc_reg[13]_i_2_n_0 ;
  wire \pc_reg[14]_i_2_n_0 ;
  wire \pc_reg[15]_i_2_n_0 ;
  wire \pc_reg[16]_i_2_n_0 ;
  wire \pc_reg[17]_i_2_n_0 ;
  wire \pc_reg[18]_i_2_n_0 ;
  wire \pc_reg[19]_i_2_n_0 ;
  wire \pc_reg[1]_i_12_n_0 ;
  wire \pc_reg[1]_i_25_n_0 ;
  wire \pc_reg[1]_i_26_n_0 ;
  wire \pc_reg[1]_i_27_n_0 ;
  wire \pc_reg[1]_i_2_n_0 ;
  wire \pc_reg[1]_i_3_n_0 ;
  wire \pc_reg[1]_i_5_n_0 ;
  wire \pc_reg[20]_i_2_n_0 ;
  wire \pc_reg[21]_i_2_n_0 ;
  wire \pc_reg[22]_i_2_n_0 ;
  wire \pc_reg[23]_i_2_n_0 ;
  wire \pc_reg[24]_i_2_n_0 ;
  wire \pc_reg[25]_i_2_n_0 ;
  wire \pc_reg[26]_i_2_n_0 ;
  wire \pc_reg[27]_i_2_n_0 ;
  wire \pc_reg[28]_i_2_n_0 ;
  wire \pc_reg[29]_i_2_n_0 ;
  wire \pc_reg[2]_i_2_n_0 ;
  wire \pc_reg[30]_i_2_n_0 ;
  wire \pc_reg[31]_i_2_n_0 ;
  wire \pc_reg[31]_i_3_n_0 ;
  wire \pc_reg[3]_i_2_n_0 ;
  wire \pc_reg[4]_i_2_n_0 ;
  wire \pc_reg[5]_i_2_n_0 ;
  wire \pc_reg[6]_i_2_n_0 ;
  wire \pc_reg[7]_i_2_n_0 ;
  wire \pc_reg[8]_i_2_n_0 ;
  wire \pc_reg[9]_i_2_n_0 ;
  wire [3:0]\pc_reg_reg[11] ;
  wire [3:0]\pc_reg_reg[15] ;
  wire [3:0]\pc_reg_reg[19] ;
  wire [3:0]\pc_reg_reg[23] ;
  wire [3:0]\pc_reg_reg[27] ;
  wire [3:0]\pc_reg_reg[31] ;
  wire [3:0]\pc_reg_reg[3] ;
  wire [3:0]\pc_reg_reg[7] ;
  wire \sccpu/C ;
  wire \sccpu/Decoder_inst/RsC0 ;
  wire \sccpu/Decoder_inst/RtC0 ;
  wire \sccpu/Decoder_inst/immediate0 ;
  wire \sccpu/Decoder_inst/j_address0 ;
  wire \sccpu/Decoder_inst/shamt0 ;
  wire [31:0]\sccpu/EXT_5_out ;
  wire \sccpu/EXT_5_out0 ;
  wire [31:0]\sccpu/MUX_2_out ;
  wire [30:1]\sccpu/MUX_B_out ;
  wire \sccpu/N ;
  wire \sccpu/RF_write ;
  wire [4:0]\sccpu/RdC ;
  wire \sccpu/Z ;
  wire [4:0]\sccpu/alu_choose ;
  wire [25:0]\sccpu/j_address ;
  wire [15:0]\sccpu/p_1_in ;
  wire [4:0]\sccpu/shamt ;
  wire [31:0]spo;

  (* x_core_info = "dist_mem_gen_v8_0_10,Vivado 2016.2" *) 
  dist_mem_gen_0 IMEM_coe
       (.a(pc_OBUF[11:1]),
        .spo(spo));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__0_i_1
       (.I0(MUX_2_out0[6]),
        .I1(\sccpu/EXT_5_out [7]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_10
       (.I0(spo[4]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_11
       (.I0(spo[3]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_12
       (.I0(spo[2]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__0_i_2
       (.I0(MUX_2_out0[5]),
        .I1(\sccpu/EXT_5_out [6]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[7] [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__0_i_3
       (.I0(MUX_2_out0[4]),
        .I1(\sccpu/EXT_5_out [5]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[7] [1]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__0_i_4
       (.I0(MUX_2_out0[3]),
        .I1(\sccpu/EXT_5_out [4]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_5
       (.I0(\sccpu/p_1_in [5]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_6
       (.I0(\sccpu/p_1_in [4]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_7
       (.I0(\sccpu/p_1_in [3]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_8
       (.I0(\sccpu/p_1_in [2]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__0_i_9
       (.I0(spo[5]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [5]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__1_i_1
       (.I0(MUX_2_out0[10]),
        .I1(\sccpu/EXT_5_out [11]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_10
       (.I0(spo[8]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_11
       (.I0(spo[7]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_12
       (.I0(spo[6]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [6]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__1_i_2
       (.I0(MUX_2_out0[9]),
        .I1(\sccpu/EXT_5_out [10]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[11] [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__1_i_3
       (.I0(MUX_2_out0[8]),
        .I1(\sccpu/EXT_5_out [9]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[11] [1]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__1_i_4
       (.I0(MUX_2_out0[7]),
        .I1(\sccpu/EXT_5_out [8]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_5
       (.I0(\sccpu/p_1_in [9]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_6
       (.I0(\sccpu/p_1_in [8]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [10]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_7
       (.I0(\sccpu/p_1_in [7]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [9]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_8
       (.I0(\sccpu/p_1_in [6]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__1_i_9
       (.I0(spo[9]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [9]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__2_i_1
       (.I0(MUX_2_out0[14]),
        .I1(\sccpu/EXT_5_out [15]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_10
       (.I0(spo[12]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_11
       (.I0(spo[11]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [11]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_12
       (.I0(spo[10]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [10]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__2_i_2
       (.I0(MUX_2_out0[13]),
        .I1(\sccpu/EXT_5_out [14]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__2_i_3
       (.I0(MUX_2_out0[12]),
        .I1(\sccpu/EXT_5_out [13]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[15] [1]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__2_i_4
       (.I0(MUX_2_out0[11]),
        .I1(\sccpu/EXT_5_out [12]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_5
       (.I0(\sccpu/p_1_in [13]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_6
       (.I0(\sccpu/p_1_in [12]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_7
       (.I0(\sccpu/p_1_in [11]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_8
       (.I0(\sccpu/p_1_in [10]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [12]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__2_i_9
       (.I0(spo[13]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [13]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__3_i_1
       (.I0(MUX_2_out0[18]),
        .I1(\sccpu/EXT_5_out [19]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[19] [3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__3_i_10
       (.I0(spo[14]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [14]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__3_i_2
       (.I0(MUX_2_out0[17]),
        .I1(\sccpu/EXT_5_out [18]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[19] [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__3_i_3
       (.I0(MUX_2_out0[16]),
        .I1(\sccpu/EXT_5_out [17]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[19] [1]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__3_i_4
       (.I0(MUX_2_out0[15]),
        .I1(\sccpu/EXT_5_out [16]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[19] [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__3_i_5
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__3_i_6
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [18]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__3_i_7
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__3_i_8
       (.I0(\sccpu/p_1_in [14]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [16]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__3_i_9
       (.I0(spo[15]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [15]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__4_i_1
       (.I0(MUX_2_out0[22]),
        .I1(\sccpu/EXT_5_out [23]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[23] [3]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__4_i_2
       (.I0(MUX_2_out0[21]),
        .I1(\sccpu/EXT_5_out [22]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[23] [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__4_i_3
       (.I0(MUX_2_out0[20]),
        .I1(\sccpu/EXT_5_out [21]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[23] [1]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__4_i_4
       (.I0(MUX_2_out0[19]),
        .I1(\sccpu/EXT_5_out [20]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__4_i_5
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [23]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__4_i_6
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [22]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__4_i_7
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [21]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__4_i_8
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [20]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__5_i_1
       (.I0(MUX_2_out0[26]),
        .I1(\sccpu/EXT_5_out [27]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[27] [3]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__5_i_2
       (.I0(MUX_2_out0[25]),
        .I1(\sccpu/EXT_5_out [26]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[27] [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__5_i_3
       (.I0(MUX_2_out0[24]),
        .I1(\sccpu/EXT_5_out [25]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[27] [1]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__5_i_4
       (.I0(MUX_2_out0[23]),
        .I1(\sccpu/EXT_5_out [24]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[27] [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__5_i_5
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [27]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__5_i_6
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [26]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__5_i_7
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [25]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__5_i_8
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [24]));
  LUT5 #(
    .INIT(32'hAAA6A6AA)) 
    MUX_PC_out3_carry__6_i_1
       (.I0(MUX_2_out0[30]),
        .I1(\sccpu/EXT_5_out [31]),
        .I2(\pc_reg[31]_i_2_n_0 ),
        .I3(spo[26]),
        .I4(\sccpu/Z ),
        .O(\pc_reg_reg[31] [3]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__6_i_2
       (.I0(MUX_2_out0[29]),
        .I1(\sccpu/EXT_5_out [30]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[31] [2]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__6_i_3
       (.I0(MUX_2_out0[28]),
        .I1(\sccpu/EXT_5_out [29]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[31] [1]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry__6_i_4
       (.I0(MUX_2_out0[27]),
        .I1(\sccpu/EXT_5_out [28]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__6_i_5
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [31]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__6_i_6
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [30]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__6_i_7
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [29]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry__6_i_8
       (.I0(\sccpu/p_1_in [15]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [28]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry_i_1
       (.I0(MUX_2_out0[2]),
        .I1(\sccpu/EXT_5_out [3]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry_i_10
       (.I0(spo[1]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [1]));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    MUX_PC_out3_carry_i_100
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [5]),
        .O(MUX_PC_out3_carry_i_100_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    MUX_PC_out3_carry_i_11
       (.I0(spo[31]),
        .I1(spo[30]),
        .I2(spo[29]),
        .I3(spo[27]),
        .I4(spo[28]),
        .O(\sccpu/EXT_5_out0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MUX_PC_out3_carry_i_12
       (.I0(DMEM_addr_in[25]),
        .I1(DMEM_addr_in[17]),
        .I2(DMEM_addr_in[24]),
        .I3(\sccpu/C ),
        .I4(DMEM_addr_in[18]),
        .I5(MUX_PC_out3_carry_i_20_n_0),
        .O(MUX_PC_out3_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    MUX_PC_out3_carry_i_13
       (.I0(DMEM_addr_in[16]),
        .I1(\array_reg_reg[31][6] [0]),
        .I2(\array_reg[31][15]_i_3_n_0 ),
        .I3(DMEM_addr_in[11]),
        .I4(MUX_PC_out3_carry_i_21_n_0),
        .I5(MUX_PC_out3_carry_i_22_n_0),
        .O(MUX_PC_out3_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    MUX_PC_out3_carry_i_14
       (.I0(DMEM_addr_in[8]),
        .I1(DMEM_addr_in[23]),
        .I2(DMEM_addr_in[7]),
        .I3(DMEM_addr_in[22]),
        .O(MUX_PC_out3_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    MUX_PC_out3_carry_i_15
       (.I0(DMEM_addr_in[10]),
        .I1(DMEM_addr_in[13]),
        .I2(\array_reg_reg[31][6] [4]),
        .I3(DMEM_addr_in[28]),
        .O(MUX_PC_out3_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    MUX_PC_out3_carry_i_16
       (.I0(\array_reg_reg[31][6] [1]),
        .I1(\array_reg_reg[31][6] [3]),
        .I2(DMEM_addr_in[1]),
        .I3(DMEM_addr_in[12]),
        .O(MUX_PC_out3_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MUX_PC_out3_carry_i_17
       (.I0(DMEM_addr_in[20]),
        .I1(DMEM_addr_in[19]),
        .I2(DMEM_addr_in[29]),
        .I3(\sccpu/N ),
        .I4(DMEM_addr_in[30]),
        .I5(DMEM_addr_in[0]),
        .O(MUX_PC_out3_carry_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry_i_18
       (.I0(spo[0]),
        .I1(\sccpu/Decoder_inst/immediate0 ),
        .O(\sccpu/p_1_in [0]));
  LUT6 #(
    .INIT(64'h02020E0203030202)) 
    MUX_PC_out3_carry_i_19
       (.I0(spo[29]),
        .I1(spo[31]),
        .I2(spo[30]),
        .I3(spo[26]),
        .I4(spo[28]),
        .I5(spo[27]),
        .O(\sccpu/Decoder_inst/immediate0 ));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry_i_2
       (.I0(MUX_2_out0[1]),
        .I1(\sccpu/EXT_5_out [2]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[3] [2]));
  LUT6 #(
    .INIT(64'hCFCFCFCFAFAFAFAA)) 
    MUX_PC_out3_carry_i_20
       (.I0(MUX_PC_out3_carry_i_23_n_0),
        .I1(\array_reg[31][21]_i_5_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_28_n_0),
        .I3(MUX_PC_out3_carry_i_24_n_0),
        .I4(MUX_PC_out3_carry_i_25_n_0),
        .I5(dmem_reg_0_31_0_0_i_47_n_0),
        .O(MUX_PC_out3_carry_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFACCCCFFFA)) 
    MUX_PC_out3_carry_i_21
       (.I0(MUX_PC_out3_carry_i_26_n_0),
        .I1(\array_reg[31][26]_i_5_n_0 ),
        .I2(MUX_PC_out3_carry_i_27_n_0),
        .I3(MUX_PC_out3_carry_i_28_n_0),
        .I4(dmem_reg_0_31_0_0_i_47_n_0),
        .I5(\array_reg[31][14]_i_5_n_0 ),
        .O(MUX_PC_out3_carry_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAEEFE)) 
    MUX_PC_out3_carry_i_22
       (.I0(DMEM_addr_in[27]),
        .I1(\array_reg[31][9]_i_7_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_16_n_0),
        .I3(\array_reg_reg[31][9]_i_6_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_47_n_0),
        .I5(\array_reg[31][9]_i_5_n_0 ),
        .O(MUX_PC_out3_carry_i_22_n_0));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAAAEEE)) 
    MUX_PC_out3_carry_i_23
       (.I0(MUX_PC_out3_carry_i_30_n_0),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(\array_reg[31][21]_i_20_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(MUX_PC_out3_carry_i_31_n_0),
        .I5(MUX_PC_out3_carry_i_32_n_0),
        .O(MUX_PC_out3_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    MUX_PC_out3_carry_i_24
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(MUX_PC_out3_carry_i_33_n_0),
        .I2(MUX_A_out[0]),
        .I3(MUX_PC_out3_carry_i_34_n_0),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(dmem_reg_0_31_0_0_i_27_n_0),
        .O(MUX_PC_out3_carry_i_24_n_0));
  LUT5 #(
    .INIT(32'h01550101)) 
    MUX_PC_out3_carry_i_25
       (.I0(dmem_reg_0_31_0_0_i_18_n_0),
        .I1(dmem_reg_0_31_0_0_i_51_n_0),
        .I2(dmem_reg_0_31_0_0_i_77_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .I4(dmem_reg_0_31_0_0_i_76_n_0),
        .O(MUX_PC_out3_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0B0BFBFBFB0)) 
    MUX_PC_out3_carry_i_26
       (.I0(MUX_PC_out3_carry_i_35_n_0),
        .I1(MUX_PC_out3_carry_i_36_n_0),
        .I2(dmem_reg_0_31_0_0_i_16_n_0),
        .I3(MUX_PC_out3_carry_i_37_n_0),
        .I4(MUX_PC_out3_carry_i_38_n_0),
        .I5(\array_reg[31][26]_i_16_n_0 ),
        .O(MUX_PC_out3_carry_i_26_n_0));
  LUT6 #(
    .INIT(64'h0001110155555555)) 
    MUX_PC_out3_carry_i_27
       (.I0(dmem_reg_0_31_0_0_i_18_n_0),
        .I1(dmem_reg_0_31_0_0_i_51_n_0),
        .I2(\array_reg[31][30]_i_15_n_0 ),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_91_n_0),
        .I5(MUX_PC_out3_carry_i_39_n_0),
        .O(MUX_PC_out3_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    MUX_PC_out3_carry_i_28
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(MUX_PC_out3_carry_i_40_n_0),
        .I2(MUX_A_out[0]),
        .I3(MUX_PC_out3_carry_i_41_n_0),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(\array_reg[31][14]_i_11_n_0 ),
        .O(MUX_PC_out3_carry_i_28_n_0));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB8B8)) 
    MUX_PC_out3_carry_i_29
       (.I0(\array_reg[31][27]_i_7_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][27]_i_6_n_0 ),
        .I3(\array_reg[31][27]_i_12_n_0 ),
        .I4(MUX_PC_out3_carry_i_42_n_0),
        .I5(MUX_PC_out3_carry_i_43_n_0),
        .O(DMEM_addr_in[27]));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry_i_3
       (.I0(MUX_2_out0[0]),
        .I1(\sccpu/EXT_5_out [1]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[3] [1]));
  LUT6 #(
    .INIT(64'h00000000AAAAEFEA)) 
    MUX_PC_out3_carry_i_30
       (.I0(\array_reg[31][21]_i_8_n_0 ),
        .I1(MUX_PC_out3_carry_i_44_n_0),
        .I2(MUX_A_out[3]),
        .I3(\array_reg[31][21]_i_15_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(\array_reg[31][21]_i_6_n_0 ),
        .O(MUX_PC_out3_carry_i_30_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    MUX_PC_out3_carry_i_31
       (.I0(MUX_A_out[0]),
        .I1(\array_reg[31][22]_i_17_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][22]_i_16_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(MUX_PC_out3_carry_i_45_n_0),
        .O(MUX_PC_out3_carry_i_31_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    MUX_PC_out3_carry_i_32
       (.I0(MUX_PC_out3_carry_i_46_n_0),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][21]_i_38_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][21]_i_37_n_0 ),
        .I5(MUX_A_out[0]),
        .O(MUX_PC_out3_carry_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    MUX_PC_out3_carry_i_33
       (.I0(MUX_PC_out3_carry_i_47_n_0),
        .I1(MUX_PC_out3_carry_i_48_n_0),
        .I2(MUX_A_out[1]),
        .I3(MUX_PC_out3_carry_i_49_n_0),
        .I4(MUX_A_out[2]),
        .I5(MUX_PC_out3_carry_i_50_n_0),
        .O(MUX_PC_out3_carry_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    MUX_PC_out3_carry_i_34
       (.I0(MUX_PC_out3_carry_i_51_n_0),
        .I1(MUX_PC_out3_carry_i_52_n_0),
        .I2(MUX_A_out[1]),
        .I3(MUX_PC_out3_carry_i_53_n_0),
        .I4(MUX_A_out[2]),
        .I5(MUX_PC_out3_carry_i_54_n_0),
        .O(MUX_PC_out3_carry_i_34_n_0));
  LUT6 #(
    .INIT(64'h00004700FF004700)) 
    MUX_PC_out3_carry_i_35
       (.I0(\array_reg[31][26]_i_17_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][26]_i_18_n_0 ),
        .I3(\array_reg[31][31]_i_42_n_0 ),
        .I4(MUX_A_out[0]),
        .I5(\array_reg[31][27]_i_26_n_0 ),
        .O(MUX_PC_out3_carry_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    MUX_PC_out3_carry_i_36
       (.I0(dmem_reg_0_31_0_0_i_18_n_0),
        .I1(MUX_PC_out3_carry_i_55_n_0),
        .I2(MUX_A_out[1]),
        .I3(MUX_PC_out3_carry_i_56_n_0),
        .I4(MUX_A_out[0]),
        .I5(\array_reg_reg[31][27]_i_13_n_0 ),
        .O(MUX_PC_out3_carry_i_36_n_0));
  LUT5 #(
    .INIT(32'hFFFF0D08)) 
    MUX_PC_out3_carry_i_37
       (.I0(MUX_A_out[3]),
        .I1(MUX_PC_out3_carry_i_57_n_0),
        .I2(dmem_reg_0_31_0_0_i_51_n_0),
        .I3(MUX_PC_out3_carry_i_58_n_0),
        .I4(\array_reg[31][26]_i_14_n_0 ),
        .O(MUX_PC_out3_carry_i_37_n_0));
  LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
    MUX_PC_out3_carry_i_38
       (.I0(\array_reg[31][31]_i_46_n_0 ),
        .I1(\array_reg[31][30]_i_27_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_184_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_108_n_0),
        .O(MUX_PC_out3_carry_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    MUX_PC_out3_carry_i_39
       (.I0(dmem_reg_0_31_0_0_i_49_n_0),
        .I1(\array_reg[31][14]_i_12_n_0 ),
        .O(MUX_PC_out3_carry_i_39_n_0));
  LUT5 #(
    .INIT(32'hAAAAA66A)) 
    MUX_PC_out3_carry_i_4
       (.I0(pc_OBUF[0]),
        .I1(\sccpu/EXT_5_out [0]),
        .I2(\sccpu/Z ),
        .I3(spo[26]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .O(\pc_reg_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    MUX_PC_out3_carry_i_40
       (.I0(\array_reg[31][15]_i_22_n_0 ),
        .I1(\array_reg[31][15]_i_23_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][14]_i_15_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(MUX_PC_out3_carry_i_59_n_0),
        .O(MUX_PC_out3_carry_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    MUX_PC_out3_carry_i_41
       (.I0(\array_reg[31][21]_i_40_n_0 ),
        .I1(\array_reg[31][17]_i_17_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][19]_i_21_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(MUX_PC_out3_carry_i_60_n_0),
        .O(MUX_PC_out3_carry_i_41_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    MUX_PC_out3_carry_i_42
       (.I0(\array_reg[31][31]_i_46_n_0 ),
        .I1(\array_reg[31][31]_i_55_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][31]_i_53_n_0 ),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_156_n_0),
        .O(MUX_PC_out3_carry_i_42_n_0));
  LUT6 #(
    .INIT(64'hBBBABBBBABAAABAB)) 
    MUX_PC_out3_carry_i_43
       (.I0(\array_reg[31][27]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_51_n_0),
        .I2(MUX_A_out[3]),
        .I3(MUX_PC_out3_carry_i_61_n_0),
        .I4(MUX_PC_out3_carry_i_62_n_0),
        .I5(MUX_PC_out3_carry_i_63_n_0),
        .O(MUX_PC_out3_carry_i_43_n_0));
  LUT6 #(
    .INIT(64'h3F3F505F3030505F)) 
    MUX_PC_out3_carry_i_44
       (.I0(\array_reg[31][31]_i_56_n_0 ),
        .I1(\array_reg[31][21]_i_29_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][21]_i_30_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(MUX_PC_out3_carry_i_64_n_0),
        .O(MUX_PC_out3_carry_i_44_n_0));
  LUT6 #(
    .INIT(64'hFB08FB0BFB08F808)) 
    MUX_PC_out3_carry_i_45
       (.I0(MUX_PC_out3_carry_i_65_n_0),
        .I1(MUX_A_out[2]),
        .I2(MUX_A_out[3]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(MUX_A_out[4]),
        .I5(MUX_PC_out3_carry_i_66_n_0),
        .O(MUX_PC_out3_carry_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    MUX_PC_out3_carry_i_46
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_PC_out3_carry_i_67_n_0),
        .I2(MUX_A_out[2]),
        .I3(MUX_PC_out3_carry_i_68_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_185_n_0),
        .O(MUX_PC_out3_carry_i_46_n_0));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    MUX_PC_out3_carry_i_47
       (.I0(dmem_reg_0_31_0_0_i_157_n_0),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [10]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(MUX_PC_out3_carry_i_69_n_0),
        .I5(MUX_PC_out3_carry_i_70_n_0),
        .O(MUX_PC_out3_carry_i_47_n_0));
  LUT6 #(
    .INIT(64'h0E000E000EFF0E00)) 
    MUX_PC_out3_carry_i_48
       (.I0(MUX_PC_out3_carry_i_69_n_0),
        .I1(MUX_PC_out3_carry_i_71_n_0),
        .I2(MUX_PC_out3_carry_i_72_n_0),
        .I3(MUX_A_out[3]),
        .I4(MUX_PC_out3_carry_i_73_n_0),
        .I5(MUX_PC_out3_carry_i_74_n_0),
        .O(MUX_PC_out3_carry_i_48_n_0));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    MUX_PC_out3_carry_i_49
       (.I0(dmem_reg_0_31_0_0_i_122_n_0),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [8]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(MUX_PC_out3_carry_i_69_n_0),
        .I5(MUX_PC_out3_carry_i_75_n_0),
        .O(MUX_PC_out3_carry_i_49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry_i_5
       (.I0(\sccpu/p_1_in [1]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [3]));
  LUT6 #(
    .INIT(64'h0200020F02000200)) 
    MUX_PC_out3_carry_i_50
       (.I0(MUX_PC_out3_carry_i_76_n_0),
        .I1(MUX_PC_out3_carry_i_77_n_0),
        .I2(MUX_PC_out3_carry_i_78_n_0),
        .I3(MUX_A_out[3]),
        .I4(MUX_PC_out3_carry_i_79_n_0),
        .I5(MUX_PC_out3_carry_i_80_n_0),
        .O(MUX_PC_out3_carry_i_50_n_0));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    MUX_PC_out3_carry_i_51
       (.I0(dmem_reg_0_31_0_0_i_163_n_0),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [11]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(MUX_PC_out3_carry_i_69_n_0),
        .I5(MUX_PC_out3_carry_i_81_n_0),
        .O(MUX_PC_out3_carry_i_51_n_0));
  LUT6 #(
    .INIT(64'h2200220F22002200)) 
    MUX_PC_out3_carry_i_52
       (.I0(MUX_PC_out3_carry_i_82_n_0),
        .I1(MUX_PC_out3_carry_i_83_n_0),
        .I2(MUX_PC_out3_carry_i_78_n_0),
        .I3(MUX_A_out[3]),
        .I4(MUX_PC_out3_carry_i_84_n_0),
        .I5(MUX_PC_out3_carry_i_85_n_0),
        .O(MUX_PC_out3_carry_i_52_n_0));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    MUX_PC_out3_carry_i_53
       (.I0(dmem_reg_0_31_0_0_i_111_n_0),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [9]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(MUX_PC_out3_carry_i_69_n_0),
        .I5(MUX_PC_out3_carry_i_86_n_0),
        .O(MUX_PC_out3_carry_i_53_n_0));
  LUT6 #(
    .INIT(64'h0E000E000EFF0E00)) 
    MUX_PC_out3_carry_i_54
       (.I0(MUX_PC_out3_carry_i_87_n_0),
        .I1(MUX_PC_out3_carry_i_69_n_0),
        .I2(MUX_PC_out3_carry_i_88_n_0),
        .I3(MUX_A_out[3]),
        .I4(MUX_PC_out3_carry_i_89_n_0),
        .I5(MUX_PC_out3_carry_i_90_n_0),
        .O(MUX_PC_out3_carry_i_54_n_0));
  LUT6 #(
    .INIT(64'hFF00EF4FFF00E040)) 
    MUX_PC_out3_carry_i_55
       (.I0(MUX_A_out[4]),
        .I1(MUX_PC_out3_carry_i_91_n_0),
        .I2(MUX_A_out[2]),
        .I3(\array_reg_reg[31][30] ),
        .I4(MUX_A_out[3]),
        .I5(MUX_PC_out3_carry_i_92_n_0),
        .O(MUX_PC_out3_carry_i_55_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF01FF00FE)) 
    MUX_PC_out3_carry_i_56
       (.I0(MUX_A_out[2]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(\array_reg[31][27]_i_43_n_0 ),
        .I5(\array_reg_reg[27][17] ),
        .O(MUX_PC_out3_carry_i_56_n_0));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    MUX_PC_out3_carry_i_57
       (.I0(\array_reg[31][28]_i_28_n_0 ),
        .I1(MUX_PC_out3_carry_i_93_n_0),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][30]_i_41_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(MUX_PC_out3_carry_i_94_n_0),
        .O(MUX_PC_out3_carry_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    MUX_PC_out3_carry_i_58
       (.I0(\array_reg[31][30]_i_42_n_0 ),
        .I1(\array_reg[31][28]_i_29_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][30]_i_40_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][28]_i_30_n_0 ),
        .O(MUX_PC_out3_carry_i_58_n_0));
  LUT6 #(
    .INIT(64'h88888888B8B8B8BB)) 
    MUX_PC_out3_carry_i_59
       (.I0(\array_reg[31][7]_i_14_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_PC_out3_carry_i_69_n_0),
        .I3(\sccpu/MUX_B_out [14]),
        .I4(dmem_reg_0_31_0_0_i_136_n_0),
        .I5(MUX_PC_out3_carry_i_72_n_0),
        .O(MUX_PC_out3_carry_i_59_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    MUX_PC_out3_carry_i_6
       (.I0(MUX_PC_out3_carry_i_12_n_0),
        .I1(MUX_PC_out3_carry_i_13_n_0),
        .I2(MUX_PC_out3_carry_i_14_n_0),
        .I3(MUX_PC_out3_carry_i_15_n_0),
        .I4(MUX_PC_out3_carry_i_16_n_0),
        .I5(MUX_PC_out3_carry_i_17_n_0),
        .O(\sccpu/Z ));
  LUT6 #(
    .INIT(64'h888888BB88B888BB)) 
    MUX_PC_out3_carry_i_60
       (.I0(\array_reg[31][15]_i_24_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(dmem_reg_0_31_0_0_i_63_n_0),
        .I3(MUX_PC_out3_carry_i_95_n_0),
        .I4(\array_reg_reg[31][31] [1]),
        .I5(MUX_A_out[4]),
        .O(MUX_PC_out3_carry_i_60_n_0));
  LUT5 #(
    .INIT(32'h00104454)) 
    MUX_PC_out3_carry_i_61
       (.I0(MUX_A_out[2]),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][31]_i_49_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(\array_reg[31][29]_i_35_n_0 ),
        .O(MUX_PC_out3_carry_i_61_n_0));
  LUT4 #(
    .INIT(16'h7F75)) 
    MUX_PC_out3_carry_i_62
       (.I0(MUX_A_out[2]),
        .I1(\array_reg[31][21]_i_34_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(MUX_PC_out3_carry_i_96_n_0),
        .O(MUX_PC_out3_carry_i_62_n_0));
  LUT6 #(
    .INIT(64'h0F000FFFAACCAACC)) 
    MUX_PC_out3_carry_i_63
       (.I0(\array_reg[31][21]_i_31_n_0 ),
        .I1(\array_reg[31][21]_i_33_n_0 ),
        .I2(\array_reg[31][21]_i_30_n_0 ),
        .I3(MUX_A_out[1]),
        .I4(\array_reg[31][21]_i_32_n_0 ),
        .I5(MUX_A_out[2]),
        .O(MUX_PC_out3_carry_i_63_n_0));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    MUX_PC_out3_carry_i_64
       (.I0(\sccpu/MUX_B_out [10]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [11]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(MUX_PC_out3_carry_i_64_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCC8D)) 
    MUX_PC_out3_carry_i_65
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(\array_reg[31][27]_i_43_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(MUX_PC_out3_carry_i_65_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAB8)) 
    MUX_PC_out3_carry_i_66
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(dmem_reg_0_31_0_0_i_136_n_0),
        .I2(\sccpu/MUX_B_out [24]),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(MUX_PC_out3_carry_i_66_n_0));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    MUX_PC_out3_carry_i_67
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(\array_reg[31][17]_i_19_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(MUX_PC_out3_carry_i_67_n_0));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    MUX_PC_out3_carry_i_68
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(\array_reg[31][27]_i_42_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(MUX_PC_out3_carry_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    MUX_PC_out3_carry_i_69
       (.I0(dmem_reg_0_31_0_0_i_141_n_0),
        .I1(dmem_reg_0_31_0_0_i_214_n_0),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(MUX_A_out[4]),
        .I4(\array_reg_reg[31][31] [1]),
        .I5(dmem_reg_0_31_0_0_i_136_n_0),
        .O(MUX_PC_out3_carry_i_69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MUX_PC_out3_carry_i_7
       (.I0(\sccpu/p_1_in [0]),
        .I1(\sccpu/EXT_5_out0 ),
        .O(\sccpu/EXT_5_out [2]));
  LUT6 #(
    .INIT(64'hAAAAAAA0AAAAAAAC)) 
    MUX_PC_out3_carry_i_70
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\array_reg[31][18]_i_20_n_0 ),
        .O(MUX_PC_out3_carry_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h1)) 
    MUX_PC_out3_carry_i_71
       (.I0(\sccpu/MUX_B_out [14]),
        .I1(dmem_reg_0_31_0_0_i_136_n_0),
        .O(MUX_PC_out3_carry_i_71_n_0));
  LUT6 #(
    .INIT(64'hAAA8AAABAAA8AAA8)) 
    MUX_PC_out3_carry_i_72
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(dmem_reg_0_31_0_0_i_137_n_0),
        .I2(dmem_reg_0_31_0_0_i_214_n_0),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(\array_reg[31][27]_i_44_n_0 ),
        .I5(MUX_A_out[4]),
        .O(MUX_PC_out3_carry_i_72_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    MUX_PC_out3_carry_i_73
       (.I0(MUX_A_out[4]),
        .I1(\array_reg[31][22]_i_22_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_141_n_0),
        .I3(\array_reg_reg[27][15] ),
        .I4(\array_reg_reg[27][20] ),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(MUX_PC_out3_carry_i_73_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA03)) 
    MUX_PC_out3_carry_i_74
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_PC_out3_carry_i_97_n_0),
        .I2(MUX_A_out[4]),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(MUX_PC_out3_carry_i_74_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA0AAAAAAAC)) 
    MUX_PC_out3_carry_i_75
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\array_reg[31][15]_i_39_n_0 ),
        .O(MUX_PC_out3_carry_i_75_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MUX_PC_out3_carry_i_76
       (.I0(dmem_reg_0_31_0_0_i_223_n_0),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(MUX_PC_out3_carry_i_98_n_0),
        .O(MUX_PC_out3_carry_i_76_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    MUX_PC_out3_carry_i_77
       (.I0(\array_reg[31][27]_i_43_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_141_n_0),
        .I2(\array_reg_reg[27][15] ),
        .I3(\array_reg_reg[27][20] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(MUX_A_out[4]),
        .O(MUX_PC_out3_carry_i_77_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    MUX_PC_out3_carry_i_78
       (.I0(dmem_reg_0_31_0_0_i_137_n_0),
        .I1(\array_reg_reg[19][27] ),
        .I2(\array_reg_reg[27][12] ),
        .I3(\array_reg_reg[27][15] ),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\array_reg_reg[31][31] [1]),
        .O(MUX_PC_out3_carry_i_78_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    MUX_PC_out3_carry_i_79
       (.I0(dmem_reg_0_31_0_0_i_238_n_0),
        .I1(dmem_reg_0_31_0_0_i_141_n_0),
        .I2(\array_reg_reg[27][15] ),
        .I3(\array_reg_reg[27][20] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(MUX_A_out[4]),
        .O(MUX_PC_out3_carry_i_79_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    MUX_PC_out3_carry_i_8
       (.I0(1'b0),
        .I1(\sccpu/EXT_5_out0 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\sccpu/EXT_5_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MUX_PC_out3_carry_i_80
       (.I0(dmem_reg_0_31_0_0_i_223_n_0),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(dmem_reg_0_31_0_0_i_237_n_0),
        .O(MUX_PC_out3_carry_i_80_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA0AAAAAAAC)) 
    MUX_PC_out3_carry_i_81
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\array_reg[31][27]_i_41_n_0 ),
        .O(MUX_PC_out3_carry_i_81_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    MUX_PC_out3_carry_i_82
       (.I0(dmem_reg_0_31_0_0_i_141_n_0),
        .I1(\array_reg_reg[27][15] ),
        .I2(\array_reg_reg[27][20] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_136_n_0),
        .I5(\array_reg_reg[31][31] [1]),
        .O(MUX_PC_out3_carry_i_82_n_0));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0A0A3)) 
    MUX_PC_out3_carry_i_83
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_PC_out3_carry_i_99_n_0),
        .I2(MUX_A_out[4]),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(MUX_PC_out3_carry_i_83_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    MUX_PC_out3_carry_i_84
       (.I0(dmem_reg_0_31_0_0_i_224_n_0),
        .I1(dmem_reg_0_31_0_0_i_141_n_0),
        .I2(\array_reg_reg[27][15] ),
        .I3(\array_reg_reg[27][20] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(MUX_A_out[4]),
        .O(MUX_PC_out3_carry_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MUX_PC_out3_carry_i_85
       (.I0(dmem_reg_0_31_0_0_i_223_n_0),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(dmem_reg_0_31_0_0_i_222_n_0),
        .O(MUX_PC_out3_carry_i_85_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA0AAAAAAAC)) 
    MUX_PC_out3_carry_i_86
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\array_reg[31][17]_i_19_n_0 ),
        .O(MUX_PC_out3_carry_i_86_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    MUX_PC_out3_carry_i_87
       (.I0(\sccpu/MUX_B_out [13]),
        .I1(dmem_reg_0_31_0_0_i_136_n_0),
        .O(MUX_PC_out3_carry_i_87_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA0AAAAAAAC)) 
    MUX_PC_out3_carry_i_88
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_A_out[4]),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\array_reg[31][27]_i_42_n_0 ),
        .O(MUX_PC_out3_carry_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    MUX_PC_out3_carry_i_89
       (.I0(MUX_A_out[4]),
        .I1(dmem_reg_0_31_0_0_i_315_n_0),
        .I2(dmem_reg_0_31_0_0_i_141_n_0),
        .I3(\array_reg_reg[27][15] ),
        .I4(\array_reg_reg[27][20] ),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(MUX_PC_out3_carry_i_89_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    MUX_PC_out3_carry_i_9
       (.I0(1'b0),
        .I1(\sccpu/EXT_5_out0 ),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(\sccpu/EXT_5_out [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA03)) 
    MUX_PC_out3_carry_i_90
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_PC_out3_carry_i_100_n_0),
        .I2(MUX_A_out[4]),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(MUX_PC_out3_carry_i_90_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    MUX_PC_out3_carry_i_91
       (.I0(\array_reg_reg[31][30] ),
        .I1(dmem_reg_0_31_0_0_i_141_n_0),
        .I2(\array_reg_reg[27][15] ),
        .I3(\array_reg_reg[27][20] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(\array_reg[31][27]_i_44_n_0 ),
        .O(MUX_PC_out3_carry_i_91_n_0));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    MUX_PC_out3_carry_i_92
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(\array_reg[31][18]_i_20_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(MUX_PC_out3_carry_i_92_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    MUX_PC_out3_carry_i_93
       (.I0(\sccpu/MUX_B_out [13]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [14]),
        .O(MUX_PC_out3_carry_i_93_n_0));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    MUX_PC_out3_carry_i_94
       (.I0(\sccpu/MUX_B_out [17]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [18]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(MUX_PC_out3_carry_i_94_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    MUX_PC_out3_carry_i_95
       (.I0(dmem_reg_0_31_0_0_i_141_n_0),
        .I1(dmem_reg_0_31_0_0_i_214_n_0),
        .I2(dmem_reg_0_31_0_0_i_137_n_0),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [15]),
        .I5(dmem_reg_0_31_0_0_i_136_n_0),
        .O(MUX_PC_out3_carry_i_95_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    MUX_PC_out3_carry_i_96
       (.I0(\sccpu/MUX_B_out [22]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [23]),
        .O(MUX_PC_out3_carry_i_96_n_0));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    MUX_PC_out3_carry_i_97
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [6]),
        .O(MUX_PC_out3_carry_i_97_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    MUX_PC_out3_carry_i_98
       (.I0(\sccpu/MUX_B_out [12]),
        .I1(MUX_A_out[31]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[30]),
        .O(MUX_PC_out3_carry_i_98_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    MUX_PC_out3_carry_i_99
       (.I0(MUX_A_out[31]),
        .I1(MUX_A_out[29]),
        .I2(MUX_A_out[30]),
        .I3(\sccpu/MUX_B_out [15]),
        .O(MUX_PC_out3_carry_i_99_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \array_reg[10][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[10][0] ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \array_reg[11][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[11][0] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \array_reg[12][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[12][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \array_reg[13][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[13][0] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \array_reg[14][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[14][0] ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \array_reg[15][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[15][0] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \array_reg[16][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[16][0] ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \array_reg[17][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[17][0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \array_reg[18][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[18][0] ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \array_reg[19][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[19][0] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \array_reg[1][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \array_reg[20][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[20][0] ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \array_reg[21][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[21][0] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \array_reg[22][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[22][0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \array_reg[23][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[23][0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \array_reg[24][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[24][0] ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \array_reg[25][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[25][0] ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \array_reg[26][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[26][0] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \array_reg[27][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[27][0] ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \array_reg[28][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[28][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \array_reg[29][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[29][0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \array_reg[2][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[2][0] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \array_reg[30][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[30][0] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][0]_i_1 
       (.I0(\sccpu/MUX_2_out [0]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \array_reg[31][0]_i_10 
       (.I0(\pc_reg[1]_i_12_n_0 ),
        .I1(spo[3]),
        .I2(\sccpu/N ),
        .I3(spo[5]),
        .I4(spo[1]),
        .I5(\array_reg[31][31]_i_38_n_0 ),
        .O(\array_reg[31][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h55000C0055000000)) 
    \array_reg[31][0]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_193_n_0),
        .I1(\array_reg[31][0]_i_20_n_0 ),
        .I2(spo[26]),
        .I3(\sccpu/C ),
        .I4(spo[29]),
        .I5(spo[3]),
        .O(\array_reg[31][0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \array_reg[31][0]_i_12 
       (.I0(spo[29]),
        .I1(\sccpu/C ),
        .I2(spo[26]),
        .O(\array_reg[31][0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAAAAAAB)) 
    \array_reg[31][0]_i_13 
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(\array_reg[31][0]_i_21_n_0 ),
        .I2(\array_reg[31][0]_i_22_n_0 ),
        .I3(MUX_A_out[5]),
        .I4(dmem_reg_0_31_0_0_i_60_n_0),
        .I5(\array_reg[31][0]_i_23_n_0 ),
        .O(\array_reg[31][0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][0]_i_14 
       (.I0(dmem_reg_0_31_0_0_i_55_n_0),
        .I1(\array_reg[31][1]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_59_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][0]_i_24_n_0 ),
        .O(\array_reg[31][0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][0]_i_15 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][0]_i_25_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][1]_i_14_n_0 ),
        .O(\array_reg[31][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF0047004700)) 
    \array_reg[31][0]_i_16 
       (.I0(data0[0]),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(\array_reg[31][0]_i_26_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(\array_reg[31][0]_i_27_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_68_n_0),
        .O(\array_reg[31][0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \array_reg[31][0]_i_17 
       (.I0(dmem_reg_0_31_0_0_i_52_n_0),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(MUX_A_out[5]),
        .I3(\array_reg[31][0]_i_22_n_0 ),
        .O(\array_reg[31][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \array_reg[31][0]_i_18 
       (.I0(MUX_A_out[5]),
        .I1(\array_reg[31][0]_i_28_n_0 ),
        .I2(MUX_A_out[3]),
        .I3(\array_reg[31][0]_i_29_n_0 ),
        .I4(MUX_A_out[4]),
        .I5(\array_reg[31][16]_i_13_n_0 ),
        .O(\array_reg[31][0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h02A2A2A202A20202)) 
    \array_reg[31][0]_i_19 
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(\array_reg[31][0]_i_30_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data1[31]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(CO),
        .O(\array_reg[31][0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \array_reg[31][0]_i_2 
       (.I0(\array_reg[31][0]_i_3_n_0 ),
        .I1(\array_reg[31][0]_i_4_n_0 ),
        .I2(\array_reg[31][0]_i_5_n_0 ),
        .O(\sccpu/MUX_2_out [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \array_reg[31][0]_i_20 
       (.I0(spo[5]),
        .I1(spo[1]),
        .I2(spo[2]),
        .O(\array_reg[31][0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FF00FFFDFF00)) 
    \array_reg[31][0]_i_21 
       (.I0(dmem_reg_0_31_0_0_i_60_n_0),
        .I1(\array_reg_reg[31][31] [0]),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_53_n_0),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .I5(\array_reg_reg[19][31]_3 ),
        .O(\array_reg[31][0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \array_reg[31][0]_i_22 
       (.I0(MUX_A_out[4]),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_162_n_0),
        .I3(MUX_A_out[1]),
        .I4(MUX_A_out[3]),
        .O(\array_reg[31][0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \array_reg[31][0]_i_23 
       (.I0(dmem_reg_0_31_0_0_i_52_n_0),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\array_reg_reg[19][31]_1 ),
        .O(\array_reg[31][0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0CFCFEFE0C0C0)) 
    \array_reg[31][0]_i_24 
       (.I0(dmem_reg_0_31_0_0_i_124_n_0),
        .I1(dmem_reg_0_31_0_0_i_125_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_123_n_0),
        .I4(MUX_A_out[3]),
        .I5(\array_reg[31][0]_i_35_n_0 ),
        .O(\array_reg[31][0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][0]_i_25 
       (.I0(dmem_reg_0_31_0_0_i_144_n_0),
        .I1(MUX_A_out[1]),
        .I2(dmem_reg_0_31_0_0_i_143_n_0),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][0]_i_36_n_0 ),
        .O(\array_reg[31][0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][0]_i_26 
       (.I0(data3[0]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(MUX_A_out[0]),
        .I3(\array_reg_reg[31][31] [0]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \array_reg[31][0]_i_27 
       (.I0(MUX_A_out[0]),
        .I1(\array_reg_reg[31][31] [0]),
        .I2(dmem_reg_0_31_0_0_i_66_n_0),
        .I3(data2[0]),
        .O(\array_reg[31][0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][0]_i_28 
       (.I0(\array_reg[31][28]_i_24_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][0]_i_38_n_0 ),
        .O(\array_reg[31][0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][0]_i_29 
       (.I0(\array_reg[31][28]_i_27_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][28]_i_23_n_0 ),
        .O(\array_reg[31][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][0]_i_3 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(pc_OBUF[0]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[0]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[0]),
        .O(\array_reg[31][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \array_reg[31][0]_i_30 
       (.I0(\array_reg_reg[19][30] ),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(\array_reg_reg[19][31]_0 ),
        .I3(dmem_reg_0_31_0_0_i_60_n_0),
        .I4(dmem_reg_0_31_0_0_i_16_n_0),
        .O(\array_reg[31][0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4700000047)) 
    \array_reg[31][0]_i_35 
       (.I0(\sccpu/MUX_B_out [16]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [0]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\array_reg_reg[27][17] ),
        .I5(\array_reg_reg[31][30] ),
        .O(\array_reg[31][0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \array_reg[31][0]_i_36 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [8]),
        .I3(MUX_A_out[3]),
        .I4(\sccpu/MUX_B_out [16]),
        .I5(\array_reg_reg[31][31] [0]),
        .O(\array_reg[31][0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFC0A0C0)) 
    \array_reg[31][0]_i_38 
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(\sccpu/MUX_B_out [30]),
        .I2(MUX_A_out[1]),
        .I3(MUX_A_out[0]),
        .I4(\array_reg_reg[31][31] [1]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAAEE0000AAFE0000)) 
    \array_reg[31][0]_i_4 
       (.I0(spo[30]),
        .I1(spo[28]),
        .I2(spo[27]),
        .I3(spo[29]),
        .I4(\sccpu/C ),
        .I5(spo[26]),
        .O(\array_reg[31][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \array_reg[31][0]_i_42 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(MUX_A_out[30]),
        .I3(\sccpu/MUX_B_out [30]),
        .O(\array_reg_reg[31][0]_13 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_43 
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(MUX_A_out[29]),
        .I2(\sccpu/MUX_B_out [28]),
        .I3(MUX_A_out[28]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_44 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .I2(\sccpu/MUX_B_out [26]),
        .I3(MUX_A_out[26]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_45 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .I2(\sccpu/MUX_B_out [24]),
        .I3(MUX_A_out[24]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_46 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(MUX_A_out[30]),
        .I3(\sccpu/MUX_B_out [30]),
        .O(\array_reg_reg[31][0]_3 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_47 
       (.I0(MUX_A_out[29]),
        .I1(\sccpu/MUX_B_out [29]),
        .I2(\sccpu/MUX_B_out [28]),
        .I3(MUX_A_out[28]),
        .O(\array_reg_reg[31][0]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_48 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .I2(\sccpu/MUX_B_out [26]),
        .I3(MUX_A_out[26]),
        .O(\array_reg_reg[31][0]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_49 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .I2(\sccpu/MUX_B_out [24]),
        .I3(MUX_A_out[24]),
        .O(\array_reg_reg[31][0]_3 [0]));
  LUT6 #(
    .INIT(64'hFFFEFFFCFFFFFFFC)) 
    \array_reg[31][0]_i_5 
       (.I0(spo[4]),
        .I1(\array_reg[31][0]_i_9_n_0 ),
        .I2(\array_reg[31][0]_i_10_n_0 ),
        .I3(\array_reg[31][0]_i_11_n_0 ),
        .I4(\array_reg[31][0]_i_12_n_0 ),
        .I5(\array_reg[31][31]_i_28_n_0 ),
        .O(\array_reg[31][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \array_reg[31][0]_i_51 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(MUX_A_out[30]),
        .I3(\sccpu/MUX_B_out [30]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_52 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(MUX_A_out[30]),
        .I3(\sccpu/MUX_B_out [30]),
        .O(\array_reg_reg[31][0]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_53 
       (.I0(MUX_A_out[29]),
        .I1(\sccpu/MUX_B_out [29]),
        .I2(\sccpu/MUX_B_out [28]),
        .I3(MUX_A_out[28]),
        .O(\array_reg_reg[31][0]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_54 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .I2(\sccpu/MUX_B_out [26]),
        .I3(MUX_A_out[26]),
        .O(\array_reg_reg[31][0]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_55 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .I2(\sccpu/MUX_B_out [24]),
        .I3(MUX_A_out[24]),
        .O(\array_reg_reg[31][0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][0]_i_56 
       (.I0(MUX_A_out[0]),
        .I1(\array_reg_reg[31][31] [0]),
        .O(\array_reg_reg[31][0]_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_58 
       (.I0(\sccpu/MUX_B_out [23]),
        .I1(MUX_A_out[23]),
        .I2(\sccpu/MUX_B_out [22]),
        .I3(MUX_A_out[22]),
        .O(\array_reg_reg[31][0] [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_59 
       (.I0(\sccpu/MUX_B_out [21]),
        .I1(MUX_A_out[21]),
        .I2(\sccpu/MUX_B_out [20]),
        .I3(MUX_A_out[20]),
        .O(\array_reg_reg[31][0] [2]));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \array_reg[31][0]_i_6 
       (.I0(\array_reg[31][0]_i_13_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(\array_reg[31][0]_i_14_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(\array_reg[31][0]_i_15_n_0 ),
        .I5(\array_reg[31][0]_i_16_n_0 ),
        .O(DMEM_addr_in[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_60 
       (.I0(\sccpu/MUX_B_out [19]),
        .I1(MUX_A_out[19]),
        .I2(\sccpu/MUX_B_out [18]),
        .I3(MUX_A_out[18]),
        .O(\array_reg_reg[31][0] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_61 
       (.I0(\sccpu/MUX_B_out [17]),
        .I1(MUX_A_out[17]),
        .I2(\sccpu/MUX_B_out [16]),
        .I3(MUX_A_out[16]),
        .O(\array_reg_reg[31][0] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_62 
       (.I0(MUX_A_out[23]),
        .I1(\sccpu/MUX_B_out [23]),
        .I2(MUX_A_out[22]),
        .I3(\sccpu/MUX_B_out [22]),
        .O(\array_reg_reg[31][0]_12 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_63 
       (.I0(MUX_A_out[21]),
        .I1(\sccpu/MUX_B_out [21]),
        .I2(MUX_A_out[20]),
        .I3(\sccpu/MUX_B_out [20]),
        .O(\array_reg_reg[31][0]_12 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_64 
       (.I0(MUX_A_out[19]),
        .I1(\sccpu/MUX_B_out [19]),
        .I2(MUX_A_out[18]),
        .I3(\sccpu/MUX_B_out [18]),
        .O(\array_reg_reg[31][0]_12 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_65 
       (.I0(MUX_A_out[17]),
        .I1(\sccpu/MUX_B_out [17]),
        .I2(MUX_A_out[16]),
        .I3(\sccpu/MUX_B_out [16]),
        .O(\array_reg_reg[31][0]_12 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_67 
       (.I0(MUX_A_out[23]),
        .I1(\sccpu/MUX_B_out [23]),
        .I2(MUX_A_out[22]),
        .I3(\sccpu/MUX_B_out [22]),
        .O(\array_reg_reg[31][0]_11 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_68 
       (.I0(MUX_A_out[21]),
        .I1(\sccpu/MUX_B_out [21]),
        .I2(MUX_A_out[20]),
        .I3(\sccpu/MUX_B_out [20]),
        .O(\array_reg_reg[31][0]_11 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_69 
       (.I0(MUX_A_out[19]),
        .I1(\sccpu/MUX_B_out [19]),
        .I2(MUX_A_out[18]),
        .I3(\sccpu/MUX_B_out [18]),
        .O(\array_reg_reg[31][0]_11 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_70 
       (.I0(MUX_A_out[17]),
        .I1(\sccpu/MUX_B_out [17]),
        .I2(MUX_A_out[16]),
        .I3(\sccpu/MUX_B_out [16]),
        .O(\array_reg_reg[31][0]_11 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_72 
       (.I0(\sccpu/MUX_B_out [15]),
        .I1(MUX_A_out[15]),
        .I2(\sccpu/MUX_B_out [14]),
        .I3(MUX_A_out[14]),
        .O(\array_reg_reg[31][0]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_73 
       (.I0(\sccpu/MUX_B_out [13]),
        .I1(MUX_A_out[13]),
        .I2(\sccpu/MUX_B_out [12]),
        .I3(MUX_A_out[12]),
        .O(\array_reg_reg[31][0]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_74 
       (.I0(\sccpu/MUX_B_out [11]),
        .I1(MUX_A_out[11]),
        .I2(\sccpu/MUX_B_out [10]),
        .I3(MUX_A_out[10]),
        .O(\array_reg_reg[31][0]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_75 
       (.I0(\sccpu/MUX_B_out [9]),
        .I1(MUX_A_out[9]),
        .I2(\sccpu/MUX_B_out [8]),
        .I3(MUX_A_out[8]),
        .O(\array_reg_reg[31][0]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_76 
       (.I0(MUX_A_out[15]),
        .I1(\sccpu/MUX_B_out [15]),
        .I2(MUX_A_out[14]),
        .I3(\sccpu/MUX_B_out [14]),
        .O(\array_reg_reg[31][0]_10 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_77 
       (.I0(MUX_A_out[13]),
        .I1(\sccpu/MUX_B_out [13]),
        .I2(MUX_A_out[12]),
        .I3(\sccpu/MUX_B_out [12]),
        .O(\array_reg_reg[31][0]_10 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_78 
       (.I0(MUX_A_out[11]),
        .I1(\sccpu/MUX_B_out [11]),
        .I2(MUX_A_out[10]),
        .I3(\sccpu/MUX_B_out [10]),
        .O(\array_reg_reg[31][0]_10 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_79 
       (.I0(MUX_A_out[9]),
        .I1(\sccpu/MUX_B_out [9]),
        .I2(MUX_A_out[8]),
        .I3(\sccpu/MUX_B_out [8]),
        .O(\array_reg_reg[31][0]_10 [0]));
  LUT6 #(
    .INIT(64'h00000000AAAABAFF)) 
    \array_reg[31][0]_i_8 
       (.I0(\array_reg[31][31]_i_40_n_0 ),
        .I1(\array_reg[31][0]_i_17_n_0 ),
        .I2(\array_reg[31][0]_i_18_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(\array_reg[31][0]_i_19_n_0 ),
        .O(\sccpu/C ));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_81 
       (.I0(MUX_A_out[15]),
        .I1(\sccpu/MUX_B_out [15]),
        .I2(MUX_A_out[14]),
        .I3(\sccpu/MUX_B_out [14]),
        .O(\array_reg_reg[31][0]_9 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_82 
       (.I0(MUX_A_out[13]),
        .I1(\sccpu/MUX_B_out [13]),
        .I2(MUX_A_out[12]),
        .I3(\sccpu/MUX_B_out [12]),
        .O(\array_reg_reg[31][0]_9 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_83 
       (.I0(MUX_A_out[11]),
        .I1(\sccpu/MUX_B_out [11]),
        .I2(MUX_A_out[10]),
        .I3(\sccpu/MUX_B_out [10]),
        .O(\array_reg_reg[31][0]_9 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_84 
       (.I0(MUX_A_out[9]),
        .I1(\sccpu/MUX_B_out [9]),
        .I2(MUX_A_out[8]),
        .I3(\sccpu/MUX_B_out [8]),
        .O(\array_reg_reg[31][0]_9 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_85 
       (.I0(\sccpu/MUX_B_out [7]),
        .I1(MUX_A_out[7]),
        .I2(\sccpu/MUX_B_out [6]),
        .I3(MUX_A_out[6]),
        .O(\array_reg_reg[31][0]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_86 
       (.I0(\sccpu/MUX_B_out [5]),
        .I1(MUX_A_out[5]),
        .I2(\sccpu/MUX_B_out [4]),
        .I3(MUX_A_out[4]),
        .O(\array_reg_reg[31][0]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \array_reg[31][0]_i_87 
       (.I0(\sccpu/MUX_B_out [3]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [2]),
        .I3(MUX_A_out[2]),
        .O(\array_reg_reg[31][0]_1 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    \array_reg[31][0]_i_88 
       (.I0(\array_reg_reg[31][31] [0]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [1]),
        .I3(MUX_A_out[1]),
        .O(\array_reg_reg[31][0]_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_89 
       (.I0(MUX_A_out[7]),
        .I1(\sccpu/MUX_B_out [7]),
        .I2(MUX_A_out[6]),
        .I3(\sccpu/MUX_B_out [6]),
        .O(\array_reg_reg[31][0]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hDF001000)) 
    \array_reg[31][0]_i_9 
       (.I0(spo[27]),
        .I1(spo[29]),
        .I2(spo[26]),
        .I3(\sccpu/C ),
        .I4(spo[31]),
        .O(\array_reg[31][0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_90 
       (.I0(MUX_A_out[5]),
        .I1(\sccpu/MUX_B_out [5]),
        .I2(MUX_A_out[4]),
        .I3(\sccpu/MUX_B_out [4]),
        .O(\array_reg_reg[31][0]_7 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_91 
       (.I0(MUX_A_out[3]),
        .I1(\sccpu/MUX_B_out [3]),
        .I2(MUX_A_out[2]),
        .I3(\sccpu/MUX_B_out [2]),
        .O(\array_reg_reg[31][0]_7 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_92 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [1]),
        .I2(MUX_A_out[0]),
        .I3(\array_reg_reg[31][31] [0]),
        .O(\array_reg_reg[31][0]_7 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    \array_reg[31][0]_i_93 
       (.I0(\array_reg_reg[31][31] [0]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [1]),
        .I3(MUX_A_out[1]),
        .O(\array_reg_reg[31][0]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_94 
       (.I0(MUX_A_out[7]),
        .I1(\sccpu/MUX_B_out [7]),
        .I2(MUX_A_out[6]),
        .I3(\sccpu/MUX_B_out [6]),
        .O(\array_reg_reg[31][0]_8 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_95 
       (.I0(MUX_A_out[5]),
        .I1(\sccpu/MUX_B_out [5]),
        .I2(MUX_A_out[4]),
        .I3(\sccpu/MUX_B_out [4]),
        .O(\array_reg_reg[31][0]_8 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_96 
       (.I0(MUX_A_out[3]),
        .I1(\sccpu/MUX_B_out [3]),
        .I2(MUX_A_out[2]),
        .I3(\sccpu/MUX_B_out [2]),
        .O(\array_reg_reg[31][0]_8 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \array_reg[31][0]_i_97 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [1]),
        .I2(MUX_A_out[0]),
        .I3(\array_reg_reg[31][31] [0]),
        .O(\array_reg_reg[31][0]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][10]_i_1 
       (.I0(\sccpu/MUX_2_out [10]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][10]_i_10 
       (.I0(\array_reg[31][13]_i_13_n_0 ),
        .I1(\array_reg[31][11]_i_20_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][12]_i_13_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][7]_i_10_n_0 ),
        .O(\array_reg[31][10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][10]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][10]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][11]_i_21_n_0 ),
        .O(\array_reg[31][10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][10]_i_12 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][10] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][10] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][10] ),
        .O(MUX_A_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][10]_i_13 
       (.I0(\array_reg[31][15]_i_32_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_182_n_0),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][7]_i_15_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_158_n_0),
        .O(\array_reg[31][10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][10]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[9]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[10]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[10]),
        .O(\sccpu/MUX_2_out [10]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \array_reg[31][10]_i_3 
       (.I0(\array_reg[31][10]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][10]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][10]_i_7_n_0 ),
        .O(DMEM_addr_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][10]_i_5 
       (.I0(\array_reg[31][10]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[10]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][10]_i_9_n_0 ),
        .O(\array_reg[31][10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F0101010F)) 
    \array_reg[31][10]_i_7 
       (.I0(\sccpu/MUX_B_out [10]),
        .I1(MUX_A_out[10]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .I4(\array_reg[31][26]_i_15_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][10]_i_8 
       (.I0(data1[9]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[10]),
        .O(\array_reg[31][10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][10]_i_9 
       (.I0(data3[10]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [10]),
        .I3(MUX_A_out[10]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][11]_i_1 
       (.I0(\sccpu/MUX_2_out [11]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    \array_reg[31][11]_i_10 
       (.I0(data3[11]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [11]),
        .I4(MUX_A_out[11]),
        .O(\array_reg[31][11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][11]_i_11 
       (.I0(\array_reg[31][14]_i_13_n_0 ),
        .I1(\array_reg[31][12]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][13]_i_13_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][11]_i_20_n_0 ),
        .O(\array_reg[31][11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][11]_i_12 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][11]_i_21_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][12]_i_14_n_0 ),
        .O(\array_reg[31][11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_15 
       (.I0(MUX_A_out[11]),
        .I1(\sccpu/MUX_B_out [11]),
        .O(\array_reg_reg[31][11]_2 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_16 
       (.I0(MUX_A_out[10]),
        .I1(\sccpu/MUX_B_out [10]),
        .O(\array_reg_reg[31][11]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_17 
       (.I0(MUX_A_out[9]),
        .I1(\sccpu/MUX_B_out [9]),
        .O(\array_reg_reg[31][11]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_18 
       (.I0(MUX_A_out[8]),
        .I1(\sccpu/MUX_B_out [8]),
        .O(\array_reg_reg[31][11]_2 [0]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][11]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[10]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[11]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[11]),
        .O(\sccpu/MUX_2_out [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][11]_i_20 
       (.I0(\array_reg[31][15]_i_24_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_115_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_163_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_117_n_0),
        .O(\array_reg[31][11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][11]_i_21 
       (.I0(\array_reg[31][15]_i_26_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_186_n_0),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_28_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_164_n_0),
        .O(\array_reg[31][11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_22 
       (.I0(MUX_A_out[11]),
        .I1(\sccpu/MUX_B_out [11]),
        .O(\array_reg_reg[31][11]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_23 
       (.I0(MUX_A_out[10]),
        .I1(\sccpu/MUX_B_out [10]),
        .O(\array_reg_reg[31][11]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_24 
       (.I0(MUX_A_out[9]),
        .I1(\sccpu/MUX_B_out [9]),
        .O(\array_reg_reg[31][11]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][11]_i_25 
       (.I0(MUX_A_out[8]),
        .I1(\sccpu/MUX_B_out [8]),
        .O(\array_reg_reg[31][11]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_26 
       (.I0(MUX_A_out[11]),
        .I1(\sccpu/MUX_B_out [11]),
        .O(\array_reg_reg[31][11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_27 
       (.I0(MUX_A_out[10]),
        .I1(\sccpu/MUX_B_out [10]),
        .O(\array_reg_reg[31][11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_28 
       (.I0(MUX_A_out[9]),
        .I1(\sccpu/MUX_B_out [9]),
        .O(\array_reg_reg[31][11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_29 
       (.I0(MUX_A_out[8]),
        .I1(\sccpu/MUX_B_out [8]),
        .O(\array_reg_reg[31][11] [0]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \array_reg[31][11]_i_3 
       (.I0(\array_reg[31][11]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][11]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][11]_i_7_n_0 ),
        .O(DMEM_addr_in[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_30 
       (.I0(MUX_A_out[11]),
        .I1(\sccpu/MUX_B_out [11]),
        .O(\array_reg_reg[31][11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_31 
       (.I0(MUX_A_out[10]),
        .I1(\sccpu/MUX_B_out [10]),
        .O(\array_reg_reg[31][11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_32 
       (.I0(MUX_A_out[9]),
        .I1(\sccpu/MUX_B_out [9]),
        .O(\array_reg_reg[31][11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][11]_i_33 
       (.I0(MUX_A_out[8]),
        .I1(\sccpu/MUX_B_out [8]),
        .O(\array_reg_reg[31][11]_0 [0]));
  LUT5 #(
    .INIT(32'hB8B888BB)) 
    \array_reg[31][11]_i_5 
       (.I0(\array_reg[31][11]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[11]),
        .I3(\array_reg[31][11]_i_10_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .O(\array_reg[31][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F0101010F)) 
    \array_reg[31][11]_i_7 
       (.I0(\sccpu/MUX_B_out [11]),
        .I1(MUX_A_out[11]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .I4(\array_reg[31][27]_i_11_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][11]_i_8 
       (.I0(data1[10]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[11]),
        .O(\array_reg[31][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][12]_i_1 
       (.I0(\sccpu/MUX_2_out [12]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][12]_i_10 
       (.I0(\array_reg[31][15]_i_13_n_0 ),
        .I1(\array_reg[31][13]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][14]_i_13_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][12]_i_13_n_0 ),
        .O(\array_reg[31][12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][12]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][12]_i_14_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][13]_i_14_n_0 ),
        .O(\array_reg[31][12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \array_reg[31][12]_i_12 
       (.I0(\sccpu/MUX_B_out [12]),
        .I1(MUX_A_out[12]),
        .O(\array_reg[31][12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][12]_i_13 
       (.I0(\array_reg[31][15]_i_23_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_181_n_0),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_124_n_0),
        .O(\array_reg[31][12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][12]_i_14 
       (.I0(\array_reg[31][15]_i_29_n_0 ),
        .I1(\array_reg[31][7]_i_15_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_32_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_182_n_0),
        .O(\array_reg[31][12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][12]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[11]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[12]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[12]),
        .O(\sccpu/MUX_2_out [12]));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    \array_reg[31][12]_i_3 
       (.I0(\array_reg[31][12]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][12]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][12]_i_7_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(DMEM_addr_in[12]));
  LUT5 #(
    .INIT(32'hBB8B888B)) 
    \array_reg[31][12]_i_5 
       (.I0(\array_reg[31][12]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(\array_reg[31][12]_i_9_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(data0[12]),
        .O(\array_reg[31][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDD0DDD000)) 
    \array_reg[31][12]_i_7 
       (.I0(\array_reg[31][12]_i_12_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_49_n_0),
        .I2(\array_reg[31][28]_i_15_n_0 ),
        .I3(MUX_A_out[3]),
        .I4(\array_reg[31][28]_i_14_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_51_n_0),
        .O(\array_reg[31][12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][12]_i_8 
       (.I0(data1[11]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[12]),
        .O(\array_reg[31][12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    \array_reg[31][12]_i_9 
       (.I0(data3[12]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [12]),
        .I4(MUX_A_out[12]),
        .O(\array_reg[31][12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][13]_i_1 
       (.I0(\sccpu/MUX_2_out [13]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][13]_i_10 
       (.I0(\array_reg[31][15]_i_11_n_0 ),
        .I1(\array_reg[31][14]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][15]_i_13_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][13]_i_13_n_0 ),
        .O(\array_reg[31][13]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][13]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][13]_i_14_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][14]_i_14_n_0 ),
        .O(\array_reg[31][13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][13]_i_12 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][13] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][13] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][13] ),
        .O(MUX_A_out[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][13]_i_13 
       (.I0(\array_reg[31][17]_i_17_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_185_n_0),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_113_n_0),
        .O(\array_reg[31][13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][13]_i_14 
       (.I0(\array_reg[31][15]_i_27_n_0 ),
        .I1(\array_reg[31][15]_i_28_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_26_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_186_n_0),
        .O(\array_reg[31][13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][13]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[12]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[13]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[13]),
        .O(\sccpu/MUX_2_out [13]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \array_reg[31][13]_i_3 
       (.I0(\array_reg[31][13]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][13]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][13]_i_7_n_0 ),
        .O(DMEM_addr_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][13]_i_5 
       (.I0(\array_reg[31][13]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[13]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][13]_i_9_n_0 ),
        .O(\array_reg[31][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F0101010F)) 
    \array_reg[31][13]_i_7 
       (.I0(\sccpu/MUX_B_out [13]),
        .I1(MUX_A_out[13]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .I4(\array_reg[31][29]_i_17_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][13]_i_8 
       (.I0(data1[12]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[13]),
        .O(\array_reg[31][13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][13]_i_9 
       (.I0(data3[13]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [13]),
        .I3(MUX_A_out[13]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][14]_i_1 
       (.I0(\sccpu/MUX_2_out [14]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][14]_i_10 
       (.I0(\array_reg[31][15]_i_12_n_0 ),
        .I1(\array_reg[31][15]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][15]_i_11_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][14]_i_13_n_0 ),
        .O(\array_reg[31][14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][14]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][14]_i_14_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][15]_i_14_n_0 ),
        .O(\array_reg[31][14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \array_reg[31][14]_i_12 
       (.I0(\sccpu/MUX_B_out [14]),
        .I1(MUX_A_out[14]),
        .O(\array_reg[31][14]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][14]_i_13 
       (.I0(\array_reg[31][14]_i_15_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][7]_i_14_n_0 ),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_127_n_0),
        .O(\array_reg[31][14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][14]_i_14 
       (.I0(\array_reg[31][15]_i_31_n_0 ),
        .I1(\array_reg[31][15]_i_32_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_29_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][7]_i_15_n_0 ),
        .O(\array_reg[31][14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF0BFB08F8)) 
    \array_reg[31][14]_i_15 
       (.I0(\array_reg[31][18]_i_20_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_245_n_0),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][14]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[13]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[14]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[14]),
        .O(\sccpu/MUX_2_out [14]));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    \array_reg[31][14]_i_3 
       (.I0(\array_reg[31][14]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][14]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][14]_i_7_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(DMEM_addr_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][14]_i_5 
       (.I0(\array_reg[31][14]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[14]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][14]_i_9_n_0 ),
        .O(\array_reg[31][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDD0DDD000)) 
    \array_reg[31][14]_i_7 
       (.I0(\array_reg[31][14]_i_12_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_49_n_0),
        .I2(dmem_reg_0_31_0_0_i_91_n_0),
        .I3(MUX_A_out[3]),
        .I4(\array_reg[31][30]_i_15_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_51_n_0),
        .O(\array_reg[31][14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][14]_i_8 
       (.I0(data1[13]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[14]),
        .O(\array_reg[31][14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][14]_i_9 
       (.I0(data3[14]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [14]),
        .I3(MUX_A_out[14]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][15]_i_1 
       (.I0(\sccpu/MUX_2_out [15]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][15]_i_10 
       (.I0(\array_reg[31][22]_i_17_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][15]_i_20_n_0 ),
        .I3(MUX_A_out[3]),
        .I4(\array_reg[31][15]_i_21_n_0 ),
        .O(\array_reg[31][15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][15]_i_11 
       (.I0(\array_reg[31][15]_i_22_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][15]_i_23_n_0 ),
        .O(\array_reg[31][15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][15]_i_12 
       (.I0(\array_reg[31][21]_i_40_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][17]_i_17_n_0 ),
        .O(\array_reg[31][15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][15]_i_13 
       (.I0(\array_reg[31][19]_i_21_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][15]_i_24_n_0 ),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_115_n_0),
        .O(\array_reg[31][15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][15]_i_14 
       (.I0(\array_reg[31][15]_i_25_n_0 ),
        .I1(\array_reg[31][15]_i_26_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_27_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][15]_i_28_n_0 ),
        .O(\array_reg[31][15]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \array_reg[31][15]_i_15 
       (.I0(\array_reg[31][15]_i_29_n_0 ),
        .I1(\array_reg[31][15]_i_30_n_0 ),
        .I2(MUX_A_out[2]),
        .O(\array_reg[31][15]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][15]_i_16 
       (.I0(\array_reg[31][15]_i_31_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][15]_i_32_n_0 ),
        .O(\array_reg[31][15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][15]_i_18 
       (.I0(data3[15]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [15]),
        .I3(MUX_A_out[15]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][15]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][15]_i_19 
       (.I0(data1[14]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[15]),
        .O(\array_reg[31][15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \array_reg[31][15]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[14]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(\array_reg[31][15]_i_3_n_0 ),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[15]),
        .O(\sccpu/MUX_2_out [15]));
  LUT5 #(
    .INIT(32'hCCCCCDC8)) 
    \array_reg[31][15]_i_20 
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [26]),
        .I4(\array_reg_reg[27][17] ),
        .O(\array_reg[31][15]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCDC8)) 
    \array_reg[31][15]_i_21 
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [18]),
        .I4(\array_reg_reg[27][17] ),
        .O(\array_reg[31][15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF0BFB08F8)) 
    \array_reg[31][15]_i_22 
       (.I0(\array_reg[31][27]_i_43_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_238_n_0),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0BFB00FF08F8)) 
    \array_reg[31][15]_i_23 
       (.I0(\array_reg[31][15]_i_39_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(\array_reg_reg[27][17] ),
        .I5(dmem_reg_0_31_0_0_i_232_n_0),
        .O(\array_reg[31][15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    \array_reg[31][15]_i_24 
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_224_n_0),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(\array_reg[31][15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][15]_i_25 
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [21]),
        .I3(MUX_A_out[4]),
        .O(\array_reg[31][15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][15]_i_26 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [17]),
        .I3(MUX_A_out[4]),
        .O(\array_reg[31][15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][15]_i_27 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [19]),
        .I3(MUX_A_out[4]),
        .O(\array_reg[31][15]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h3030BB88)) 
    \array_reg[31][15]_i_28 
       (.I0(\sccpu/MUX_B_out [23]),
        .I1(MUX_A_out[3]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(\sccpu/MUX_B_out [15]),
        .I4(MUX_A_out[4]),
        .O(\array_reg[31][15]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][15]_i_29 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [18]),
        .I3(MUX_A_out[4]),
        .O(\array_reg[31][15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54045555)) 
    \array_reg[31][15]_i_3 
       (.I0(\array_reg[31][15]_i_5_n_0 ),
        .I1(\array_reg[31][15]_i_6_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(\array_reg[31][15]_i_7_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_16_n_0),
        .I5(\array_reg[31][15]_i_8_n_0 ),
        .O(\array_reg[31][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hCFDD)) 
    \array_reg[31][15]_i_30 
       (.I0(\sccpu/MUX_B_out [22]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [30]),
        .I3(MUX_A_out[3]),
        .O(\array_reg[31][15]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][15]_i_31 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [20]),
        .I3(MUX_A_out[4]),
        .O(\array_reg[31][15]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][15]_i_32 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [16]),
        .I3(MUX_A_out[4]),
        .O(\array_reg[31][15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][15]_i_33 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][14] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][14]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][14] ),
        .O(MUX_A_out[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][15]_i_34 
       (.I0(MUX_A_out[15]),
        .I1(\sccpu/MUX_B_out [15]),
        .O(\array_reg_reg[31][15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][15]_i_35 
       (.I0(MUX_A_out[14]),
        .I1(\sccpu/MUX_B_out [14]),
        .O(\array_reg_reg[31][15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][15]_i_36 
       (.I0(MUX_A_out[13]),
        .I1(\sccpu/MUX_B_out [13]),
        .O(\array_reg_reg[31][15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][15]_i_37 
       (.I0(MUX_A_out[12]),
        .I1(\sccpu/MUX_B_out [12]),
        .O(\array_reg_reg[31][15]_0 [0]));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][15]_i_39 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [24]),
        .O(\array_reg[31][15]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][15]_i_40 
       (.I0(MUX_A_out[15]),
        .I1(\sccpu/MUX_B_out [15]),
        .O(\array_reg_reg[31][15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][15]_i_41 
       (.I0(MUX_A_out[14]),
        .I1(\sccpu/MUX_B_out [14]),
        .O(\array_reg_reg[31][15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][15]_i_42 
       (.I0(MUX_A_out[13]),
        .I1(\sccpu/MUX_B_out [13]),
        .O(\array_reg_reg[31][15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][15]_i_43 
       (.I0(MUX_A_out[12]),
        .I1(\sccpu/MUX_B_out [12]),
        .O(\array_reg_reg[31][15] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFFAEAE)) 
    \array_reg[31][15]_i_5 
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(\array_reg[31][15]_i_9_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .I4(\array_reg[31][31]_i_47_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \array_reg[31][15]_i_6 
       (.I0(\array_reg[31][15]_i_10_n_0 ),
        .I1(\array_reg[31][15]_i_11_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][15]_i_12_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][15]_i_13_n_0 ),
        .O(\array_reg[31][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB111BB1BFFFFFFFF)) 
    \array_reg[31][15]_i_7 
       (.I0(MUX_A_out[0]),
        .I1(\array_reg[31][15]_i_14_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_15_n_0 ),
        .I4(\array_reg[31][15]_i_16_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00004700FF004700)) 
    \array_reg[31][15]_i_8 
       (.I0(data0[15]),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(\array_reg[31][15]_i_18_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(\array_reg[31][15]_i_19_n_0 ),
        .O(\array_reg[31][15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \array_reg[31][15]_i_9 
       (.I0(\sccpu/MUX_B_out [15]),
        .I1(MUX_A_out[15]),
        .O(\array_reg[31][15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][16]_i_1 
       (.I0(\sccpu/MUX_2_out [16]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    \array_reg[31][16]_i_10 
       (.I0(data3[16]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [16]),
        .I4(MUX_A_out[16]),
        .O(\array_reg[31][16]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \array_reg[31][16]_i_11 
       (.I0(\array_reg[31][17]_i_12_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][15]_i_10_n_0 ),
        .I3(MUX_A_out[1]),
        .I4(\array_reg[31][15]_i_11_n_0 ),
        .O(\array_reg[31][16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFC500C5FFFFFFFF)) 
    \array_reg[31][16]_i_12 
       (.I0(\array_reg[31][15]_i_16_n_0 ),
        .I1(\array_reg[31][15]_i_15_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][17]_i_16_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][16]_i_13 
       (.I0(\array_reg[31][16]_i_16_n_0 ),
        .I1(\array_reg[31][16]_i_17_n_0 ),
        .I2(MUX_A_out[3]),
        .I3(\array_reg[31][24]_i_19_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][24]_i_18_n_0 ),
        .O(\array_reg[31][16]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \array_reg[31][16]_i_14 
       (.I0(\sccpu/MUX_B_out [16]),
        .I1(MUX_A_out[16]),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \array_reg[31][16]_i_15 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[1]),
        .I2(dmem_reg_0_31_0_0_i_162_n_0),
        .I3(MUX_A_out[2]),
        .O(\array_reg[31][16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \array_reg[31][16]_i_16 
       (.I0(\sccpu/MUX_B_out [1]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [2]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][16]_i_18_n_0 ),
        .O(\array_reg[31][16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \array_reg[31][16]_i_17 
       (.I0(\array_reg[31][22]_i_23_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [7]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [8]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \array_reg[31][16]_i_18 
       (.I0(\sccpu/MUX_B_out [3]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [4]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][16]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[15]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[16]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[16]),
        .O(\sccpu/MUX_2_out [16]));
  LUT6 #(
    .INIT(64'h8B888BBB8B888B88)) 
    \array_reg[31][16]_i_3 
       (.I0(\array_reg[31][16]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][16]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][16]_i_7_n_0 ),
        .I5(\array_reg[31][16]_i_8_n_0 ),
        .O(DMEM_addr_in[16]));
  LUT5 #(
    .INIT(32'hB8B888BB)) 
    \array_reg[31][16]_i_5 
       (.I0(\array_reg[31][16]_i_9_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[16]),
        .I3(\array_reg[31][16]_i_10_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .O(\array_reg[31][16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \array_reg[31][16]_i_7 
       (.I0(dmem_reg_0_31_0_0_i_53_n_0),
        .I1(\array_reg_reg[31][31] [0]),
        .O(\array_reg[31][16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \array_reg[31][16]_i_8 
       (.I0(\array_reg[31][16]_i_13_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_51_n_0),
        .I2(\array_reg[31][16]_i_14_n_0 ),
        .I3(\array_reg[31][31]_i_46_n_0 ),
        .I4(\array_reg[31][16]_i_15_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][16]_i_9 
       (.I0(data1[15]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[16]),
        .O(\array_reg[31][16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][17]_i_1 
       (.I0(\sccpu/MUX_2_out [17]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][17]_i_10 
       (.I0(data3[17]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [17]),
        .I3(MUX_A_out[17]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][17]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][17]_i_11 
       (.I0(\array_reg[31][17]_i_16_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][18]_i_17_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][17]_i_12 
       (.I0(\array_reg[31][21]_i_38_n_0 ),
        .I1(\array_reg[31][19]_i_21_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][21]_i_40_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][17]_i_17_n_0 ),
        .O(\array_reg[31][17]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \array_reg[31][17]_i_13 
       (.I0(\array_reg[31][29]_i_33_n_0 ),
        .I1(\array_reg[31][29]_i_34_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][29]_i_32_n_0 ),
        .I4(\array_reg[31][29]_i_31_n_0 ),
        .O(\array_reg[31][17]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hDFDFDFDD)) 
    \array_reg[31][17]_i_14 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][25]_i_23_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][25]_i_22_n_0 ),
        .I4(\array_reg[31][25]_i_21_n_0 ),
        .O(\array_reg[31][17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1010FF10)) 
    \array_reg[31][17]_i_15 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][25]_i_20_n_0 ),
        .I2(\array_reg[31][31]_i_46_n_0 ),
        .I3(\array_reg[31][17]_i_18_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_49_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF000F0F55553333)) 
    \array_reg[31][17]_i_16 
       (.I0(\array_reg[31][15]_i_25_n_0 ),
        .I1(\array_reg[31][15]_i_26_n_0 ),
        .I2(\array_reg[31][15]_i_27_n_0 ),
        .I3(\array_reg[31][23]_i_25_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(MUX_A_out[1]),
        .O(\array_reg[31][17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF0BFB08F8)) 
    \array_reg[31][17]_i_17 
       (.I0(\array_reg[31][17]_i_19_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_213_n_0),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][17]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \array_reg[31][17]_i_18 
       (.I0(\sccpu/MUX_B_out [17]),
        .I1(MUX_A_out[17]),
        .O(\array_reg[31][17]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][17]_i_19 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [25]),
        .O(\array_reg[31][17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][17]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[16]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[17]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[17]),
        .O(\sccpu/MUX_2_out [17]));
  LUT6 #(
    .INIT(64'h8B888BBB8B888B88)) 
    \array_reg[31][17]_i_3 
       (.I0(\array_reg[31][17]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][17]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][17]_i_7_n_0 ),
        .I5(\array_reg[31][17]_i_8_n_0 ),
        .O(DMEM_addr_in[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][17]_i_5 
       (.I0(\array_reg[31][17]_i_9_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[17]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][17]_i_10_n_0 ),
        .O(\array_reg[31][17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \array_reg[31][17]_i_6 
       (.I0(\array_reg[31][17]_i_11_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_18_n_0),
        .I2(\array_reg[31][18]_i_12_n_0 ),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][17]_i_12_n_0 ),
        .O(\array_reg[31][17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \array_reg[31][17]_i_7 
       (.I0(dmem_reg_0_31_0_0_i_53_n_0),
        .I1(\sccpu/MUX_B_out [1]),
        .O(\array_reg[31][17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    \array_reg[31][17]_i_8 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(\array_reg[31][17]_i_13_n_0 ),
        .I2(MUX_A_out[3]),
        .I3(\array_reg[31][17]_i_14_n_0 ),
        .I4(\array_reg[31][17]_i_15_n_0 ),
        .O(\array_reg[31][17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][17]_i_9 
       (.I0(data1[16]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[17]),
        .O(\array_reg[31][17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][18]_i_1 
       (.I0(\sccpu/MUX_2_out [18]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][18]_i_10 
       (.I0(data3[18]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [18]),
        .I4(MUX_A_out[18]),
        .O(\array_reg[31][18]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][18]_i_11 
       (.I0(\array_reg[31][18]_i_17_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][19]_i_22_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][18]_i_12 
       (.I0(\array_reg[31][24]_i_17_n_0 ),
        .I1(\array_reg[31][18]_i_18_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][22]_i_17_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][18]_i_19_n_0 ),
        .O(\array_reg[31][18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAABFF)) 
    \array_reg[31][18]_i_13 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(\array_reg[31][30]_i_29_n_0 ),
        .I2(\array_reg[31][30]_i_28_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][30]_i_33_n_0 ),
        .I5(MUX_A_out[3]),
        .O(\array_reg[31][18]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][18]_i_14 
       (.I0(dmem_reg_0_31_0_0_i_184_n_0),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][30]_i_27_n_0 ),
        .O(\array_reg[31][18]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][18]_i_15 
       (.I0(\sccpu/MUX_B_out [18]),
        .I1(MUX_A_out[18]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][18]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \array_reg[31][18]_i_16 
       (.I0(MUX_A_out[2]),
        .I1(dmem_reg_0_31_0_0_i_108_n_0),
        .O(\array_reg[31][18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0505F505F)) 
    \array_reg[31][18]_i_17 
       (.I0(\array_reg[31][15]_i_31_n_0 ),
        .I1(\array_reg[31][24]_i_21_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_29_n_0 ),
        .I4(\array_reg[31][15]_i_30_n_0 ),
        .I5(MUX_A_out[2]),
        .O(\array_reg[31][18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00F404F707)) 
    \array_reg[31][18]_i_18 
       (.I0(\array_reg[31][27]_i_43_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_238_n_0),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00F404F707)) 
    \array_reg[31][18]_i_19 
       (.I0(\array_reg[31][18]_i_20_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_245_n_0),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][18]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[17]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[18]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[18]),
        .O(\sccpu/MUX_2_out [18]));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][18]_i_20 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [26]),
        .O(\array_reg[31][18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8B888BBB8B888B88)) 
    \array_reg[31][18]_i_3 
       (.I0(\array_reg[31][18]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][18]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][18]_i_7_n_0 ),
        .I5(\array_reg[31][18]_i_8_n_0 ),
        .O(DMEM_addr_in[18]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \array_reg[31][18]_i_5 
       (.I0(\array_reg[31][18]_i_9_n_0 ),
        .I1(data0[18]),
        .I2(dmem_reg_0_31_0_0_i_66_n_0),
        .I3(\array_reg[31][18]_i_10_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .O(\array_reg[31][18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \array_reg[31][18]_i_6 
       (.I0(\array_reg[31][18]_i_11_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_18_n_0),
        .I2(\array_reg[31][19]_i_14_n_0 ),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][18]_i_12_n_0 ),
        .O(\array_reg[31][18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \array_reg[31][18]_i_7 
       (.I0(dmem_reg_0_31_0_0_i_53_n_0),
        .I1(\sccpu/MUX_B_out [2]),
        .O(\array_reg[31][18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F1F1F5F5FFF5)) 
    \array_reg[31][18]_i_8 
       (.I0(\array_reg[31][18]_i_13_n_0 ),
        .I1(\array_reg[31][18]_i_14_n_0 ),
        .I2(\array_reg[31][18]_i_15_n_0 ),
        .I3(\array_reg[31][31]_i_46_n_0 ),
        .I4(\array_reg[31][18]_i_16_n_0 ),
        .I5(MUX_A_out[3]),
        .O(\array_reg[31][18]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][18]_i_9 
       (.I0(data1[17]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[18]),
        .O(\array_reg[31][18]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][19]_i_1 
       (.I0(\sccpu/MUX_2_out [19]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \array_reg[31][19]_i_10 
       (.I0(\array_reg[31][31]_i_53_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][27]_i_20_n_0 ),
        .I3(\array_reg[31][27]_i_21_n_0 ),
        .O(\array_reg[31][19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \array_reg[31][19]_i_11 
       (.I0(\sccpu/MUX_B_out [12]),
        .I1(MUX_A_out[0]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(\sccpu/MUX_B_out [13]),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][21]_i_32_n_0 ),
        .O(\array_reg[31][19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \array_reg[31][19]_i_12 
       (.I0(\sccpu/MUX_B_out [16]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [17]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][21]_i_33_n_0 ),
        .O(\array_reg[31][19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][19]_i_13 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][19] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][19] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][19] ),
        .O(MUX_A_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][19]_i_14 
       (.I0(\array_reg[31][21]_i_39_n_0 ),
        .I1(\array_reg[31][21]_i_40_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][21]_i_38_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][19]_i_21_n_0 ),
        .O(\array_reg[31][19]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][19]_i_15 
       (.I0(\array_reg[31][19]_i_22_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][20]_i_16_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][19]_i_19 
       (.I0(data3[19]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(MUX_A_out[19]),
        .I4(\sccpu/MUX_B_out [19]),
        .O(\array_reg[31][19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][19]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[18]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[19]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[19]),
        .O(\sccpu/MUX_2_out [19]));
  LUT6 #(
    .INIT(64'h00FF00FF0BFB08F8)) 
    \array_reg[31][19]_i_21 
       (.I0(\array_reg[31][27]_i_41_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_229_n_0),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0505F505F)) 
    \array_reg[31][19]_i_22 
       (.I0(\array_reg[31][15]_i_25_n_0 ),
        .I1(\array_reg[31][25]_i_25_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_27_n_0 ),
        .I4(\array_reg[31][23]_i_25_n_0 ),
        .I5(MUX_A_out[2]),
        .O(\array_reg[31][19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][19]_i_24 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][18] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][18]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][18] ),
        .O(MUX_A_out[18]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][19]_i_25 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][17] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][17] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][17]_0 ),
        .O(MUX_A_out[17]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_26 
       (.I0(MUX_A_out[19]),
        .I1(\sccpu/MUX_B_out [19]),
        .O(\array_reg_reg[31][19]_3 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_27 
       (.I0(MUX_A_out[18]),
        .I1(\sccpu/MUX_B_out [18]),
        .O(\array_reg_reg[31][19]_3 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_28 
       (.I0(MUX_A_out[17]),
        .I1(\sccpu/MUX_B_out [17]),
        .O(\array_reg_reg[31][19]_3 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_29 
       (.I0(MUX_A_out[16]),
        .I1(\sccpu/MUX_B_out [16]),
        .O(\array_reg_reg[31][19]_3 [0]));
  LUT6 #(
    .INIT(64'hFFFF0000FF54FF54)) 
    \array_reg[31][19]_i_3 
       (.I0(\array_reg[31][19]_i_5_n_0 ),
        .I1(\array_reg[31][19]_i_6_n_0 ),
        .I2(\array_reg[31][19]_i_7_n_0 ),
        .I3(\array_reg[31][19]_i_8_n_0 ),
        .I4(\array_reg[31][19]_i_9_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_47_n_0),
        .O(DMEM_addr_in[19]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_31 
       (.I0(MUX_A_out[19]),
        .I1(\sccpu/MUX_B_out [19]),
        .O(\array_reg_reg[31][19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_32 
       (.I0(MUX_A_out[18]),
        .I1(\sccpu/MUX_B_out [18]),
        .O(\array_reg_reg[31][19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_33 
       (.I0(MUX_A_out[17]),
        .I1(\sccpu/MUX_B_out [17]),
        .O(\array_reg_reg[31][19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_34 
       (.I0(MUX_A_out[16]),
        .I1(\sccpu/MUX_B_out [16]),
        .O(\array_reg_reg[31][19]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_35 
       (.I0(MUX_A_out[19]),
        .I1(\sccpu/MUX_B_out [19]),
        .O(\array_reg_reg[31][19]_4 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_36 
       (.I0(MUX_A_out[18]),
        .I1(\sccpu/MUX_B_out [18]),
        .O(\array_reg_reg[31][19]_4 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_37 
       (.I0(MUX_A_out[17]),
        .I1(\sccpu/MUX_B_out [17]),
        .O(\array_reg_reg[31][19]_4 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_38 
       (.I0(MUX_A_out[16]),
        .I1(\sccpu/MUX_B_out [16]),
        .O(\array_reg_reg[31][19]_4 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_40 
       (.I0(MUX_A_out[15]),
        .I1(\sccpu/MUX_B_out [15]),
        .O(\array_reg_reg[31][19]_2 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_41 
       (.I0(MUX_A_out[14]),
        .I1(\sccpu/MUX_B_out [14]),
        .O(\array_reg_reg[31][19]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_42 
       (.I0(MUX_A_out[13]),
        .I1(\sccpu/MUX_B_out [13]),
        .O(\array_reg_reg[31][19]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][19]_i_43 
       (.I0(MUX_A_out[12]),
        .I1(\sccpu/MUX_B_out [12]),
        .O(\array_reg_reg[31][19]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_44 
       (.I0(MUX_A_out[15]),
        .I1(\sccpu/MUX_B_out [15]),
        .O(\array_reg_reg[31][19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_45 
       (.I0(MUX_A_out[14]),
        .I1(\sccpu/MUX_B_out [14]),
        .O(\array_reg_reg[31][19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_46 
       (.I0(MUX_A_out[13]),
        .I1(\sccpu/MUX_B_out [13]),
        .O(\array_reg_reg[31][19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_47 
       (.I0(MUX_A_out[12]),
        .I1(\sccpu/MUX_B_out [12]),
        .O(\array_reg_reg[31][19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_48 
       (.I0(MUX_A_out[19]),
        .I1(\sccpu/MUX_B_out [19]),
        .O(\array_reg_reg[31][19]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_49 
       (.I0(MUX_A_out[18]),
        .I1(\sccpu/MUX_B_out [18]),
        .O(\array_reg_reg[31][19]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][19]_i_5 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [3]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_50 
       (.I0(MUX_A_out[17]),
        .I1(\sccpu/MUX_B_out [17]),
        .O(\array_reg_reg[31][19]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][19]_i_51 
       (.I0(MUX_A_out[16]),
        .I1(\sccpu/MUX_B_out [16]),
        .O(\array_reg_reg[31][19]_1 [0]));
  LUT6 #(
    .INIT(64'h0000000047774474)) 
    \array_reg[31][19]_i_6 
       (.I0(\array_reg[31][19]_i_10_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][19]_i_11_n_0 ),
        .I4(\array_reg[31][19]_i_12_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_51_n_0),
        .O(\array_reg[31][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F001F11)) 
    \array_reg[31][19]_i_7 
       (.I0(\sccpu/MUX_B_out [19]),
        .I1(MUX_A_out[19]),
        .I2(dmem_reg_0_31_0_0_i_71_n_0),
        .I3(\array_reg[31][31]_i_46_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_49_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \array_reg[31][19]_i_8 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\array_reg[31][19]_i_14_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg_reg[31][20]_i_11_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(\array_reg[31][19]_i_15_n_0 ),
        .O(\array_reg[31][19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][19]_i_9 
       (.I0(data1[18]),
        .I1(data2[19]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[19]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][19]_i_19_n_0 ),
        .O(\array_reg[31][19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][1]_i_1 
       (.I0(\sccpu/MUX_2_out [1]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][1]_i_10 
       (.I0(data1[0]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[1]),
        .O(\array_reg[31][1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \array_reg[31][1]_i_11 
       (.I0(\sccpu/MUX_B_out [1]),
        .I1(MUX_A_out[1]),
        .O(\array_reg[31][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \array_reg[31][1]_i_12 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][25]_i_20_n_0 ),
        .O(\array_reg[31][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][1]_i_13 
       (.I0(dmem_reg_0_31_0_0_i_113_n_0),
        .I1(dmem_reg_0_31_0_0_i_114_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_112_n_0),
        .I4(MUX_A_out[3]),
        .I5(\array_reg[31][1]_i_15_n_0 ),
        .O(\array_reg[31][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][1]_i_14 
       (.I0(dmem_reg_0_31_0_0_i_62_n_0),
        .I1(MUX_A_out[1]),
        .I2(dmem_reg_0_31_0_0_i_132_n_0),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][1]_i_16_n_0 ),
        .O(\array_reg[31][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00001013FFFFDCDF)) 
    \array_reg[31][1]_i_15 
       (.I0(\sccpu/MUX_B_out [17]),
        .I1(\array_reg_reg[27][17] ),
        .I2(MUX_A_out[4]),
        .I3(\sccpu/MUX_B_out [1]),
        .I4(dmem_reg_0_31_0_0_i_136_n_0),
        .I5(\array_reg_reg[31][31] [1]),
        .O(\array_reg[31][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \array_reg[31][1]_i_16 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [9]),
        .I3(MUX_A_out[3]),
        .I4(\sccpu/MUX_B_out [17]),
        .I5(\sccpu/MUX_B_out [1]),
        .O(\array_reg[31][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][1]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[0]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[1]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[1]),
        .O(\sccpu/MUX_2_out [1]));
  LUT6 #(
    .INIT(64'h888AAA8A88888888)) 
    \array_reg[31][1]_i_3 
       (.I0(\array_reg[31][1]_i_5_n_0 ),
        .I1(\array_reg[31][1]_i_6_n_0 ),
        .I2(\array_reg[31][1]_i_7_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(\array_reg[31][1]_i_8_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_16_n_0),
        .O(DMEM_addr_in[1]));
  LUT6 #(
    .INIT(64'hFFFFA3FF00FFA3FF)) 
    \array_reg[31][1]_i_5 
       (.I0(data0[1]),
        .I1(\array_reg[31][1]_i_9_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_66_n_0),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(\array_reg[31][1]_i_10_n_0 ),
        .O(\array_reg[31][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAEAEFF)) 
    \array_reg[31][1]_i_6 
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(\array_reg[31][1]_i_11_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .I3(\array_reg[31][1]_i_12_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][1]_i_7 
       (.I0(dmem_reg_0_31_0_0_i_57_n_0),
        .I1(dmem_reg_0_31_0_0_i_59_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_55_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][1]_i_13_n_0 ),
        .O(\array_reg[31][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][1]_i_8 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][1]_i_14_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_64_n_0),
        .O(\array_reg[31][1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    \array_reg[31][1]_i_9 
       (.I0(data3[1]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [1]),
        .I4(MUX_A_out[1]),
        .O(\array_reg[31][1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][20]_i_1 
       (.I0(\sccpu/MUX_2_out [20]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][20]_i_10 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][20] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][20] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][20]_0 ),
        .O(MUX_A_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][20]_i_12 
       (.I0(\array_reg[31][20]_i_16_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][21]_i_41_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][20]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][20]_i_13 
       (.I0(data3[20]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [20]),
        .I4(MUX_A_out[20]),
        .O(\array_reg[31][20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \array_reg[31][20]_i_14 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[3]),
        .I2(\array_reg[31][20]_i_17_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][15]_i_22_n_0 ),
        .O(\array_reg[31][20]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][20]_i_15 
       (.I0(\array_reg[31][26]_i_20_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][20]_i_18_n_0 ),
        .O(\array_reg[31][20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0C0CFC0CF)) 
    \array_reg[31][20]_i_16 
       (.I0(\array_reg[31][22]_i_21_n_0 ),
        .I1(\array_reg[31][15]_i_30_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_31_n_0 ),
        .I4(\array_reg[31][24]_i_21_n_0 ),
        .I5(MUX_A_out[2]),
        .O(\array_reg[31][20]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h33333237)) 
    \array_reg[31][20]_i_17 
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [24]),
        .I4(\array_reg_reg[27][17] ),
        .O(\array_reg[31][20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF0BFB08F8)) 
    \array_reg[31][20]_i_18 
       (.I0(\array_reg[31][27]_i_44_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(\array_reg[31][22]_i_22_n_0 ),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][20]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[19]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[20]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[20]),
        .O(\sccpu/MUX_2_out [20]));
  LUT6 #(
    .INIT(64'hFFFF0000FF54FF54)) 
    \array_reg[31][20]_i_3 
       (.I0(\array_reg[31][20]_i_5_n_0 ),
        .I1(\array_reg[31][20]_i_6_n_0 ),
        .I2(\array_reg[31][20]_i_7_n_0 ),
        .I3(\array_reg[31][20]_i_8_n_0 ),
        .I4(\array_reg[31][20]_i_9_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_47_n_0),
        .O(DMEM_addr_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][20]_i_5 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [4]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0074)) 
    \array_reg[31][20]_i_6 
       (.I0(\array_reg[31][28]_i_14_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(\array_reg[31][28]_i_17_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .O(\array_reg[31][20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F001F11)) 
    \array_reg[31][20]_i_7 
       (.I0(\sccpu/MUX_B_out [20]),
        .I1(MUX_A_out[20]),
        .I2(dmem_reg_0_31_0_0_i_77_n_0),
        .I3(\array_reg[31][31]_i_46_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_49_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \array_reg[31][20]_i_8 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\array_reg_reg[31][20]_i_11_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][21]_i_19_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(\array_reg[31][20]_i_12_n_0 ),
        .O(\array_reg[31][20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][20]_i_9 
       (.I0(data1[19]),
        .I1(data2[20]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[20]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][20]_i_13_n_0 ),
        .O(\array_reg[31][20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][21]_i_1 
       (.I0(\sccpu/MUX_2_out [21]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][21]_i_12 
       (.I0(data3[21]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [21]),
        .I4(MUX_A_out[21]),
        .O(\array_reg[31][21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0B080B08)) 
    \array_reg[31][21]_i_13 
       (.I0(\sccpu/MUX_B_out [8]),
        .I1(MUX_A_out[0]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(\sccpu/MUX_B_out [9]),
        .I4(\array_reg[31][21]_i_29_n_0 ),
        .I5(MUX_A_out[1]),
        .O(\array_reg[31][21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h11111111D1DDD111)) 
    \array_reg[31][21]_i_14 
       (.I0(\array_reg[31][21]_i_30_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [10]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [11]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3F30AFAF3F30A0A0)) 
    \array_reg[31][21]_i_15 
       (.I0(\array_reg[31][21]_i_31_n_0 ),
        .I1(\array_reg[31][21]_i_32_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][21]_i_33_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][21]_i_34_n_0 ),
        .O(\array_reg[31][21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][21]_i_16 
       (.I0(dmem_reg_0_31_0_0_i_178_n_0),
        .I1(MUX_A_out[1]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(dmem_reg_0_31_0_0_i_180_n_0),
        .O(\array_reg[31][21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \array_reg[31][21]_i_17 
       (.I0(MUX_A_out[1]),
        .I1(dmem_reg_0_31_0_0_i_177_n_0),
        .I2(dmem_reg_0_31_0_0_i_141_n_0),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(\array_reg[31][21]_i_36_n_0 ),
        .I5(\array_reg_reg[27][15] ),
        .O(\array_reg[31][21]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hF1F000F0)) 
    \array_reg[31][21]_i_18 
       (.I0(\sccpu/MUX_B_out [21]),
        .I1(MUX_A_out[21]),
        .I2(dmem_reg_0_31_0_0_i_53_n_0),
        .I3(dmem_reg_0_31_0_0_i_52_n_0),
        .I4(dmem_reg_0_31_0_0_i_60_n_0),
        .O(\array_reg[31][21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][21]_i_19 
       (.I0(\array_reg[31][21]_i_37_n_0 ),
        .I1(\array_reg[31][21]_i_38_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][21]_i_39_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][21]_i_40_n_0 ),
        .O(\array_reg[31][21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][21]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[20]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[21]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[21]),
        .O(\sccpu/MUX_2_out [21]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][21]_i_20 
       (.I0(\array_reg[31][21]_i_41_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][22]_i_15_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][21]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][21]_i_21 
       (.I0(MUX_A_out[23]),
        .I1(\sccpu/MUX_B_out [23]),
        .O(\array_reg_reg[31][21]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][21]_i_22 
       (.I0(MUX_A_out[22]),
        .I1(\sccpu/MUX_B_out [22]),
        .O(\array_reg_reg[31][21]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][21]_i_23 
       (.I0(MUX_A_out[21]),
        .I1(\sccpu/MUX_B_out [21]),
        .O(\array_reg_reg[31][21]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][21]_i_24 
       (.I0(MUX_A_out[20]),
        .I1(\sccpu/MUX_B_out [20]),
        .O(\array_reg_reg[31][21]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][21]_i_25 
       (.I0(MUX_A_out[23]),
        .I1(\sccpu/MUX_B_out [23]),
        .O(\array_reg_reg[31][21] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][21]_i_26 
       (.I0(MUX_A_out[22]),
        .I1(\sccpu/MUX_B_out [22]),
        .O(\array_reg_reg[31][21] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][21]_i_27 
       (.I0(MUX_A_out[21]),
        .I1(\sccpu/MUX_B_out [21]),
        .O(\array_reg_reg[31][21] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][21]_i_28 
       (.I0(MUX_A_out[20]),
        .I1(\sccpu/MUX_B_out [20]),
        .O(\array_reg_reg[31][21] [0]));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][21]_i_29 
       (.I0(\sccpu/MUX_B_out [6]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [7]),
        .O(\array_reg[31][21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8B88BBBBBBBB)) 
    \array_reg[31][21]_i_3 
       (.I0(\array_reg[31][21]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][21]_i_6_n_0 ),
        .I3(\array_reg[31][21]_i_7_n_0 ),
        .I4(\array_reg[31][21]_i_8_n_0 ),
        .I5(\array_reg[31][21]_i_9_n_0 ),
        .O(DMEM_addr_in[21]));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][21]_i_30 
       (.I0(\sccpu/MUX_B_out [12]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [13]),
        .O(\array_reg[31][21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \array_reg[31][21]_i_31 
       (.I0(\sccpu/MUX_B_out [16]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [17]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][21]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][21]_i_32 
       (.I0(\sccpu/MUX_B_out [14]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [15]),
        .O(\array_reg[31][21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \array_reg[31][21]_i_33 
       (.I0(\sccpu/MUX_B_out [18]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [19]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][21]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \array_reg[31][21]_i_34 
       (.I0(\sccpu/MUX_B_out [20]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [21]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][21]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \array_reg[31][21]_i_36 
       (.I0(MUX_A_out[31]),
        .I1(MUX_A_out[29]),
        .I2(MUX_A_out[30]),
        .I3(MUX_A_out[27]),
        .I4(MUX_A_out[20]),
        .I5(MUX_A_out[12]),
        .O(\array_reg[31][21]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \array_reg[31][21]_i_37 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [27]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][21]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \array_reg[31][21]_i_38 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [23]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][21]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \array_reg[31][21]_i_39 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [25]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][21]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF0BFB08F8)) 
    \array_reg[31][21]_i_40 
       (.I0(\array_reg[31][27]_i_42_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_315_n_0),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][21]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0C0CFC0CF)) 
    \array_reg[31][21]_i_41 
       (.I0(\array_reg[31][23]_i_24_n_0 ),
        .I1(\array_reg[31][23]_i_25_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][15]_i_25_n_0 ),
        .I4(\array_reg[31][25]_i_25_n_0 ),
        .I5(MUX_A_out[2]),
        .O(\array_reg[31][21]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][21]_i_5 
       (.I0(data1[20]),
        .I1(data2[21]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[21]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][21]_i_12_n_0 ),
        .O(\array_reg[31][21]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][21]_i_6 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [5]),
        .I2(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \array_reg[31][21]_i_7 
       (.I0(\array_reg[31][21]_i_13_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][21]_i_14_n_0 ),
        .I3(MUX_A_out[3]),
        .I4(\array_reg[31][21]_i_15_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_51_n_0),
        .O(\array_reg[31][21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01510000)) 
    \array_reg[31][21]_i_8 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][21]_i_16_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][21]_i_17_n_0 ),
        .I4(\array_reg[31][31]_i_46_n_0 ),
        .I5(\array_reg[31][21]_i_18_n_0 ),
        .O(\array_reg[31][21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF2E002EFFFFFFFF)) 
    \array_reg[31][21]_i_9 
       (.I0(\array_reg[31][21]_i_19_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][22]_i_11_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(\array_reg[31][21]_i_20_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_16_n_0),
        .O(\array_reg[31][21]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][22]_i_1 
       (.I0(\sccpu/MUX_2_out [22]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \array_reg[31][22]_i_10 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][22]_i_15_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][23]_i_17_n_0 ),
        .O(\array_reg[31][22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][22]_i_11 
       (.I0(\array_reg[31][28]_i_19_n_0 ),
        .I1(\array_reg[31][24]_i_17_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][22]_i_16_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][22]_i_17_n_0 ),
        .O(\array_reg[31][22]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h55FDFFFD)) 
    \array_reg[31][22]_i_12 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][30]_i_29_n_0 ),
        .I2(\array_reg[31][30]_i_28_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][30]_i_27_n_0 ),
        .O(\array_reg[31][22]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \array_reg[31][22]_i_13 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][30]_i_34_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][30]_i_33_n_0 ),
        .O(\array_reg[31][22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    \array_reg[31][22]_i_14 
       (.I0(\array_reg[31][22]_i_18_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(\array_reg[31][22]_i_19_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][22]_i_20_n_0 ),
        .I5(\array_reg[31][31]_i_46_n_0 ),
        .O(\array_reg[31][22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][22]_i_15 
       (.I0(\array_reg[31][24]_i_20_n_0 ),
        .I1(\array_reg[31][24]_i_21_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][22]_i_21_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][15]_i_30_n_0 ),
        .O(\array_reg[31][22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F1F0E0)) 
    \array_reg[31][22]_i_16 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [26]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00F404F707)) 
    \array_reg[31][22]_i_17 
       (.I0(\array_reg[31][27]_i_44_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(\array_reg[31][22]_i_22_n_0 ),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][22]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \array_reg[31][22]_i_18 
       (.I0(\sccpu/MUX_B_out [22]),
        .I1(MUX_A_out[22]),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \array_reg[31][22]_i_19 
       (.I0(\sccpu/MUX_B_out [3]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [4]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][22]_i_23_n_0 ),
        .O(\array_reg[31][22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][22]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[21]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[22]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[22]),
        .O(\sccpu/MUX_2_out [22]));
  LUT6 #(
    .INIT(64'h000000002F232C20)) 
    \array_reg[31][22]_i_20 
       (.I0(\array_reg_reg[31][31] [0]),
        .I1(MUX_A_out[0]),
        .I2(MUX_A_out[1]),
        .I3(\sccpu/MUX_B_out [1]),
        .I4(\sccpu/MUX_B_out [2]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][22]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \array_reg[31][22]_i_21 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .O(\array_reg[31][22]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][22]_i_22 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [22]),
        .O(\array_reg[31][22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000B800000000)) 
    \array_reg[31][22]_i_23 
       (.I0(\sccpu/MUX_B_out [5]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [6]),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(\array_reg_reg[19][12] ),
        .O(\array_reg[31][22]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][22]_i_3 
       (.I0(\array_reg[31][22]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][22]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][22]_i_7_n_0 ),
        .O(DMEM_addr_in[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][22]_i_5 
       (.I0(\array_reg[31][22]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[22]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][22]_i_9_n_0 ),
        .O(\array_reg[31][22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \array_reg[31][22]_i_6 
       (.I0(\array_reg[31][22]_i_10_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_18_n_0),
        .I2(\array_reg[31][23]_i_13_n_0 ),
        .I3(\array_reg[31][22]_i_11_n_0 ),
        .I4(MUX_A_out[0]),
        .O(\array_reg[31][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \array_reg[31][22]_i_7 
       (.I0(\sccpu/MUX_B_out [6]),
        .I1(dmem_reg_0_31_0_0_i_18_n_0),
        .I2(dmem_reg_0_31_0_0_i_51_n_0),
        .I3(\array_reg[31][22]_i_12_n_0 ),
        .I4(\array_reg[31][22]_i_13_n_0 ),
        .I5(\array_reg[31][22]_i_14_n_0 ),
        .O(\array_reg[31][22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][22]_i_8 
       (.I0(data1[21]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[22]),
        .O(\array_reg[31][22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][22]_i_9 
       (.I0(data3[22]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [22]),
        .I4(MUX_A_out[22]),
        .O(\array_reg[31][22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][23]_i_1 
       (.I0(\sccpu/MUX_2_out [23]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \array_reg[31][23]_i_10 
       (.I0(\array_reg[31][19]_i_11_n_0 ),
        .I1(\array_reg[31][27]_i_20_n_0 ),
        .I2(\array_reg[31][27]_i_21_n_0 ),
        .I3(MUX_A_out[2]),
        .O(\array_reg[31][23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hBBBA)) 
    \array_reg[31][23]_i_11 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][31]_i_54_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][31]_i_53_n_0 ),
        .O(\array_reg[31][23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \array_reg[31][23]_i_12 
       (.I0(\array_reg[31][31]_i_42_n_0 ),
        .I1(\array_reg[31][23]_i_17_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][24]_i_16_n_0 ),
        .O(\array_reg[31][23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][23]_i_13 
       (.I0(\array_reg[31][29]_i_26_n_0 ),
        .I1(\array_reg[31][25]_i_19_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][25]_i_18_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][23]_i_18_n_0 ),
        .O(\array_reg[31][23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][23]_i_15 
       (.I0(data3[23]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [23]),
        .I3(MUX_A_out[23]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][23]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][23]_i_16 
       (.I0(data1[22]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[23]),
        .O(\array_reg[31][23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][23]_i_17 
       (.I0(\array_reg[31][25]_i_24_n_0 ),
        .I1(\array_reg[31][25]_i_25_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][23]_i_24_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][23]_i_25_n_0 ),
        .O(\array_reg[31][23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F1F0E0)) 
    \array_reg[31][23]_i_18 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [23]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][23]_i_19 
       (.I0(MUX_A_out[23]),
        .I1(\sccpu/MUX_B_out [23]),
        .O(\array_reg_reg[31][23]_0 [3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][23]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[22]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[23]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[23]),
        .O(\sccpu/MUX_2_out [23]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][23]_i_20 
       (.I0(MUX_A_out[22]),
        .I1(\sccpu/MUX_B_out [22]),
        .O(\array_reg_reg[31][23]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][23]_i_21 
       (.I0(MUX_A_out[21]),
        .I1(\sccpu/MUX_B_out [21]),
        .O(\array_reg_reg[31][23]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][23]_i_22 
       (.I0(MUX_A_out[20]),
        .I1(\sccpu/MUX_B_out [20]),
        .O(\array_reg_reg[31][23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \array_reg[31][23]_i_24 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [27]),
        .O(\array_reg[31][23]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \array_reg[31][23]_i_25 
       (.I0(MUX_A_out[4]),
        .I1(\sccpu/MUX_B_out [23]),
        .I2(MUX_A_out[3]),
        .I3(\array_reg_reg[31][31] [1]),
        .O(\array_reg[31][23]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][23]_i_26 
       (.I0(MUX_A_out[23]),
        .I1(\sccpu/MUX_B_out [23]),
        .O(\array_reg_reg[31][23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][23]_i_27 
       (.I0(MUX_A_out[22]),
        .I1(\sccpu/MUX_B_out [22]),
        .O(\array_reg_reg[31][23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][23]_i_28 
       (.I0(MUX_A_out[21]),
        .I1(\sccpu/MUX_B_out [21]),
        .O(\array_reg_reg[31][23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][23]_i_29 
       (.I0(MUX_A_out[20]),
        .I1(\sccpu/MUX_B_out [20]),
        .O(\array_reg_reg[31][23] [0]));
  LUT6 #(
    .INIT(64'h00000000FFFFBBBA)) 
    \array_reg[31][23]_i_3 
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(\array_reg[31][23]_i_5_n_0 ),
        .I2(\array_reg[31][23]_i_6_n_0 ),
        .I3(\array_reg[31][23]_i_7_n_0 ),
        .I4(\array_reg[31][23]_i_8_n_0 ),
        .I5(\array_reg[31][23]_i_9_n_0 ),
        .O(DMEM_addr_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][23]_i_5 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [7]),
        .I2(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][23]_i_6 
       (.I0(\array_reg[31][23]_i_10_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(\array_reg[31][31]_i_45_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .O(\array_reg[31][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F001F11)) 
    \array_reg[31][23]_i_7 
       (.I0(\sccpu/MUX_B_out [23]),
        .I1(MUX_A_out[23]),
        .I2(\array_reg[31][23]_i_11_n_0 ),
        .I3(\array_reg[31][31]_i_46_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_49_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h888888888AAA8A88)) 
    \array_reg[31][23]_i_8 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\array_reg[31][23]_i_12_n_0 ),
        .I2(\array_reg[31][24]_i_10_n_0 ),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][23]_i_13_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00004700FF004700)) 
    \array_reg[31][23]_i_9 
       (.I0(data0[23]),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(\array_reg[31][23]_i_15_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(\array_reg[31][23]_i_16_n_0 ),
        .O(\array_reg[31][23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][24]_i_1 
       (.I0(\sccpu/MUX_2_out [24]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF0FFF00055335533)) 
    \array_reg[31][24]_i_10 
       (.I0(\array_reg[31][28]_i_19_n_0 ),
        .I1(\array_reg[31][24]_i_17_n_0 ),
        .I2(\array_reg[31][30]_i_25_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][26]_i_20_n_0 ),
        .I5(MUX_A_out[1]),
        .O(\array_reg[31][24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \array_reg[31][24]_i_11 
       (.I0(\sccpu/MUX_B_out [8]),
        .I1(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][24]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \array_reg[31][24]_i_12 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(\array_reg[31][28]_i_27_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][28]_i_23_n_0 ),
        .I4(MUX_A_out[3]),
        .O(\array_reg[31][24]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][24]_i_13 
       (.I0(\array_reg[31][24]_i_18_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][24]_i_19_n_0 ),
        .I3(MUX_A_out[3]),
        .O(\array_reg[31][24]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][24]_i_14 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[24]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EFEFFFF0E0E0)) 
    \array_reg[31][24]_i_15 
       (.I0(dmem_reg_0_31_0_0_i_162_n_0),
        .I1(MUX_A_out[1]),
        .I2(MUX_A_out[3]),
        .I3(dmem_reg_0_31_0_0_i_161_n_0),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][28]_i_21_n_0 ),
        .O(\array_reg[31][24]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][24]_i_16 
       (.I0(\array_reg[31][26]_i_18_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][24]_i_20_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][24]_i_21_n_0 ),
        .O(\array_reg[31][24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F1F0E0)) 
    \array_reg[31][24]_i_17 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [24]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \array_reg[31][24]_i_18 
       (.I0(\sccpu/MUX_B_out [13]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [14]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][30]_i_41_n_0 ),
        .O(\array_reg[31][24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5F50C0C05F50CFCF)) 
    \array_reg[31][24]_i_19 
       (.I0(\array_reg[31][24]_i_22_n_0 ),
        .I1(\array_reg[31][24]_i_23_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][24]_i_24_n_0 ),
        .I4(MUX_A_out[0]),
        .I5(\array_reg[31][24]_i_25_n_0 ),
        .O(\array_reg[31][24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][24]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[23]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[24]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[24]),
        .O(\sccpu/MUX_2_out [24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \array_reg[31][24]_i_20 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .O(\array_reg[31][24]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \array_reg[31][24]_i_21 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .O(\array_reg[31][24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \array_reg[31][24]_i_22 
       (.I0(\array_reg_reg[27][15] ),
        .I1(dmem_reg_0_31_0_0_i_312_n_0),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [9]),
        .O(\array_reg[31][24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \array_reg[31][24]_i_23 
       (.I0(\sccpu/MUX_B_out [10]),
        .I1(\array_reg_reg[27][15] ),
        .I2(dmem_reg_0_31_0_0_i_312_n_0),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \array_reg[31][24]_i_24 
       (.I0(\sccpu/MUX_B_out [11]),
        .I1(\array_reg_reg[27][15] ),
        .I2(dmem_reg_0_31_0_0_i_312_n_0),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][24]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \array_reg[31][24]_i_25 
       (.I0(\array_reg_reg[27][15] ),
        .I1(dmem_reg_0_31_0_0_i_312_n_0),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [12]),
        .O(\array_reg[31][24]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][24]_i_3 
       (.I0(\array_reg[31][24]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][24]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][24]_i_7_n_0 ),
        .O(DMEM_addr_in[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][24]_i_5 
       (.I0(data1[23]),
        .I1(data2[24]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[24]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][24]_i_8_n_0 ),
        .O(\array_reg[31][24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2F2020202F202F2F)) 
    \array_reg[31][24]_i_6 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][24]_i_9_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(\array_reg[31][25]_i_11_n_0 ),
        .I4(MUX_A_out[0]),
        .I5(\array_reg[31][24]_i_10_n_0 ),
        .O(\array_reg[31][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AAAAAA20)) 
    \array_reg[31][24]_i_7 
       (.I0(\array_reg[31][24]_i_11_n_0 ),
        .I1(\array_reg[31][24]_i_12_n_0 ),
        .I2(\array_reg[31][24]_i_13_n_0 ),
        .I3(\array_reg[31][24]_i_14_n_0 ),
        .I4(\array_reg[31][31]_i_46_n_0 ),
        .I5(\array_reg[31][24]_i_15_n_0 ),
        .O(\array_reg[31][24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][24]_i_8 
       (.I0(data3[24]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(MUX_A_out[24]),
        .I4(\sccpu/MUX_B_out [24]),
        .O(\array_reg[31][24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \array_reg[31][24]_i_9 
       (.I0(\array_reg[31][25]_i_16_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][25]_i_17_n_0 ),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][24]_i_16_n_0 ),
        .O(\array_reg[31][24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][25]_i_1 
       (.I0(\sccpu/MUX_2_out [25]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \array_reg[31][25]_i_10 
       (.I0(\array_reg[31][26]_i_17_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][26]_i_18_n_0 ),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][25]_i_16_n_0 ),
        .I5(\array_reg[31][25]_i_17_n_0 ),
        .O(\array_reg[31][25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][25]_i_11 
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(\array_reg[31][25]_i_18_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][29]_i_26_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][25]_i_19_n_0 ),
        .O(\array_reg[31][25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \array_reg[31][25]_i_12 
       (.I0(\array_reg[31][25]_i_20_n_0 ),
        .I1(MUX_A_out[3]),
        .I2(\array_reg[31][25]_i_21_n_0 ),
        .I3(\array_reg[31][25]_i_22_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][25]_i_23_n_0 ),
        .O(\array_reg[31][25]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFC5)) 
    \array_reg[31][25]_i_13 
       (.I0(\array_reg[31][29]_i_29_n_0 ),
        .I1(\array_reg[31][29]_i_30_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[3]),
        .O(\array_reg[31][25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \array_reg[31][25]_i_14 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][29]_i_31_n_0 ),
        .I2(\array_reg[31][29]_i_32_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][29]_i_34_n_0 ),
        .I5(\array_reg[31][29]_i_33_n_0 ),
        .O(\array_reg[31][25]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][25]_i_15 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][25]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \array_reg[31][25]_i_16 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [27]),
        .I3(MUX_A_out[2]),
        .I4(\array_reg_reg[31][31] [1]),
        .O(\array_reg[31][25]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][25]_i_17 
       (.I0(\array_reg[31][25]_i_24_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][25]_i_25_n_0 ),
        .O(\array_reg[31][25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F1F0E0)) 
    \array_reg[31][25]_i_18 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [27]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F1F0E0)) 
    \array_reg[31][25]_i_19 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [25]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][25]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[24]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[25]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[25]),
        .O(\sccpu/MUX_2_out [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \array_reg[31][25]_i_20 
       (.I0(MUX_A_out[2]),
        .I1(dmem_reg_0_31_0_0_i_179_n_0),
        .I2(\sccpu/MUX_B_out [1]),
        .I3(MUX_A_out[0]),
        .I4(\array_reg_reg[31][31] [0]),
        .I5(MUX_A_out[1]),
        .O(\array_reg[31][25]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h05040004)) 
    \array_reg[31][25]_i_21 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [9]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [8]),
        .O(\array_reg[31][25]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \array_reg[31][25]_i_22 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [7]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [6]),
        .O(\array_reg[31][25]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \array_reg[31][25]_i_23 
       (.I0(MUX_A_out[2]),
        .I1(dmem_reg_0_31_0_0_i_180_n_0),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[1]),
        .I4(dmem_reg_0_31_0_0_i_178_n_0),
        .O(\array_reg[31][25]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \array_reg[31][25]_i_24 
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .O(\array_reg[31][25]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \array_reg[31][25]_i_25 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .O(\array_reg[31][25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \array_reg[31][25]_i_3 
       (.I0(\array_reg[31][25]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][25]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][25]_i_7_n_0 ),
        .I5(\array_reg[31][25]_i_8_n_0 ),
        .O(DMEM_addr_in[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][25]_i_5 
       (.I0(data1[24]),
        .I1(data2[25]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[25]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][25]_i_9_n_0 ),
        .O(\array_reg[31][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h202F202F2F2F2020)) 
    \array_reg[31][25]_i_6 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][25]_i_10_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(\array_reg[31][26]_i_11_n_0 ),
        .I4(\array_reg[31][25]_i_11_n_0 ),
        .I5(MUX_A_out[0]),
        .O(\array_reg[31][25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \array_reg[31][25]_i_7 
       (.I0(\sccpu/MUX_B_out [9]),
        .I1(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBB0B)) 
    \array_reg[31][25]_i_8 
       (.I0(\array_reg[31][25]_i_12_n_0 ),
        .I1(\array_reg[31][31]_i_46_n_0 ),
        .I2(\array_reg[31][25]_i_13_n_0 ),
        .I3(\array_reg[31][25]_i_14_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(\array_reg[31][25]_i_15_n_0 ),
        .O(\array_reg[31][25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][25]_i_9 
       (.I0(data3[25]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [25]),
        .I4(MUX_A_out[25]),
        .O(\array_reg[31][25]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][26]_i_1 
       (.I0(\sccpu/MUX_2_out [26]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \array_reg[31][26]_i_10 
       (.I0(\array_reg[31][26]_i_17_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][26]_i_18_n_0 ),
        .I3(\array_reg[31][27]_i_26_n_0 ),
        .I4(MUX_A_out[0]),
        .O(\array_reg[31][26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][26]_i_11 
       (.I0(\array_reg_reg[31][30] ),
        .I1(\array_reg[31][26]_i_19_n_0 ),
        .I2(MUX_A_out[1]),
        .I3(\array_reg[31][30]_i_25_n_0 ),
        .I4(MUX_A_out[2]),
        .I5(\array_reg[31][26]_i_20_n_0 ),
        .O(\array_reg[31][26]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h020202A2)) 
    \array_reg[31][26]_i_12 
       (.I0(MUX_A_out[3]),
        .I1(\array_reg[31][30]_i_33_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][30]_i_28_n_0 ),
        .I4(\array_reg[31][30]_i_29_n_0 ),
        .O(\array_reg[31][26]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h55554540)) 
    \array_reg[31][26]_i_13 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(\array_reg[31][30]_i_34_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][30]_i_30_n_0 ),
        .I4(MUX_A_out[3]),
        .O(\array_reg[31][26]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][26]_i_14 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[26]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][26]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \array_reg[31][26]_i_15 
       (.I0(dmem_reg_0_31_0_0_i_108_n_0),
        .I1(MUX_A_out[3]),
        .I2(dmem_reg_0_31_0_0_i_184_n_0),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][30]_i_27_n_0 ),
        .O(\array_reg[31][26]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \array_reg[31][26]_i_16 
       (.I0(dmem_reg_0_31_0_0_i_18_n_0),
        .I1(\sccpu/MUX_B_out [10]),
        .O(\array_reg[31][26]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \array_reg[31][26]_i_17 
       (.I0(MUX_A_out[2]),
        .I1(MUX_A_out[4]),
        .I2(MUX_A_out[3]),
        .I3(\sccpu/MUX_B_out [28]),
        .O(\array_reg[31][26]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \array_reg[31][26]_i_18 
       (.I0(\sccpu/MUX_B_out [30]),
        .I1(MUX_A_out[2]),
        .I2(\sccpu/MUX_B_out [26]),
        .I3(MUX_A_out[3]),
        .I4(MUX_A_out[4]),
        .O(\array_reg[31][26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \array_reg[31][26]_i_19 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [28]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][26]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[25]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[26]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[26]),
        .O(\sccpu/MUX_2_out [26]));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \array_reg[31][26]_i_20 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [26]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][26]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][26]_i_3 
       (.I0(\array_reg[31][26]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][26]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][26]_i_7_n_0 ),
        .O(DMEM_addr_in[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][26]_i_5 
       (.I0(\array_reg[31][26]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[26]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][26]_i_9_n_0 ),
        .O(\array_reg[31][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h444444444F444FFF)) 
    \array_reg[31][26]_i_6 
       (.I0(\array_reg[31][26]_i_10_n_0 ),
        .I1(\array_reg[31][31]_i_42_n_0 ),
        .I2(\array_reg_reg[31][27]_i_13_n_0 ),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][26]_i_11_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \array_reg[31][26]_i_7 
       (.I0(\array_reg[31][26]_i_12_n_0 ),
        .I1(\array_reg[31][26]_i_13_n_0 ),
        .I2(\array_reg[31][26]_i_14_n_0 ),
        .I3(\array_reg[31][31]_i_46_n_0 ),
        .I4(\array_reg[31][26]_i_15_n_0 ),
        .I5(\array_reg[31][26]_i_16_n_0 ),
        .O(\array_reg[31][26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][26]_i_8 
       (.I0(data1[25]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[26]),
        .O(\array_reg[31][26]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][26]_i_9 
       (.I0(data3[26]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [26]),
        .I4(MUX_A_out[26]),
        .O(\array_reg[31][26]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][27]_i_1 
       (.I0(\sccpu/MUX_2_out [27]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'h72FF)) 
    \array_reg[31][27]_i_10 
       (.I0(MUX_A_out[2]),
        .I1(\array_reg[31][19]_i_11_n_0 ),
        .I2(\array_reg[31][19]_i_12_n_0 ),
        .I3(MUX_A_out[3]),
        .O(\array_reg[31][27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \array_reg[31][27]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_156_n_0),
        .I1(MUX_A_out[3]),
        .I2(\array_reg[31][31]_i_53_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][27]_i_20_n_0 ),
        .I5(\array_reg[31][27]_i_21_n_0 ),
        .O(\array_reg[31][27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][27]_i_12 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [11]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][27]_i_15 
       (.I0(\array_reg[31][27]_i_26_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][28]_i_20_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF808E6E6)) 
    \array_reg[31][27]_i_19 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(data3[27]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][27]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \array_reg[31][27]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[26]),
        .I2(\array_reg[31][27]_i_3_n_0 ),
        .I3(\array_reg[31][31]_i_20_n_0 ),
        .I4(DMEM_data_out[27]),
        .O(\sccpu/MUX_2_out [27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \array_reg[31][27]_i_20 
       (.I0(MUX_A_out[1]),
        .I1(dmem_reg_0_31_0_0_i_179_n_0),
        .I2(\sccpu/MUX_B_out [11]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [10]),
        .O(\array_reg[31][27]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0A080008)) 
    \array_reg[31][27]_i_21 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [9]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [8]),
        .O(\array_reg[31][27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF01FF00FE)) 
    \array_reg[31][27]_i_22 
       (.I0(MUX_A_out[2]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(\array_reg[31][27]_i_41_n_0 ),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF01FF00FE)) 
    \array_reg[31][27]_i_23 
       (.I0(MUX_A_out[2]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(\array_reg[31][27]_i_42_n_0 ),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FE00FF01)) 
    \array_reg[31][27]_i_24 
       (.I0(MUX_A_out[2]),
        .I1(MUX_A_out[3]),
        .I2(MUX_A_out[4]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(\array_reg[31][27]_i_43_n_0 ),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0E0F0F1)) 
    \array_reg[31][27]_i_25 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(\array_reg_reg[27][17] ),
        .I4(\array_reg[31][27]_i_44_n_0 ),
        .I5(MUX_A_out[2]),
        .O(\array_reg[31][27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFCF4F7FFFFF4F7F)) 
    \array_reg[31][27]_i_26 
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(MUX_A_out[1]),
        .I2(\array_reg[31][27]_i_45_n_0 ),
        .I3(\sccpu/MUX_B_out [27]),
        .I4(MUX_A_out[2]),
        .I5(\array_reg_reg[31][31] [1]),
        .O(\array_reg[31][27]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][27]_i_27 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][24] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][24]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][24] ),
        .O(MUX_A_out[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_28 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .O(\array_reg_reg[31][27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_29 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[26]),
        .O(\array_reg_reg[31][27] [2]));
  LUT5 #(
    .INIT(32'hAAA800A8)) 
    \array_reg[31][27]_i_3 
       (.I0(\array_reg[31][31]_i_18_n_0 ),
        .I1(\array_reg[31][27]_i_5_n_0 ),
        .I2(\array_reg[31][27]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(\array_reg[31][27]_i_7_n_0 ),
        .O(\array_reg[31][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_30 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .O(\array_reg_reg[31][27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_31 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[24]),
        .O(\array_reg_reg[31][27] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_32 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .O(\array_reg_reg[31][27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_33 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[26]),
        .O(\array_reg_reg[31][27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_34 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .O(\array_reg_reg[31][27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_35 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[24]),
        .O(\array_reg_reg[31][27]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_36 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_37 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[26]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_38 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][27]_i_39 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[24]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][27]_i_41 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [27]),
        .O(\array_reg[31][27]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][27]_i_42 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [29]),
        .O(\array_reg[31][27]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][27]_i_43 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [28]),
        .O(\array_reg[31][27]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \array_reg[31][27]_i_44 
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [30]),
        .O(\array_reg[31][27]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00000F5F03130F5F)) 
    \array_reg[31][27]_i_45 
       (.I0(\sccpu/shamt [4]),
        .I1(RF_Rs_out[4]),
        .I2(\sccpu/Decoder_inst/shamt0 ),
        .I3(\sccpu/shamt [3]),
        .I4(dmem_reg_0_31_0_0_i_119_n_0),
        .I5(RF_Rs_out[3]),
        .O(\array_reg[31][27]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_46 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .O(\array_reg_reg[31][27]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_47 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[26]),
        .O(\array_reg_reg[31][27]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_48 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[25]),
        .O(\array_reg_reg[31][27]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][27]_i_49 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[24]),
        .O(\array_reg_reg[31][27]_1 [0]));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \array_reg[31][27]_i_5 
       (.I0(\array_reg[31][27]_i_8_n_0 ),
        .I1(\array_reg[31][27]_i_9_n_0 ),
        .I2(\array_reg[31][27]_i_10_n_0 ),
        .I3(\array_reg[31][31]_i_46_n_0 ),
        .I4(\array_reg[31][27]_i_11_n_0 ),
        .I5(\array_reg[31][27]_i_12_n_0 ),
        .O(\array_reg[31][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000A202AAAAA202)) 
    \array_reg[31][27]_i_6 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\array_reg_reg[31][27]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg_reg[31][27]_i_14_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(\array_reg[31][27]_i_15_n_0 ),
        .O(\array_reg[31][27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][27]_i_7 
       (.I0(data1[26]),
        .I1(data2[27]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[27]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][27]_i_19_n_0 ),
        .O(\array_reg[31][27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][27]_i_8 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[27]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAAABABBBA)) 
    \array_reg[31][27]_i_9 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(MUX_A_out[3]),
        .I2(\array_reg[31][31]_i_43_n_0 ),
        .I3(MUX_A_out[2]),
        .I4(\array_reg[31][31]_i_52_n_0 ),
        .I5(\array_reg[31][31]_i_51_n_0 ),
        .O(\array_reg[31][27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][28]_i_1 
       (.I0(\sccpu/MUX_2_out [28]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][28]_i_10 
       (.I0(data1[27]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[28]),
        .O(\array_reg[31][28]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][28]_i_11 
       (.I0(data3[28]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [28]),
        .I4(MUX_A_out[28]),
        .O(\array_reg[31][28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0555015100500151)) 
    \array_reg[31][28]_i_12 
       (.I0(MUX_A_out[0]),
        .I1(\array_reg[31][28]_i_19_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][30]_i_25_n_0 ),
        .O(\array_reg[31][28]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \array_reg[31][28]_i_13 
       (.I0(\array_reg[31][28]_i_20_n_0 ),
        .I1(MUX_A_out[0]),
        .I2(\array_reg[31][29]_i_27_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][28]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][28]_i_14 
       (.I0(\array_reg[31][28]_i_21_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][28]_i_22_n_0 ),
        .O(\array_reg[31][28]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \array_reg[31][28]_i_15 
       (.I0(MUX_A_out[1]),
        .I1(dmem_reg_0_31_0_0_i_162_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_161_n_0),
        .O(\array_reg[31][28]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \array_reg[31][28]_i_16 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(\array_reg[31][28]_i_23_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][28]_i_24_n_0 ),
        .I4(MUX_A_out[3]),
        .O(\array_reg[31][28]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \array_reg[31][28]_i_17 
       (.I0(\array_reg[31][28]_i_25_n_0 ),
        .I1(\array_reg[31][28]_i_26_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][28]_i_27_n_0 ),
        .O(\array_reg[31][28]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \array_reg[31][28]_i_18 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[28]),
        .O(\array_reg[31][28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F1F0E0)) 
    \array_reg[31][28]_i_19 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [28]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][28]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[27]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[28]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[28]),
        .O(\sccpu/MUX_2_out [28]));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \array_reg[31][28]_i_20 
       (.I0(\sccpu/MUX_B_out [30]),
        .I1(MUX_A_out[1]),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[4]),
        .I4(MUX_A_out[3]),
        .I5(\sccpu/MUX_B_out [28]),
        .O(\array_reg[31][28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF35FFFFFF350000)) 
    \array_reg[31][28]_i_21 
       (.I0(\sccpu/MUX_B_out [6]),
        .I1(\sccpu/MUX_B_out [5]),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][30]_i_39_n_0 ),
        .O(\array_reg[31][28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \array_reg[31][28]_i_22 
       (.I0(\sccpu/MUX_B_out [9]),
        .I1(MUX_A_out[0]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(\sccpu/MUX_B_out [10]),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][28]_i_28_n_0 ),
        .O(\array_reg[31][28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \array_reg[31][28]_i_23 
       (.I0(\array_reg[31][28]_i_29_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [23]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [24]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \array_reg[31][28]_i_24 
       (.I0(\array_reg[31][28]_i_30_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [27]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [28]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][28]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \array_reg[31][28]_i_25 
       (.I0(dmem_reg_0_31_0_0_i_179_n_0),
        .I1(\sccpu/MUX_B_out [16]),
        .I2(MUX_A_out[0]),
        .I3(\sccpu/MUX_B_out [15]),
        .I4(MUX_A_out[1]),
        .O(\array_reg[31][28]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0A080008)) 
    \array_reg[31][28]_i_26 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [14]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [13]),
        .O(\array_reg[31][28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \array_reg[31][28]_i_27 
       (.I0(\sccpu/MUX_B_out [17]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [18]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][30]_i_42_n_0 ),
        .O(\array_reg[31][28]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][28]_i_28 
       (.I0(\sccpu/MUX_B_out [11]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [12]),
        .O(\array_reg[31][28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000000B800000000)) 
    \array_reg[31][28]_i_29 
       (.I0(\sccpu/MUX_B_out [21]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [22]),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(\array_reg_reg[19][12] ),
        .O(\array_reg[31][28]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB8B8)) 
    \array_reg[31][28]_i_3 
       (.I0(\array_reg[31][28]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][28]_i_6_n_0 ),
        .I3(\array_reg[31][28]_i_7_n_0 ),
        .I4(\array_reg[31][28]_i_8_n_0 ),
        .I5(\array_reg[31][28]_i_9_n_0 ),
        .O(DMEM_addr_in[28]));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \array_reg[31][28]_i_30 
       (.I0(\sccpu/MUX_B_out [25]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [26]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][28]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][28]_i_5 
       (.I0(\array_reg[31][28]_i_10_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[28]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][28]_i_11_n_0 ),
        .O(\array_reg[31][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00002202AAAA2202)) 
    \array_reg[31][28]_i_6 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\array_reg[31][28]_i_12_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][29]_i_11_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(\array_reg[31][28]_i_13_n_0 ),
        .O(\array_reg[31][28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][28]_i_7 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [12]),
        .I2(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][28]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \array_reg[31][28]_i_8 
       (.I0(\array_reg[31][31]_i_46_n_0 ),
        .I1(\array_reg[31][28]_i_14_n_0 ),
        .I2(MUX_A_out[3]),
        .I3(\array_reg[31][28]_i_15_n_0 ),
        .O(\array_reg[31][28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4545FF45)) 
    \array_reg[31][28]_i_9 
       (.I0(\array_reg[31][28]_i_16_n_0 ),
        .I1(\array_reg[31][28]_i_17_n_0 ),
        .I2(MUX_A_out[3]),
        .I3(\array_reg[31][28]_i_18_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_49_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][29]_i_1 
       (.I0(\sccpu/MUX_2_out [29]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][29]_i_10 
       (.I0(data3[29]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [29]),
        .I4(MUX_A_out[29]),
        .O(\array_reg[31][29]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \array_reg[31][29]_i_11 
       (.I0(MUX_A_out[1]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][29]_i_26_n_0 ),
        .O(\array_reg[31][29]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \array_reg[31][29]_i_12 
       (.I0(MUX_A_out[1]),
        .I1(\array_reg[31][30]_i_26_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][29]_i_27_n_0 ),
        .O(\array_reg[31][29]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \array_reg[31][29]_i_13 
       (.I0(\sccpu/MUX_B_out [13]),
        .I1(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][29]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \array_reg[31][29]_i_14 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(\array_reg[31][29]_i_28_n_0 ),
        .I2(\array_reg[31][29]_i_29_n_0 ),
        .I3(MUX_A_out[2]),
        .O(\array_reg[31][29]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2FFFF)) 
    \array_reg[31][29]_i_15 
       (.I0(\array_reg[31][29]_i_30_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][29]_i_31_n_0 ),
        .I3(\array_reg[31][29]_i_32_n_0 ),
        .I4(MUX_A_out[3]),
        .O(\array_reg[31][29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][29]_i_16 
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(MUX_A_out[29]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000044474447)) 
    \array_reg[31][29]_i_17 
       (.I0(\array_reg[31][21]_i_13_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][29]_i_33_n_0 ),
        .I3(\array_reg[31][29]_i_34_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_85_n_0),
        .I5(MUX_A_out[3]),
        .O(\array_reg[31][29]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][29]_i_18 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .O(\array_reg_reg[31][29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][29]_i_19 
       (.I0(MUX_A_out[30]),
        .I1(\sccpu/MUX_B_out [30]),
        .O(\array_reg_reg[31][29] [2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][29]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[28]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[29]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[29]),
        .O(\sccpu/MUX_2_out [29]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][29]_i_20 
       (.I0(MUX_A_out[29]),
        .I1(\sccpu/MUX_B_out [29]),
        .O(\array_reg_reg[31][29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][29]_i_21 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[28]),
        .O(\array_reg_reg[31][29] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][29]_i_22 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .O(\array_reg_reg[31][29]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][29]_i_23 
       (.I0(MUX_A_out[30]),
        .I1(\sccpu/MUX_B_out [30]),
        .O(\array_reg_reg[31][29]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][29]_i_24 
       (.I0(MUX_A_out[29]),
        .I1(\sccpu/MUX_B_out [29]),
        .O(\array_reg_reg[31][29]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][29]_i_25 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[28]),
        .O(\array_reg_reg[31][29]_0 [0]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F1F0E0)) 
    \array_reg[31][29]_i_26 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [29]),
        .I5(\array_reg_reg[27][17] ),
        .O(\array_reg[31][29]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \array_reg[31][29]_i_27 
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(MUX_A_out[1]),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[4]),
        .I4(MUX_A_out[3]),
        .I5(\sccpu/MUX_B_out [29]),
        .O(\array_reg[31][29]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBAAABA)) 
    \array_reg[31][29]_i_28 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][31]_i_50_n_0 ),
        .I3(MUX_A_out[1]),
        .I4(\array_reg[31][31]_i_49_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][29]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \array_reg[31][29]_i_29 
       (.I0(\sccpu/MUX_B_out [22]),
        .I1(MUX_A_out[0]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(\sccpu/MUX_B_out [23]),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][29]_i_35_n_0 ),
        .O(\array_reg[31][29]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][29]_i_3 
       (.I0(\array_reg[31][29]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][29]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][29]_i_7_n_0 ),
        .O(DMEM_addr_in[29]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \array_reg[31][29]_i_30 
       (.I0(\sccpu/MUX_B_out [18]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [19]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][21]_i_34_n_0 ),
        .O(\array_reg[31][29]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \array_reg[31][29]_i_31 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [15]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [14]),
        .O(\array_reg[31][29]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \array_reg[31][29]_i_32 
       (.I0(dmem_reg_0_31_0_0_i_179_n_0),
        .I1(\sccpu/MUX_B_out [17]),
        .I2(MUX_A_out[0]),
        .I3(\sccpu/MUX_B_out [16]),
        .I4(MUX_A_out[1]),
        .O(\array_reg[31][29]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h05040004)) 
    \array_reg[31][29]_i_33 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [13]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [12]),
        .O(\array_reg[31][29]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h54040000)) 
    \array_reg[31][29]_i_34 
       (.I0(dmem_reg_0_31_0_0_i_179_n_0),
        .I1(\sccpu/MUX_B_out [11]),
        .I2(MUX_A_out[0]),
        .I3(\sccpu/MUX_B_out [10]),
        .I4(MUX_A_out[1]),
        .O(\array_reg[31][29]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][29]_i_35 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [25]),
        .O(\array_reg[31][29]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][29]_i_5 
       (.I0(data1[28]),
        .I1(data2[29]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[29]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][29]_i_10_n_0 ),
        .O(\array_reg[31][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h040EFFFF040E040E)) 
    \array_reg[31][29]_i_6 
       (.I0(MUX_A_out[0]),
        .I1(\array_reg[31][29]_i_11_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(\array_reg[31][30]_i_13_n_0 ),
        .I4(\array_reg[31][29]_i_12_n_0 ),
        .I5(\array_reg[31][31]_i_42_n_0 ),
        .O(\array_reg[31][29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AAAAAA20)) 
    \array_reg[31][29]_i_7 
       (.I0(\array_reg[31][29]_i_13_n_0 ),
        .I1(\array_reg[31][29]_i_14_n_0 ),
        .I2(\array_reg[31][29]_i_15_n_0 ),
        .I3(\array_reg[31][29]_i_16_n_0 ),
        .I4(\array_reg[31][31]_i_46_n_0 ),
        .I5(\array_reg[31][29]_i_17_n_0 ),
        .O(\array_reg[31][29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][2]_i_1 
       (.I0(\sccpu/MUX_2_out [2]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][2]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[1]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(\array_reg_reg[31][6] [0]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[2]),
        .O(\sccpu/MUX_2_out [2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][30]_i_1 
       (.I0(\sccpu/MUX_2_out [30]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][30]_i_10 
       (.I0(data1[29]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[30]),
        .O(\array_reg[31][30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBCB3B380)) 
    \array_reg[31][30]_i_12 
       (.I0(data3[30]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [30]),
        .I4(MUX_A_out[30]),
        .O(\array_reg[31][30]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \array_reg[31][30]_i_13 
       (.I0(MUX_A_out[1]),
        .I1(\array_reg_reg[31][30] ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][30]_i_25_n_0 ),
        .O(\array_reg[31][30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFE0EFFFF)) 
    \array_reg[31][30]_i_14 
       (.I0(MUX_A_out[1]),
        .I1(\array_reg[31][30]_i_26_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][31]_i_41_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][30]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \array_reg[31][30]_i_15 
       (.I0(\array_reg[31][30]_i_27_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][30]_i_28_n_0 ),
        .I3(\array_reg[31][30]_i_29_n_0 ),
        .O(\array_reg[31][30]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][30]_i_16 
       (.I0(\sccpu/MUX_B_out [30]),
        .I1(MUX_A_out[30]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][30]_i_17 
       (.I0(\array_reg[31][30]_i_30_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][30]_i_31_n_0 ),
        .I3(MUX_A_out[1]),
        .I4(\array_reg[31][30]_i_32_n_0 ),
        .O(\array_reg[31][30]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][30]_i_18 
       (.I0(\array_reg[31][30]_i_33_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][30]_i_34_n_0 ),
        .O(\array_reg[31][30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][30]_i_19 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][28] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][28]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][28] ),
        .O(MUX_A_out[28]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][30]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[29]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[30]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[30]),
        .O(\sccpu/MUX_2_out [30]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][30]_i_20 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .O(\array_reg_reg[31][30]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][30]_i_21 
       (.I0(MUX_A_out[30]),
        .I1(\sccpu/MUX_B_out [30]),
        .O(\array_reg_reg[31][30]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][30]_i_22 
       (.I0(MUX_A_out[29]),
        .I1(\sccpu/MUX_B_out [29]),
        .O(\array_reg_reg[31][30]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \array_reg[31][30]_i_23 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[28]),
        .O(\array_reg_reg[31][30]_0 [0]));
  LUT6 #(
    .INIT(64'hFF00FE00FF00FF01)) 
    \array_reg[31][30]_i_25 
       (.I0(MUX_A_out[3]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[27][17] ),
        .I3(\array_reg_reg[31][30] ),
        .I4(dmem_reg_0_31_0_0_i_136_n_0),
        .I5(\sccpu/MUX_B_out [30]),
        .O(\array_reg[31][30]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \array_reg[31][30]_i_26 
       (.I0(MUX_A_out[2]),
        .I1(MUX_A_out[4]),
        .I2(MUX_A_out[3]),
        .I3(\sccpu/MUX_B_out [30]),
        .O(\array_reg[31][30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8B88BBBB8BBB)) 
    \array_reg[31][30]_i_27 
       (.I0(\array_reg[31][30]_i_39_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [9]),
        .I3(MUX_A_out[0]),
        .I4(dmem_reg_0_31_0_0_i_179_n_0),
        .I5(\sccpu/MUX_B_out [10]),
        .O(\array_reg[31][30]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h05040004)) 
    \array_reg[31][30]_i_28 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [14]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [13]),
        .O(\array_reg[31][30]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    \array_reg[31][30]_i_29 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [12]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [11]),
        .O(\array_reg[31][30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB8B8)) 
    \array_reg[31][30]_i_3 
       (.I0(\array_reg[31][30]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg[31][30]_i_6_n_0 ),
        .I3(\array_reg[31][30]_i_7_n_0 ),
        .I4(\array_reg[31][30]_i_8_n_0 ),
        .I5(\array_reg[31][30]_i_9_n_0 ),
        .O(DMEM_addr_in[30]));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \array_reg[31][30]_i_30 
       (.I0(\array_reg[31][30]_i_40_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [25]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [26]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][30]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][30]_i_31 
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [28]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][30]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \array_reg[31][30]_i_32 
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [30]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][30]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \array_reg[31][30]_i_33 
       (.I0(\array_reg[31][30]_i_41_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [17]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [18]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][30]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \array_reg[31][30]_i_34 
       (.I0(\array_reg[31][30]_i_42_n_0 ),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [21]),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [22]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][30]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][30]_i_35 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .O(\array_reg_reg[31][30]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][30]_i_36 
       (.I0(MUX_A_out[30]),
        .I1(\sccpu/MUX_B_out [30]),
        .O(\array_reg_reg[31][30]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][30]_i_37 
       (.I0(MUX_A_out[29]),
        .I1(\sccpu/MUX_B_out [29]),
        .O(\array_reg_reg[31][30]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \array_reg[31][30]_i_38 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[28]),
        .O(\array_reg_reg[31][30]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][30]_i_39 
       (.I0(\sccpu/MUX_B_out [7]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [8]),
        .O(\array_reg[31][30]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h000000B800000000)) 
    \array_reg[31][30]_i_40 
       (.I0(\sccpu/MUX_B_out [23]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [24]),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(\array_reg_reg[19][12] ),
        .O(\array_reg[31][30]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \array_reg[31][30]_i_41 
       (.I0(\sccpu/MUX_B_out [15]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [16]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][30]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \array_reg[31][30]_i_42 
       (.I0(\sccpu/MUX_B_out [19]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [20]),
        .I3(\array_reg_reg[19][12] ),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(\array_reg[31][30]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][30]_i_5 
       (.I0(\array_reg[31][30]_i_10_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[30]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][30]_i_12_n_0 ),
        .O(\array_reg[31][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \array_reg[31][30]_i_6 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\array_reg[31][30]_i_13_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg_reg[31][30] ),
        .I4(dmem_reg_0_31_0_0_i_18_n_0),
        .I5(\array_reg[31][30]_i_14_n_0 ),
        .O(\array_reg[31][30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][30]_i_7 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [14]),
        .I2(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \array_reg[31][30]_i_8 
       (.I0(\array_reg[31][31]_i_46_n_0 ),
        .I1(\array_reg[31][30]_i_15_n_0 ),
        .I2(MUX_A_out[3]),
        .I3(dmem_reg_0_31_0_0_i_91_n_0),
        .O(\array_reg[31][30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAAABA)) 
    \array_reg[31][30]_i_9 
       (.I0(\array_reg[31][30]_i_16_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_51_n_0),
        .I2(\array_reg[31][30]_i_17_n_0 ),
        .I3(MUX_A_out[3]),
        .I4(\array_reg[31][30]_i_18_n_0 ),
        .O(\array_reg[31][30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \array_reg[31][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[31][0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \array_reg[31][31]_i_10 
       (.I0(\array_reg[31][31]_i_22_n_0 ),
        .I1(spo[31]),
        .I2(spo[30]),
        .I3(spo[28]),
        .I4(spo[27]),
        .I5(\array_reg[31][31]_i_23_n_0 ),
        .O(\array_reg[31][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFFFF0F0FFFE)) 
    \array_reg[31][31]_i_11 
       (.I0(spo[0]),
        .I1(spo[4]),
        .I2(spo[30]),
        .I3(\array_reg[31][31]_i_24_n_0 ),
        .I4(\array_reg[31][31]_i_25_n_0 ),
        .I5(spo[2]),
        .O(\array_reg[31][31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \array_reg[31][31]_i_12 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(\array_reg[31][31]_i_23_n_0 ),
        .I2(spo[18]),
        .I3(spo[13]),
        .I4(\array_reg[31][31]_i_26_n_0 ),
        .O(\array_reg[31][31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \array_reg[31][31]_i_13 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(\array_reg[31][31]_i_23_n_0 ),
        .I2(spo[20]),
        .I3(spo[15]),
        .I4(\array_reg[31][31]_i_26_n_0 ),
        .O(\array_reg[31][31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \array_reg[31][31]_i_14 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(\array_reg[31][31]_i_23_n_0 ),
        .I2(spo[16]),
        .I3(spo[11]),
        .I4(\array_reg[31][31]_i_26_n_0 ),
        .O(\array_reg[31][31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \array_reg[31][31]_i_15 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(\array_reg[31][31]_i_23_n_0 ),
        .I2(spo[17]),
        .I3(spo[12]),
        .I4(\array_reg[31][31]_i_26_n_0 ),
        .O(\array_reg[31][31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \array_reg[31][31]_i_16 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(\array_reg[31][31]_i_23_n_0 ),
        .I2(spo[19]),
        .I3(spo[14]),
        .I4(\array_reg[31][31]_i_26_n_0 ),
        .O(\array_reg[31][31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \array_reg[31][31]_i_17 
       (.I0(spo[26]),
        .I1(spo[28]),
        .I2(spo[27]),
        .I3(spo[29]),
        .I4(spo[30]),
        .I5(spo[31]),
        .O(\array_reg[31][31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D1D0D0D0)) 
    \array_reg[31][31]_i_18 
       (.I0(spo[27]),
        .I1(spo[28]),
        .I2(spo[29]),
        .I3(\array_reg[31][31]_i_27_n_0 ),
        .I4(\array_reg[31][31]_i_28_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_100_n_0),
        .O(\array_reg[31][31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA8AAAA)) 
    \array_reg[31][31]_i_19 
       (.I0(\array_reg[31][31]_i_29_n_0 ),
        .I1(\array_reg[31][31]_i_30_n_0 ),
        .I2(\array_reg[31][31]_i_31_n_0 ),
        .I3(\array_reg[31][31]_i_32_n_0 ),
        .I4(\array_reg[31][31]_i_33_n_0 ),
        .I5(\array_reg[31][31]_i_34_n_0 ),
        .O(\sccpu/N ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_2 
       (.I0(\sccpu/MUX_2_out [31]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \array_reg[31][31]_i_20 
       (.I0(spo[29]),
        .I1(spo[26]),
        .I2(spo[28]),
        .I3(spo[27]),
        .I4(spo[30]),
        .I5(spo[31]),
        .O(\array_reg[31][31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h030F030303030101)) 
    \array_reg[31][31]_i_22 
       (.I0(spo[0]),
        .I1(spo[3]),
        .I2(\array_reg[31][31]_i_36_n_0 ),
        .I3(spo[2]),
        .I4(spo[1]),
        .I5(spo[5]),
        .O(\array_reg[31][31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044744444)) 
    \array_reg[31][31]_i_23 
       (.I0(spo[31]),
        .I1(spo[29]),
        .I2(spo[26]),
        .I3(spo[28]),
        .I4(spo[27]),
        .I5(spo[30]),
        .O(\array_reg[31][31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \array_reg[31][31]_i_24 
       (.I0(spo[5]),
        .I1(spo[1]),
        .I2(spo[3]),
        .O(\array_reg[31][31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \array_reg[31][31]_i_25 
       (.I0(spo[27]),
        .I1(spo[28]),
        .O(\array_reg[31][31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000010F0101)) 
    \array_reg[31][31]_i_26 
       (.I0(\array_reg[31][31]_i_37_n_0 ),
        .I1(spo[2]),
        .I2(\array_reg[31][31]_i_38_n_0 ),
        .I3(spo[3]),
        .I4(\array_reg[31][31]_i_28_n_0 ),
        .I5(\array_reg[31][31]_i_36_n_0 ),
        .O(\array_reg[31][31]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \array_reg[31][31]_i_27 
       (.I0(spo[26]),
        .I1(spo[4]),
        .I2(spo[3]),
        .O(\array_reg[31][31]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \array_reg[31][31]_i_28 
       (.I0(spo[5]),
        .I1(spo[1]),
        .I2(spo[0]),
        .O(\array_reg[31][31]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \array_reg[31][31]_i_29 
       (.I0(\array_reg[31][31]_i_39_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .O(\array_reg[31][31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFBFFFFFFEA)) 
    \array_reg[31][31]_i_3 
       (.I0(\array_reg[31][31]_i_11_n_0 ),
        .I1(spo[28]),
        .I2(spo[27]),
        .I3(spo[31]),
        .I4(spo[29]),
        .I5(spo[26]),
        .O(\sccpu/RF_write ));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \array_reg[31][31]_i_30 
       (.I0(\array_reg[31][31]_i_40_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(\array_reg[31][31]_i_41_n_0 ),
        .I3(MUX_A_out[0]),
        .I4(\array_reg[31][31]_i_42_n_0 ),
        .O(\array_reg[31][31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h5555151000001510)) 
    \array_reg[31][31]_i_31 
       (.I0(dmem_reg_0_31_0_0_i_51_n_0),
        .I1(\array_reg[31][31]_i_43_n_0 ),
        .I2(MUX_A_out[2]),
        .I3(\array_reg[31][31]_i_44_n_0 ),
        .I4(MUX_A_out[3]),
        .I5(\array_reg[31][31]_i_45_n_0 ),
        .O(\array_reg[31][31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \array_reg[31][31]_i_32 
       (.I0(MUX_A_out[31]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \array_reg[31][31]_i_33 
       (.I0(\array_reg[31][31]_i_46_n_0 ),
        .I1(\array_reg[31][31]_i_47_n_0 ),
        .O(\array_reg[31][31]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \array_reg[31][31]_i_34 
       (.I0(dmem_reg_0_31_0_0_i_16_n_0),
        .I1(\sccpu/MUX_B_out [15]),
        .I2(dmem_reg_0_31_0_0_i_53_n_0),
        .O(\array_reg[31][31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \array_reg[31][31]_i_35 
       (.I0(spo[31]),
        .I1(spo[30]),
        .I2(spo[27]),
        .I3(spo[28]),
        .I4(spo[26]),
        .I5(spo[29]),
        .O(DMEM_data_out0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \array_reg[31][31]_i_36 
       (.I0(spo[4]),
        .I1(spo[26]),
        .O(\array_reg[31][31]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \array_reg[31][31]_i_37 
       (.I0(spo[1]),
        .I1(spo[5]),
        .O(\array_reg[31][31]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \array_reg[31][31]_i_38 
       (.I0(spo[29]),
        .I1(spo[30]),
        .I2(spo[31]),
        .I3(spo[28]),
        .I4(spo[27]),
        .O(\array_reg[31][31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][31]_i_39 
       (.I0(data1[30]),
        .I1(data2[31]),
        .I2(dmem_reg_0_31_0_0_i_68_n_0),
        .I3(data0[31]),
        .I4(dmem_reg_0_31_0_0_i_66_n_0),
        .I5(\array_reg[31][31]_i_48_n_0 ),
        .O(\array_reg[31][31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_4 
       (.I0(\array_reg[31][31]_i_12_n_0 ),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(\sccpu/RdC [2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \array_reg[31][31]_i_40 
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .O(\array_reg[31][31]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \array_reg[31][31]_i_41 
       (.I0(MUX_A_out[1]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[4]),
        .I4(MUX_A_out[3]),
        .O(\array_reg[31][31]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_42 
       (.I0(dmem_reg_0_31_0_0_i_18_n_0),
        .I1(dmem_reg_0_31_0_0_i_63_n_0),
        .O(\array_reg[31][31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF47FF00FFFF)) 
    \array_reg[31][31]_i_43 
       (.I0(\sccpu/MUX_B_out [24]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [25]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(\array_reg[31][31]_i_49_n_0 ),
        .I5(MUX_A_out[1]),
        .O(\array_reg[31][31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    \array_reg[31][31]_i_44 
       (.I0(MUX_A_out[1]),
        .I1(\array_reg[31][31]_i_50_n_0 ),
        .I2(\sccpu/MUX_B_out [30]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(MUX_A_out[0]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(\array_reg[31][31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \array_reg[31][31]_i_45 
       (.I0(\array_reg[31][19]_i_12_n_0 ),
        .I1(MUX_A_out[2]),
        .I2(\array_reg[31][31]_i_51_n_0 ),
        .I3(\array_reg[31][31]_i_52_n_0 ),
        .O(\array_reg[31][31]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \array_reg[31][31]_i_46 
       (.I0(MUX_A_out[4]),
        .I1(MUX_A_out[5]),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0CFCFD0DFD0DF)) 
    \array_reg[31][31]_i_47 
       (.I0(\array_reg[31][31]_i_53_n_0 ),
        .I1(\array_reg[31][31]_i_54_n_0 ),
        .I2(MUX_A_out[3]),
        .I3(\array_reg[31][19]_i_11_n_0 ),
        .I4(\array_reg[31][31]_i_55_n_0 ),
        .I5(MUX_A_out[2]),
        .O(\array_reg[31][31]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8C330)) 
    \array_reg[31][31]_i_48 
       (.I0(data3[31]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(MUX_A_out[31]),
        .I3(\array_reg_reg[31][31] [1]),
        .I4(dmem_reg_0_31_0_0_i_60_n_0),
        .O(\array_reg[31][31]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][31]_i_49 
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [27]),
        .O(\array_reg[31][31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_5 
       (.I0(\array_reg[31][31]_i_13_n_0 ),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(\sccpu/RdC [4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][31]_i_50 
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [29]),
        .O(\array_reg[31][31]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h05040004)) 
    \array_reg[31][31]_i_51 
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [23]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[0]),
        .I4(\sccpu/MUX_B_out [22]),
        .O(\array_reg[31][31]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h54040000)) 
    \array_reg[31][31]_i_52 
       (.I0(dmem_reg_0_31_0_0_i_179_n_0),
        .I1(\sccpu/MUX_B_out [21]),
        .I2(MUX_A_out[0]),
        .I3(\sccpu/MUX_B_out [20]),
        .I4(MUX_A_out[1]),
        .O(\array_reg[31][31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4744FFFF4777)) 
    \array_reg[31][31]_i_53 
       (.I0(dmem_reg_0_31_0_0_i_180_n_0),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [6]),
        .I3(MUX_A_out[0]),
        .I4(dmem_reg_0_31_0_0_i_179_n_0),
        .I5(\sccpu/MUX_B_out [7]),
        .O(\array_reg[31][31]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0A080008)) 
    \array_reg[31][31]_i_54 
       (.I0(MUX_A_out[2]),
        .I1(dmem_reg_0_31_0_0_i_178_n_0),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[1]),
        .I4(dmem_reg_0_31_0_0_i_177_n_0),
        .O(\array_reg[31][31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF47FF47)) 
    \array_reg[31][31]_i_55 
       (.I0(\sccpu/MUX_B_out [10]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [11]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(\array_reg[31][31]_i_56_n_0 ),
        .I5(MUX_A_out[1]),
        .O(\array_reg[31][31]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF7F)) 
    \array_reg[31][31]_i_56 
       (.I0(\sccpu/MUX_B_out [8]),
        .I1(MUX_A_out[0]),
        .I2(\array_reg_reg[19][12] ),
        .I3(dmem_reg_0_31_0_0_i_137_n_0),
        .I4(dmem_reg_0_31_0_0_i_141_n_0),
        .I5(\sccpu/MUX_B_out [9]),
        .O(\array_reg[31][31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_6 
       (.I0(\array_reg[31][31]_i_14_n_0 ),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(\sccpu/RdC [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_7 
       (.I0(\array_reg[31][31]_i_15_n_0 ),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(\sccpu/RdC [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][31]_i_8 
       (.I0(\array_reg[31][31]_i_16_n_0 ),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(\sccpu/RdC [3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][31]_i_9 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[30]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(\sccpu/N ),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[31]),
        .O(\sccpu/MUX_2_out [31]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][3]_i_1 
       (.I0(\sccpu/MUX_2_out [3]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][3]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[2]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(\array_reg_reg[31][6] [1]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[3]),
        .O(\sccpu/MUX_2_out [3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][4]_i_1 
       (.I0(\sccpu/MUX_2_out [4]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][4]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[3]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(\array_reg_reg[31][6] [2]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[4]),
        .O(\sccpu/MUX_2_out [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][5]_i_1 
       (.I0(\sccpu/MUX_2_out [5]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][5]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[4]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(\array_reg_reg[31][6] [3]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[5]),
        .O(\sccpu/MUX_2_out [5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][6]_i_1 
       (.I0(\sccpu/MUX_2_out [6]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][6]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[5]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(\array_reg_reg[31][6] [4]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[6]),
        .O(\sccpu/MUX_2_out [6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][7]_i_1 
       (.I0(\sccpu/MUX_2_out [7]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][7]_i_10 
       (.I0(\array_reg[31][7]_i_14_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_127_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_157_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_129_n_0),
        .O(\array_reg[31][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][7]_i_11 
       (.I0(\array_reg[31][7]_i_15_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_158_n_0),
        .I2(MUX_A_out[1]),
        .I3(dmem_reg_0_31_0_0_i_182_n_0),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_142_n_0),
        .O(\array_reg[31][7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][7]_i_12 
       (.I0(data3[7]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [7]),
        .I3(MUX_A_out[7]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][7]_i_13 
       (.I0(data1[6]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[7]),
        .O(\array_reg[31][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    \array_reg[31][7]_i_14 
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(\array_reg[31][22]_i_22_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(\array_reg[31][7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \array_reg[31][7]_i_15 
       (.I0(\sccpu/MUX_B_out [22]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [30]),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [14]),
        .O(\array_reg[31][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][7]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[6]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[7]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[7]),
        .O(\sccpu/MUX_2_out [7]));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \array_reg[31][7]_i_3 
       (.I0(\array_reg[31][7]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(\array_reg[31][7]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(\array_reg[31][7]_i_7_n_0 ),
        .I5(\array_reg[31][7]_i_8_n_0 ),
        .O(DMEM_addr_in[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAEAEFF)) 
    \array_reg[31][7]_i_5 
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(\array_reg[31][7]_i_9_n_0 ),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .I3(\array_reg[31][23]_i_11_n_0 ),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(\array_reg[31][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][7]_i_6 
       (.I0(\array_reg[31][7]_i_10_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_86_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_92_n_0),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_78_n_0),
        .O(\array_reg[31][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00FF47FFFFFF47FF)) 
    \array_reg[31][7]_i_7 
       (.I0(dmem_reg_0_31_0_0_i_93_n_0),
        .I1(MUX_A_out[1]),
        .I2(dmem_reg_0_31_0_0_i_94_n_0),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .I4(MUX_A_out[0]),
        .I5(\array_reg[31][7]_i_11_n_0 ),
        .O(\array_reg[31][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00004700FF004700)) 
    \array_reg[31][7]_i_8 
       (.I0(data0[7]),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(\array_reg[31][7]_i_12_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(\array_reg[31][7]_i_13_n_0 ),
        .O(\array_reg[31][7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \array_reg[31][7]_i_9 
       (.I0(\sccpu/MUX_B_out [7]),
        .I1(MUX_A_out[7]),
        .O(\array_reg[31][7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][8]_i_1 
       (.I0(\sccpu/MUX_2_out [8]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][8]_i_10 
       (.I0(\array_reg[31][11]_i_20_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_92_n_0),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][7]_i_10_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_86_n_0),
        .O(\array_reg[31][8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][8]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][7]_i_11_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][9]_i_12_n_0 ),
        .O(\array_reg[31][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \array_reg[31][8]_i_12 
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][8] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][8]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][8] ),
        .O(MUX_A_out[8]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][8]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[7]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[8]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[8]),
        .O(\sccpu/MUX_2_out [8]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \array_reg[31][8]_i_3 
       (.I0(\array_reg[31][8]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][8]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][8]_i_7_n_0 ),
        .O(DMEM_addr_in[8]));
  LUT5 #(
    .INIT(32'hBB8B888B)) 
    \array_reg[31][8]_i_5 
       (.I0(\array_reg[31][8]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(\array_reg[31][8]_i_9_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(data0[8]),
        .O(\array_reg[31][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F0101010F)) 
    \array_reg[31][8]_i_7 
       (.I0(\sccpu/MUX_B_out [8]),
        .I1(MUX_A_out[8]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .I4(\array_reg[31][24]_i_15_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][8]_i_8 
       (.I0(data1[7]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[8]),
        .O(\array_reg[31][8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    \array_reg[31][8]_i_9 
       (.I0(data3[8]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [8]),
        .I4(MUX_A_out[8]),
        .O(\array_reg[31][8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \array_reg[31][9]_i_1 
       (.I0(\sccpu/MUX_2_out [9]),
        .I1(\array_reg[31][31]_i_10_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][9]_i_10 
       (.I0(\array_reg[31][12]_i_13_n_0 ),
        .I1(\array_reg[31][7]_i_10_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][11]_i_20_n_0 ),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_92_n_0),
        .O(\array_reg[31][9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \array_reg[31][9]_i_11 
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(\array_reg[31][9]_i_12_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg[31][10]_i_13_n_0 ),
        .O(\array_reg[31][9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \array_reg[31][9]_i_12 
       (.I0(\array_reg[31][15]_i_28_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_164_n_0),
        .I2(MUX_A_out[1]),
        .I3(dmem_reg_0_31_0_0_i_186_n_0),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_131_n_0),
        .O(\array_reg[31][9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \array_reg[31][9]_i_2 
       (.I0(\array_reg[31][31]_i_17_n_0 ),
        .I1(MUX_2_out0[8]),
        .I2(\array_reg[31][31]_i_18_n_0 ),
        .I3(DMEM_addr_in[9]),
        .I4(\array_reg[31][31]_i_20_n_0 ),
        .I5(DMEM_data_out[9]),
        .O(\sccpu/MUX_2_out [9]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \array_reg[31][9]_i_3 
       (.I0(\array_reg[31][9]_i_5_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_47_n_0),
        .I2(\array_reg_reg[31][9]_i_6_n_0 ),
        .I3(dmem_reg_0_31_0_0_i_16_n_0),
        .I4(\array_reg[31][9]_i_7_n_0 ),
        .O(DMEM_addr_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \array_reg[31][9]_i_5 
       (.I0(\array_reg[31][9]_i_8_n_0 ),
        .I1(dmem_reg_0_31_0_0_i_68_n_0),
        .I2(data0[9]),
        .I3(dmem_reg_0_31_0_0_i_66_n_0),
        .I4(\array_reg[31][9]_i_9_n_0 ),
        .O(\array_reg[31][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F0101010F)) 
    \array_reg[31][9]_i_7 
       (.I0(\sccpu/MUX_B_out [9]),
        .I1(MUX_A_out[9]),
        .I2(dmem_reg_0_31_0_0_i_18_n_0),
        .I3(dmem_reg_0_31_0_0_i_51_n_0),
        .I4(\array_reg[31][25]_i_12_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_49_n_0),
        .O(\array_reg[31][9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \array_reg[31][9]_i_8 
       (.I0(data1[8]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[9]),
        .O(\array_reg[31][9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    \array_reg[31][9]_i_9 
       (.I0(data3[9]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [9]),
        .I3(MUX_A_out[9]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(\array_reg[31][9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \array_reg[3][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[3][0] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \array_reg[4][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[4][0] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \array_reg[5][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[5][0] ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \array_reg[6][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[6][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \array_reg[7][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[7][0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \array_reg[8][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[8][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \array_reg[9][31]_i_1 
       (.I0(\sccpu/RF_write ),
        .I1(\sccpu/RdC [2]),
        .I2(\sccpu/RdC [4]),
        .I3(\sccpu/RdC [0]),
        .I4(\sccpu/RdC [1]),
        .I5(\sccpu/RdC [3]),
        .O(\array_reg_reg[9][0] ));
  MUXF7 \array_reg_reg[31][10]_i_6 
       (.I0(\array_reg[31][10]_i_10_n_0 ),
        .I1(\array_reg[31][10]_i_11_n_0 ),
        .O(\array_reg_reg[31][10]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  MUXF7 \array_reg_reg[31][11]_i_6 
       (.I0(\array_reg[31][11]_i_11_n_0 ),
        .I1(\array_reg[31][11]_i_12_n_0 ),
        .O(\array_reg_reg[31][11]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  MUXF7 \array_reg_reg[31][12]_i_6 
       (.I0(\array_reg[31][12]_i_10_n_0 ),
        .I1(\array_reg[31][12]_i_11_n_0 ),
        .O(\array_reg_reg[31][12]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  MUXF7 \array_reg_reg[31][13]_i_6 
       (.I0(\array_reg[31][13]_i_10_n_0 ),
        .I1(\array_reg[31][13]_i_11_n_0 ),
        .O(\array_reg_reg[31][13]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  MUXF7 \array_reg_reg[31][14]_i_6 
       (.I0(\array_reg[31][14]_i_10_n_0 ),
        .I1(\array_reg[31][14]_i_11_n_0 ),
        .O(\array_reg_reg[31][14]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  MUXF7 \array_reg_reg[31][16]_i_6 
       (.I0(\array_reg[31][16]_i_11_n_0 ),
        .I1(\array_reg[31][16]_i_12_n_0 ),
        .O(\array_reg_reg[31][16]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  MUXF7 \array_reg_reg[31][20]_i_11 
       (.I0(\array_reg[31][20]_i_14_n_0 ),
        .I1(\array_reg[31][20]_i_15_n_0 ),
        .O(\array_reg_reg[31][20]_i_11_n_0 ),
        .S(MUX_A_out[1]));
  MUXF7 \array_reg_reg[31][27]_i_13 
       (.I0(\array_reg[31][27]_i_22_n_0 ),
        .I1(\array_reg[31][27]_i_23_n_0 ),
        .O(\array_reg_reg[31][27]_i_13_n_0 ),
        .S(MUX_A_out[1]));
  MUXF7 \array_reg_reg[31][27]_i_14 
       (.I0(\array_reg[31][27]_i_24_n_0 ),
        .I1(\array_reg[31][27]_i_25_n_0 ),
        .O(\array_reg_reg[31][27]_i_14_n_0 ),
        .S(MUX_A_out[1]));
  MUXF7 \array_reg_reg[31][8]_i_6 
       (.I0(\array_reg[31][8]_i_10_n_0 ),
        .I1(\array_reg[31][8]_i_11_n_0 ),
        .O(\array_reg_reg[31][8]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  MUXF7 \array_reg_reg[31][9]_i_6 
       (.I0(\array_reg[31][9]_i_10_n_0 ),
        .I1(\array_reg[31][9]_i_11_n_0 ),
        .O(\array_reg_reg[31][9]_i_6_n_0 ),
        .S(dmem_reg_0_31_0_0_i_18_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    dmem_reg_0_31_0_0_i_100
       (.I0(spo[30]),
        .I1(spo[31]),
        .O(dmem_reg_0_31_0_0_i_100_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    dmem_reg_0_31_0_0_i_101
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(spo[26]),
        .I2(dmem_reg_0_31_0_0_i_187_n_0),
        .I3(dmem_reg_0_31_0_0_i_188_n_0),
        .I4(dmem_reg_0_31_0_0_i_189_n_0),
        .I5(dmem_reg_0_31_0_0_i_190_n_0),
        .O(\sccpu/alu_choose [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF444FFFFF)) 
    dmem_reg_0_31_0_0_i_102
       (.I0(dmem_reg_0_31_0_0_i_191_n_0),
        .I1(dmem_reg_0_31_0_0_i_192_n_0),
        .I2(dmem_reg_0_31_0_0_i_100_n_0),
        .I3(dmem_reg_0_31_0_0_i_193_n_0),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_194_n_0),
        .O(\sccpu/alu_choose [3]));
  LUT6 #(
    .INIT(64'h0F060F07FFFFFFFF)) 
    dmem_reg_0_31_0_0_i_103
       (.I0(spo[28]),
        .I1(spo[27]),
        .I2(dmem_reg_0_31_0_0_i_100_n_0),
        .I3(spo[29]),
        .I4(\pc_reg[1]_i_5_n_0 ),
        .I5(dmem_reg_0_31_0_0_i_195_n_0),
        .O(\sccpu/alu_choose [4]));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEFEFEEE)) 
    dmem_reg_0_31_0_0_i_104
       (.I0(dmem_reg_0_31_0_0_i_196_n_0),
        .I1(dmem_reg_0_31_0_0_i_197_n_0),
        .I2(dmem_reg_0_31_0_0_i_198_n_0),
        .I3(spo[28]),
        .I4(spo[27]),
        .I5(spo[26]),
        .O(\sccpu/alu_choose [1]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFEEEEEE)) 
    dmem_reg_0_31_0_0_i_105
       (.I0(dmem_reg_0_31_0_0_i_199_n_0),
        .I1(dmem_reg_0_31_0_0_i_200_n_0),
        .I2(spo[2]),
        .I3(dmem_reg_0_31_0_0_i_192_n_0),
        .I4(spo[1]),
        .I5(dmem_reg_0_31_0_0_i_201_n_0),
        .O(\sccpu/alu_choose [2]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_106
       (.I0(\array_reg_reg[19][2] ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][2] ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [2]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_107
       (.I0(RF_Rs_out[2]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [2]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(MUX_A_out[2]));
  LUT6 #(
    .INIT(64'hFFD0FFD3FFDCFFDF)) 
    dmem_reg_0_31_0_0_i_108
       (.I0(\array_reg_reg[31][31] [0]),
        .I1(MUX_A_out[0]),
        .I2(MUX_A_out[1]),
        .I3(dmem_reg_0_31_0_0_i_179_n_0),
        .I4(\sccpu/MUX_B_out [2]),
        .I5(\sccpu/MUX_B_out [1]),
        .O(dmem_reg_0_31_0_0_i_108_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_109
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][5] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][5] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][5] ),
        .O(MUX_A_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_11
       (.I0(spo[20]),
        .I1(\sccpu/Decoder_inst/RtC0 ),
        .O(RtC[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_110
       (.I0(RF_Rs_out[4]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [4]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(MUX_A_out[4]));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    dmem_reg_0_31_0_0_i_111
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_213_n_0),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(dmem_reg_0_31_0_0_i_111_n_0));
  LUT6 #(
    .INIT(64'h3333303F33333535)) 
    dmem_reg_0_31_0_0_i_112
       (.I0(\sccpu/MUX_B_out [9]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [25]),
        .I4(\array_reg_reg[27][17] ),
        .I5(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_112_n_0));
  LUT6 #(
    .INIT(64'h3333303F33333535)) 
    dmem_reg_0_31_0_0_i_113
       (.I0(\sccpu/MUX_B_out [13]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [29]),
        .I4(\array_reg_reg[27][17] ),
        .I5(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_113_n_0));
  LUT6 #(
    .INIT(64'h00001013FFFFDCDF)) 
    dmem_reg_0_31_0_0_i_114
       (.I0(\sccpu/MUX_B_out [21]),
        .I1(\array_reg_reg[27][17] ),
        .I2(MUX_A_out[4]),
        .I3(\sccpu/MUX_B_out [5]),
        .I4(dmem_reg_0_31_0_0_i_136_n_0),
        .I5(\array_reg_reg[31][31] [1]),
        .O(dmem_reg_0_31_0_0_i_114_n_0));
  LUT5 #(
    .INIT(32'h0001FFEF)) 
    dmem_reg_0_31_0_0_i_115
       (.I0(\array_reg_reg[27][17] ),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [15]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\array_reg_reg[31][31] [1]),
        .O(dmem_reg_0_31_0_0_i_115_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF0FFEE)) 
    dmem_reg_0_31_0_0_i_116
       (.I0(dmem_reg_0_31_0_0_i_222_n_0),
        .I1(dmem_reg_0_31_0_0_i_223_n_0),
        .I2(dmem_reg_0_31_0_0_i_224_n_0),
        .I3(\array_reg_reg[27][17] ),
        .I4(MUX_A_out[4]),
        .I5(dmem_reg_0_31_0_0_i_225_n_0),
        .O(dmem_reg_0_31_0_0_i_116_n_0));
  LUT6 #(
    .INIT(64'h3333303F33333535)) 
    dmem_reg_0_31_0_0_i_117
       (.I0(\sccpu/MUX_B_out [11]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [27]),
        .I4(\array_reg_reg[27][17] ),
        .I5(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_117_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF0FFEE)) 
    dmem_reg_0_31_0_0_i_118
       (.I0(dmem_reg_0_31_0_0_i_228_n_0),
        .I1(dmem_reg_0_31_0_0_i_223_n_0),
        .I2(dmem_reg_0_31_0_0_i_229_n_0),
        .I3(\array_reg_reg[27][17] ),
        .I4(MUX_A_out[4]),
        .I5(dmem_reg_0_31_0_0_i_225_n_0),
        .O(dmem_reg_0_31_0_0_i_118_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    dmem_reg_0_31_0_0_i_119
       (.I0(spo[5]),
        .I1(spo[0]),
        .I2(spo[1]),
        .I3(dmem_reg_0_31_0_0_i_230_n_0),
        .I4(\pc_reg[1]_i_12_n_0 ),
        .O(dmem_reg_0_31_0_0_i_119_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_120
       (.I0(spo[6]),
        .I1(\sccpu/Decoder_inst/shamt0 ),
        .O(\sccpu/shamt [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h01010001)) 
    dmem_reg_0_31_0_0_i_121
       (.I0(spo[5]),
        .I1(dmem_reg_0_31_0_0_i_230_n_0),
        .I2(\pc_reg[1]_i_12_n_0 ),
        .I3(spo[0]),
        .I4(spo[1]),
        .O(\sccpu/Decoder_inst/shamt0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    dmem_reg_0_31_0_0_i_122
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][30] ),
        .I2(dmem_reg_0_31_0_0_i_141_n_0),
        .I3(dmem_reg_0_31_0_0_i_214_n_0),
        .I4(dmem_reg_0_31_0_0_i_137_n_0),
        .I5(dmem_reg_0_31_0_0_i_232_n_0),
        .O(dmem_reg_0_31_0_0_i_122_n_0));
  LUT6 #(
    .INIT(64'h3333303F33333535)) 
    dmem_reg_0_31_0_0_i_123
       (.I0(\sccpu/MUX_B_out [8]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [24]),
        .I4(\array_reg_reg[27][17] ),
        .I5(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_123_n_0));
  LUT6 #(
    .INIT(64'h3333303F33333535)) 
    dmem_reg_0_31_0_0_i_124
       (.I0(\sccpu/MUX_B_out [12]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [28]),
        .I4(\array_reg_reg[27][17] ),
        .I5(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_124_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF0FFEE)) 
    dmem_reg_0_31_0_0_i_125
       (.I0(dmem_reg_0_31_0_0_i_237_n_0),
        .I1(dmem_reg_0_31_0_0_i_223_n_0),
        .I2(dmem_reg_0_31_0_0_i_238_n_0),
        .I3(\array_reg_reg[27][17] ),
        .I4(MUX_A_out[4]),
        .I5(dmem_reg_0_31_0_0_i_225_n_0),
        .O(dmem_reg_0_31_0_0_i_125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_126
       (.I0(spo[7]),
        .I1(\sccpu/Decoder_inst/shamt0 ),
        .O(\sccpu/shamt [1]));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F110FDD)) 
    dmem_reg_0_31_0_0_i_127
       (.I0(\sccpu/MUX_B_out [14]),
        .I1(MUX_A_out[4]),
        .I2(\array_reg_reg[31][31] [1]),
        .I3(dmem_reg_0_31_0_0_i_136_n_0),
        .I4(\sccpu/MUX_B_out [30]),
        .I5(\array_reg_reg[27][17] ),
        .O(dmem_reg_0_31_0_0_i_127_n_0));
  LUT6 #(
    .INIT(64'h00001013FFFFDCDF)) 
    dmem_reg_0_31_0_0_i_128
       (.I0(\sccpu/MUX_B_out [22]),
        .I1(\array_reg_reg[27][17] ),
        .I2(MUX_A_out[4]),
        .I3(\sccpu/MUX_B_out [6]),
        .I4(dmem_reg_0_31_0_0_i_136_n_0),
        .I5(\array_reg_reg[31][31] [1]),
        .O(dmem_reg_0_31_0_0_i_128_n_0));
  LUT6 #(
    .INIT(64'h3333303F33333535)) 
    dmem_reg_0_31_0_0_i_129
       (.I0(\sccpu/MUX_B_out [10]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(\sccpu/MUX_B_out [26]),
        .I4(\array_reg_reg[27][17] ),
        .I5(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_129_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_13
       (.I0(spo[19]),
        .I1(\sccpu/Decoder_inst/RtC0 ),
        .O(RtC[3]));
  LUT6 #(
    .INIT(64'h00000000FFF0FFEE)) 
    dmem_reg_0_31_0_0_i_130
       (.I0(dmem_reg_0_31_0_0_i_244_n_0),
        .I1(dmem_reg_0_31_0_0_i_223_n_0),
        .I2(dmem_reg_0_31_0_0_i_245_n_0),
        .I3(\array_reg_reg[27][17] ),
        .I4(MUX_A_out[4]),
        .I5(dmem_reg_0_31_0_0_i_225_n_0),
        .O(dmem_reg_0_31_0_0_i_130_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    dmem_reg_0_31_0_0_i_131
       (.I0(\sccpu/MUX_B_out [17]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [25]),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [9]),
        .O(dmem_reg_0_31_0_0_i_131_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_132
       (.I0(\sccpu/MUX_B_out [29]),
        .I1(\sccpu/MUX_B_out [13]),
        .I2(MUX_A_out[3]),
        .I3(\sccpu/MUX_B_out [21]),
        .I4(MUX_A_out[4]),
        .I5(\sccpu/MUX_B_out [5]),
        .O(dmem_reg_0_31_0_0_i_132_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_133
       (.I0(\array_reg_reg[31][31] [1]),
        .I1(\sccpu/MUX_B_out [15]),
        .I2(MUX_A_out[3]),
        .I3(\sccpu/MUX_B_out [23]),
        .I4(MUX_A_out[4]),
        .I5(\sccpu/MUX_B_out [7]),
        .O(dmem_reg_0_31_0_0_i_133_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_134
       (.I0(\sccpu/MUX_B_out [27]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [11]),
        .O(dmem_reg_0_31_0_0_i_134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_135
       (.I0(\sccpu/MUX_B_out [19]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [3]),
        .O(dmem_reg_0_31_0_0_i_135_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    dmem_reg_0_31_0_0_i_136
       (.I0(MUX_A_out[30]),
        .I1(MUX_A_out[29]),
        .I2(MUX_A_out[31]),
        .O(dmem_reg_0_31_0_0_i_136_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dmem_reg_0_31_0_0_i_137
       (.I0(MUX_A_out[11]),
        .I1(MUX_A_out[9]),
        .I2(MUX_A_out[23]),
        .I3(MUX_A_out[7]),
        .I4(\array_reg_reg[19][8] ),
        .I5(\array_reg_reg[19][24] ),
        .O(dmem_reg_0_31_0_0_i_137_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dmem_reg_0_31_0_0_i_141
       (.I0(MUX_A_out[22]),
        .I1(MUX_A_out[21]),
        .I2(MUX_A_out[26]),
        .I3(MUX_A_out[25]),
        .I4(\array_reg_reg[19][14] ),
        .I5(\array_reg_reg[19][18] ),
        .O(dmem_reg_0_31_0_0_i_141_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    dmem_reg_0_31_0_0_i_142
       (.I0(\sccpu/MUX_B_out [16]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [24]),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [8]),
        .O(dmem_reg_0_31_0_0_i_142_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_143
       (.I0(\sccpu/MUX_B_out [28]),
        .I1(\sccpu/MUX_B_out [12]),
        .I2(MUX_A_out[3]),
        .I3(\sccpu/MUX_B_out [20]),
        .I4(MUX_A_out[4]),
        .I5(\sccpu/MUX_B_out [4]),
        .O(dmem_reg_0_31_0_0_i_143_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dmem_reg_0_31_0_0_i_144
       (.I0(dmem_reg_0_31_0_0_i_159_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_270_n_0),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_271_n_0),
        .O(dmem_reg_0_31_0_0_i_144_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_146
       (.I0(RF_Rs_out[3]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [3]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_147
       (.I0(RF_Rs_out[2]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [2]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_148
       (.I0(RF_Rs_out[1]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [1]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_149
       (.I0(MUX_A_out[3]),
        .I1(\sccpu/MUX_B_out [3]),
        .O(\array_reg_reg[31][3]_6 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAEAEFF)) 
    dmem_reg_0_31_0_0_i_15
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(dmem_reg_0_31_0_0_i_48_n_0),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .I3(dmem_reg_0_31_0_0_i_50_n_0),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(dmem_reg_0_31_0_0_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_150
       (.I0(MUX_A_out[2]),
        .I1(\sccpu/MUX_B_out [2]),
        .O(\array_reg_reg[31][3]_6 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_151
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [1]),
        .O(\array_reg_reg[31][3]_6 [0]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_155
       (.I0(\array_reg_reg[19][3] ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][3] ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [3]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFAFBFFFB)) 
    dmem_reg_0_31_0_0_i_156
       (.I0(MUX_A_out[2]),
        .I1(dmem_reg_0_31_0_0_i_178_n_0),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .I3(MUX_A_out[1]),
        .I4(dmem_reg_0_31_0_0_i_177_n_0),
        .O(dmem_reg_0_31_0_0_i_156_n_0));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    dmem_reg_0_31_0_0_i_157
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_245_n_0),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(dmem_reg_0_31_0_0_i_157_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    dmem_reg_0_31_0_0_i_158
       (.I0(\sccpu/MUX_B_out [18]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [26]),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [10]),
        .O(dmem_reg_0_31_0_0_i_158_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_159
       (.I0(\sccpu/MUX_B_out [30]),
        .I1(\sccpu/MUX_B_out [14]),
        .I2(MUX_A_out[3]),
        .I3(\sccpu/MUX_B_out [22]),
        .I4(MUX_A_out[4]),
        .I5(\sccpu/MUX_B_out [6]),
        .O(dmem_reg_0_31_0_0_i_159_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_16
       (.I0(dmem_reg_0_31_0_0_i_52_n_0),
        .I1(dmem_reg_0_31_0_0_i_53_n_0),
        .O(dmem_reg_0_31_0_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_160
       (.I0(\array_reg_reg[19][4] ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][4] ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [4]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [4]));
  LUT6 #(
    .INIT(64'hFFFF1D00FFFF1DFF)) 
    dmem_reg_0_31_0_0_i_161
       (.I0(\sccpu/MUX_B_out [2]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [1]),
        .I3(MUX_A_out[1]),
        .I4(dmem_reg_0_31_0_0_i_179_n_0),
        .I5(dmem_reg_0_31_0_0_i_294_n_0),
        .O(dmem_reg_0_31_0_0_i_161_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    dmem_reg_0_31_0_0_i_162
       (.I0(\array_reg_reg[31][31] [0]),
        .I1(MUX_A_out[0]),
        .I2(dmem_reg_0_31_0_0_i_179_n_0),
        .O(dmem_reg_0_31_0_0_i_162_n_0));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    dmem_reg_0_31_0_0_i_163
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_229_n_0),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(dmem_reg_0_31_0_0_i_163_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    dmem_reg_0_31_0_0_i_164
       (.I0(\sccpu/MUX_B_out [19]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [27]),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [11]),
        .O(dmem_reg_0_31_0_0_i_164_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_166
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][7] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][7] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][7] ),
        .O(MUX_A_out[7]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_167
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][6] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][6] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][6] ),
        .O(MUX_A_out[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_168
       (.I0(RF_Rs_out[4]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [4]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][7] ));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_169
       (.I0(MUX_A_out[7]),
        .I1(\sccpu/MUX_B_out [7]),
        .O(\array_reg_reg[31][7]_4 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_17
       (.I0(dmem_reg_0_31_0_0_i_54_n_0),
        .I1(dmem_reg_0_31_0_0_i_55_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_57_n_0),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_59_n_0),
        .O(dmem_reg_0_31_0_0_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_170
       (.I0(MUX_A_out[6]),
        .I1(\sccpu/MUX_B_out [6]),
        .O(\array_reg_reg[31][7]_4 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_171
       (.I0(MUX_A_out[5]),
        .I1(\sccpu/MUX_B_out [5]),
        .O(\array_reg_reg[31][7]_4 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_172
       (.I0(MUX_A_out[4]),
        .I1(\sccpu/MUX_B_out [4]),
        .O(\array_reg_reg[31][7]_4 [0]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_175
       (.I0(\array_reg_reg[19][5]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][5]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [5]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_176
       (.I0(spo[9]),
        .I1(\sccpu/Decoder_inst/shamt0 ),
        .O(\sccpu/shamt [3]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    dmem_reg_0_31_0_0_i_177
       (.I0(\array_reg_reg[31][31] [0]),
        .I1(RF_Rs_out[0]),
        .I2(dmem_reg_0_31_0_0_i_119_n_0),
        .I3(\sccpu/shamt [0]),
        .I4(\sccpu/Decoder_inst/shamt0 ),
        .I5(\sccpu/MUX_B_out [1]),
        .O(dmem_reg_0_31_0_0_i_177_n_0));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    dmem_reg_0_31_0_0_i_178
       (.I0(\sccpu/MUX_B_out [2]),
        .I1(RF_Rs_out[0]),
        .I2(dmem_reg_0_31_0_0_i_119_n_0),
        .I3(\sccpu/shamt [0]),
        .I4(\sccpu/Decoder_inst/shamt0 ),
        .I5(\sccpu/MUX_B_out [3]),
        .O(dmem_reg_0_31_0_0_i_178_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    dmem_reg_0_31_0_0_i_179
       (.I0(dmem_reg_0_31_0_0_i_141_n_0),
        .I1(dmem_reg_0_31_0_0_i_137_n_0),
        .I2(dmem_reg_0_31_0_0_i_136_n_0),
        .I3(dmem_reg_0_31_0_0_i_312_n_0),
        .I4(\array_reg_reg[27][15] ),
        .O(dmem_reg_0_31_0_0_i_179_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    dmem_reg_0_31_0_0_i_18
       (.I0(dmem_reg_0_31_0_0_i_53_n_0),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(dmem_reg_0_31_0_0_i_52_n_0),
        .O(dmem_reg_0_31_0_0_i_18_n_0));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    dmem_reg_0_31_0_0_i_180
       (.I0(\sccpu/MUX_B_out [4]),
        .I1(RF_Rs_out[0]),
        .I2(dmem_reg_0_31_0_0_i_119_n_0),
        .I3(\sccpu/shamt [0]),
        .I4(\sccpu/Decoder_inst/shamt0 ),
        .I5(\sccpu/MUX_B_out [5]),
        .O(dmem_reg_0_31_0_0_i_180_n_0));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    dmem_reg_0_31_0_0_i_181
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_238_n_0),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(dmem_reg_0_31_0_0_i_181_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    dmem_reg_0_31_0_0_i_182
       (.I0(\sccpu/MUX_B_out [20]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [28]),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [12]),
        .O(dmem_reg_0_31_0_0_i_182_n_0));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_183
       (.I0(\array_reg_reg[19][6]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][6]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [6]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44774747)) 
    dmem_reg_0_31_0_0_i_184
       (.I0(dmem_reg_0_31_0_0_i_294_n_0),
        .I1(MUX_A_out[1]),
        .I2(\sccpu/MUX_B_out [6]),
        .I3(\sccpu/MUX_B_out [5]),
        .I4(MUX_A_out[0]),
        .I5(dmem_reg_0_31_0_0_i_179_n_0),
        .O(dmem_reg_0_31_0_0_i_184_n_0));
  LUT6 #(
    .INIT(64'h3333333333333372)) 
    dmem_reg_0_31_0_0_i_185
       (.I0(MUX_A_out[4]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_315_n_0),
        .I3(dmem_reg_0_31_0_0_i_141_n_0),
        .I4(dmem_reg_0_31_0_0_i_214_n_0),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(dmem_reg_0_31_0_0_i_185_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    dmem_reg_0_31_0_0_i_186
       (.I0(\sccpu/MUX_B_out [21]),
        .I1(MUX_A_out[3]),
        .I2(\sccpu/MUX_B_out [29]),
        .I3(MUX_A_out[4]),
        .I4(\sccpu/MUX_B_out [13]),
        .O(dmem_reg_0_31_0_0_i_186_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    dmem_reg_0_31_0_0_i_187
       (.I0(dmem_reg_0_31_0_0_i_316_n_0),
        .I1(spo[5]),
        .I2(spo[3]),
        .I3(spo[1]),
        .I4(spo[28]),
        .I5(dmem_reg_0_31_0_0_i_317_n_0),
        .O(dmem_reg_0_31_0_0_i_187_n_0));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    dmem_reg_0_31_0_0_i_188
       (.I0(dmem_reg_0_31_0_0_i_195_n_0),
        .I1(spo[29]),
        .I2(dmem_reg_0_31_0_0_i_318_n_0),
        .I3(dmem_reg_0_31_0_0_i_319_n_0),
        .I4(\sccpu/Decoder_inst/j_address0 ),
        .I5(spo[26]),
        .O(dmem_reg_0_31_0_0_i_188_n_0));
  LUT6 #(
    .INIT(64'h8802000000000000)) 
    dmem_reg_0_31_0_0_i_189
       (.I0(spo[2]),
        .I1(spo[0]),
        .I2(spo[5]),
        .I3(spo[1]),
        .I4(dmem_reg_0_31_0_0_i_320_n_0),
        .I5(\array_reg[31][31]_i_27_n_0 ),
        .O(dmem_reg_0_31_0_0_i_189_n_0));
  LUT6 #(
    .INIT(64'h47FF47FF00FFFFFF)) 
    dmem_reg_0_31_0_0_i_19
       (.I0(dmem_reg_0_31_0_0_i_61_n_0),
        .I1(MUX_A_out[1]),
        .I2(dmem_reg_0_31_0_0_i_62_n_0),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .I4(dmem_reg_0_31_0_0_i_64_n_0),
        .I5(MUX_A_out[0]),
        .O(dmem_reg_0_31_0_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000004500000000)) 
    dmem_reg_0_31_0_0_i_190
       (.I0(spo[26]),
        .I1(spo[28]),
        .I2(spo[27]),
        .I3(spo[30]),
        .I4(spo[31]),
        .I5(spo[29]),
        .O(dmem_reg_0_31_0_0_i_190_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dmem_reg_0_31_0_0_i_191
       (.I0(spo[5]),
        .I1(spo[0]),
        .I2(spo[1]),
        .O(dmem_reg_0_31_0_0_i_191_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    dmem_reg_0_31_0_0_i_192
       (.I0(spo[3]),
        .I1(spo[4]),
        .I2(spo[26]),
        .I3(spo[28]),
        .I4(dmem_reg_0_31_0_0_i_100_n_0),
        .I5(spo[29]),
        .O(dmem_reg_0_31_0_0_i_192_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dmem_reg_0_31_0_0_i_193
       (.I0(spo[28]),
        .I1(spo[27]),
        .O(dmem_reg_0_31_0_0_i_193_n_0));
  LUT6 #(
    .INIT(64'h0080008F00800080)) 
    dmem_reg_0_31_0_0_i_194
       (.I0(spo[26]),
        .I1(spo[27]),
        .I2(spo[29]),
        .I3(dmem_reg_0_31_0_0_i_100_n_0),
        .I4(spo[28]),
        .I5(dmem_reg_0_31_0_0_i_321_n_0),
        .O(dmem_reg_0_31_0_0_i_194_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    dmem_reg_0_31_0_0_i_195
       (.I0(spo[26]),
        .I1(spo[28]),
        .I2(spo[27]),
        .I3(spo[30]),
        .O(dmem_reg_0_31_0_0_i_195_n_0));
  LUT6 #(
    .INIT(64'h2F222222FFFFFFFF)) 
    dmem_reg_0_31_0_0_i_196
       (.I0(dmem_reg_0_31_0_0_i_322_n_0),
        .I1(dmem_reg_0_31_0_0_i_230_n_0),
        .I2(spo[28]),
        .I3(spo[26]),
        .I4(dmem_reg_0_31_0_0_i_198_n_0),
        .I5(dmem_reg_0_31_0_0_i_195_n_0),
        .O(dmem_reg_0_31_0_0_i_196_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    dmem_reg_0_31_0_0_i_197
       (.I0(spo[5]),
        .I1(dmem_reg_0_31_0_0_i_230_n_0),
        .I2(spo[0]),
        .I3(spo[26]),
        .I4(spo[4]),
        .I5(spo[2]),
        .O(dmem_reg_0_31_0_0_i_197_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h02)) 
    dmem_reg_0_31_0_0_i_198
       (.I0(spo[29]),
        .I1(spo[31]),
        .I2(spo[30]),
        .O(dmem_reg_0_31_0_0_i_198_n_0));
  LUT6 #(
    .INIT(64'h000000C800000030)) 
    dmem_reg_0_31_0_0_i_199
       (.I0(spo[26]),
        .I1(spo[28]),
        .I2(spo[27]),
        .I3(spo[31]),
        .I4(spo[30]),
        .I5(spo[29]),
        .O(dmem_reg_0_31_0_0_i_199_n_0));
  LUT6 #(
    .INIT(64'h00002E00FF002E00)) 
    dmem_reg_0_31_0_0_i_20
       (.I0(dmem_reg_0_31_0_0_i_65_n_0),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(data0[2]),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(dmem_reg_0_31_0_0_i_69_n_0),
        .O(dmem_reg_0_31_0_0_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    dmem_reg_0_31_0_0_i_200
       (.I0(spo[31]),
        .I1(spo[30]),
        .I2(spo[27]),
        .I3(spo[28]),
        .I4(spo[26]),
        .O(dmem_reg_0_31_0_0_i_200_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dmem_reg_0_31_0_0_i_201
       (.I0(spo[5]),
        .I1(spo[0]),
        .O(dmem_reg_0_31_0_0_i_201_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD1DDDDD)) 
    dmem_reg_0_31_0_0_i_204
       (.I0(spo[29]),
        .I1(spo[31]),
        .I2(spo[26]),
        .I3(spo[28]),
        .I4(spo[27]),
        .I5(spo[30]),
        .O(dmem_reg_0_31_0_0_i_204_n_0));
  LUT6 #(
    .INIT(64'h002000FF00200000)) 
    dmem_reg_0_31_0_0_i_205
       (.I0(spo[27]),
        .I1(spo[28]),
        .I2(spo[26]),
        .I3(spo[30]),
        .I4(spo[31]),
        .I5(spo[29]),
        .O(dmem_reg_0_31_0_0_i_205_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_206
       (.I0(spo[8]),
        .I1(\sccpu/Decoder_inst/shamt0 ),
        .O(\sccpu/shamt [2]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_207
       (.I0(\array_reg_reg[19][0]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][0]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [0]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\array_reg_reg[31][31] [0]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_208
       (.I0(\array_reg_reg[19][1] ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][1] ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [1]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    dmem_reg_0_31_0_0_i_209
       (.I0(spo[5]),
        .I1(spo[0]),
        .I2(spo[1]),
        .I3(dmem_reg_0_31_0_0_i_230_n_0),
        .I4(spo[26]),
        .I5(spo[4]),
        .O(\array_reg_reg[31][8] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAEAEFF)) 
    dmem_reg_0_31_0_0_i_21
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(dmem_reg_0_31_0_0_i_70_n_0),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .I3(dmem_reg_0_31_0_0_i_71_n_0),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(dmem_reg_0_31_0_0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_211
       (.I0(spo[10]),
        .I1(\sccpu/Decoder_inst/shamt0 ),
        .O(\sccpu/shamt [4]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_212
       (.I0(\array_reg_reg[19][31] ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][31] ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\array_reg_reg[31][31] [1]));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    dmem_reg_0_31_0_0_i_213
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [17]),
        .O(dmem_reg_0_31_0_0_i_213_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dmem_reg_0_31_0_0_i_214
       (.I0(\array_reg_reg[19][28] ),
        .I1(MUX_A_out[16]),
        .I2(MUX_A_out[15]),
        .I3(MUX_A_out[12]),
        .I4(MUX_A_out[5]),
        .I5(\array_reg_reg[19][27] ),
        .O(dmem_reg_0_31_0_0_i_214_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_215
       (.I0(DMEM_data_in[1]),
        .I1(dmem_reg_0_31_0_0_i_204_n_0),
        .I2(\sccpu/p_1_in [9]),
        .I3(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [9]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_216
       (.I0(\array_reg_reg[19][25]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][25]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_218
       (.I0(DMEM_data_in[4]),
        .I1(dmem_reg_0_31_0_0_i_204_n_0),
        .I2(\sccpu/p_1_in [13]),
        .I3(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [13]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_219
       (.I0(\array_reg_reg[19][29]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][29]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_22
       (.I0(dmem_reg_0_31_0_0_i_72_n_0),
        .I1(dmem_reg_0_31_0_0_i_57_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_54_n_0),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_55_n_0),
        .O(dmem_reg_0_31_0_0_i_22_n_0));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_220
       (.I0(\array_reg_reg[19][21]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][21]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [21]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_221
       (.I0(\array_reg_reg[19][15]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][15]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [15]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    dmem_reg_0_31_0_0_i_222
       (.I0(\sccpu/MUX_B_out [7]),
        .I1(MUX_A_out[31]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[30]),
        .O(dmem_reg_0_31_0_0_i_222_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    dmem_reg_0_31_0_0_i_223
       (.I0(MUX_A_out[31]),
        .I1(MUX_A_out[29]),
        .I2(MUX_A_out[30]),
        .I3(\array_reg_reg[31][31] [1]),
        .O(dmem_reg_0_31_0_0_i_223_n_0));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    dmem_reg_0_31_0_0_i_224
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [23]),
        .O(dmem_reg_0_31_0_0_i_224_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    dmem_reg_0_31_0_0_i_225
       (.I0(MUX_A_out[3]),
        .I1(\array_reg_reg[31][31] [1]),
        .I2(dmem_reg_0_31_0_0_i_141_n_0),
        .I3(\array_reg_reg[27][15] ),
        .I4(\array_reg_reg[27][20] ),
        .I5(dmem_reg_0_31_0_0_i_137_n_0),
        .O(dmem_reg_0_31_0_0_i_225_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_226
       (.I0(DMEM_data_in[3]),
        .I1(dmem_reg_0_31_0_0_i_204_n_0),
        .I2(\sccpu/p_1_in [11]),
        .I3(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [11]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_227
       (.I0(\array_reg_reg[19][27]_1 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][27]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [27]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dmem_reg_0_31_0_0_i_228
       (.I0(\sccpu/MUX_B_out [3]),
        .I1(dmem_reg_0_31_0_0_i_136_n_0),
        .O(dmem_reg_0_31_0_0_i_228_n_0));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    dmem_reg_0_31_0_0_i_229
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [19]),
        .O(dmem_reg_0_31_0_0_i_229_n_0));
  LUT6 #(
    .INIT(64'h00FF47FFFFFF47FF)) 
    dmem_reg_0_31_0_0_i_23
       (.I0(dmem_reg_0_31_0_0_i_61_n_0),
        .I1(MUX_A_out[1]),
        .I2(dmem_reg_0_31_0_0_i_62_n_0),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .I4(MUX_A_out[0]),
        .I5(dmem_reg_0_31_0_0_i_73_n_0),
        .O(dmem_reg_0_31_0_0_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dmem_reg_0_31_0_0_i_230
       (.I0(spo[27]),
        .I1(spo[28]),
        .I2(spo[31]),
        .I3(spo[30]),
        .I4(spo[29]),
        .I5(spo[3]),
        .O(dmem_reg_0_31_0_0_i_230_n_0));
  LUT5 #(
    .INIT(32'h11155515)) 
    dmem_reg_0_31_0_0_i_231
       (.I0(dmem_reg_0_31_0_0_i_329_n_0),
        .I1(dmem_reg_0_31_0_0_i_204_n_0),
        .I2(\array_reg_reg[3][31] ),
        .I3(RtC[4]),
        .I4(\array_reg_reg[19][31] ),
        .O(\array_reg_reg[31][30] ));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    dmem_reg_0_31_0_0_i_232
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [16]),
        .O(dmem_reg_0_31_0_0_i_232_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_233
       (.I0(DMEM_data_in[0]),
        .I1(dmem_reg_0_31_0_0_i_204_n_0),
        .I2(\sccpu/p_1_in [8]),
        .I3(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [8]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_234
       (.I0(\array_reg_reg[19][24]_1 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][24]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [24]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_235
       (.I0(\array_reg_reg[19][12]_1 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][12]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [12]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [12]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_236
       (.I0(\array_reg_reg[19][28]_1 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][28]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [28]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    dmem_reg_0_31_0_0_i_237
       (.I0(\sccpu/MUX_B_out [4]),
        .I1(MUX_A_out[31]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[30]),
        .O(dmem_reg_0_31_0_0_i_237_n_0));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    dmem_reg_0_31_0_0_i_238
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [20]),
        .O(dmem_reg_0_31_0_0_i_238_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_239
       (.I0(DMEM_data_in[5]),
        .I1(dmem_reg_0_31_0_0_i_204_n_0),
        .I2(\sccpu/p_1_in [14]),
        .I3(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [14]));
  LUT6 #(
    .INIT(64'h00005C00FF005C00)) 
    dmem_reg_0_31_0_0_i_24
       (.I0(data0[3]),
        .I1(dmem_reg_0_31_0_0_i_74_n_0),
        .I2(dmem_reg_0_31_0_0_i_66_n_0),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(dmem_reg_0_31_0_0_i_75_n_0),
        .O(dmem_reg_0_31_0_0_i_24_n_0));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_240
       (.I0(\array_reg_reg[19][30]_1 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][30]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [30]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_241
       (.I0(\array_reg_reg[19][22]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][22]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [22]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_242
       (.I0(DMEM_data_in[2]),
        .I1(dmem_reg_0_31_0_0_i_204_n_0),
        .I2(\sccpu/p_1_in [10]),
        .I3(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [10]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_243
       (.I0(\array_reg_reg[19][26]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][26]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [26]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dmem_reg_0_31_0_0_i_244
       (.I0(\sccpu/MUX_B_out [2]),
        .I1(dmem_reg_0_31_0_0_i_136_n_0),
        .O(dmem_reg_0_31_0_0_i_244_n_0));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    dmem_reg_0_31_0_0_i_245
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [18]),
        .O(dmem_reg_0_31_0_0_i_245_n_0));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_246
       (.I0(\array_reg_reg[19][17]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][17]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [17]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_247
       (.I0(\array_reg_reg[19][23]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][23]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [23]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    dmem_reg_0_31_0_0_i_248
       (.I0(\array_reg_reg[19][7]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][7]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(\sccpu/p_1_in [7]),
        .I5(dmem_reg_0_31_0_0_i_205_n_0),
        .O(\sccpu/MUX_B_out [7]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_249
       (.I0(\array_reg_reg[19][19]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][19]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAEAEFF)) 
    dmem_reg_0_31_0_0_i_25
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(dmem_reg_0_31_0_0_i_76_n_0),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .I3(dmem_reg_0_31_0_0_i_77_n_0),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(dmem_reg_0_31_0_0_i_25_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_250
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][30] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][30]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][30] ),
        .O(MUX_A_out[30]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_251
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][29] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][29] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][29] ),
        .O(MUX_A_out[29]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_252
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][31]_0 ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][31]_2 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][31] ),
        .O(MUX_A_out[31]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_253
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][11] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][11] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][11] ),
        .O(MUX_A_out[11]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_254
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][9] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][9] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][9] ),
        .O(MUX_A_out[9]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_255
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][23] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][23] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][23] ),
        .O(MUX_A_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_26
       (.I0(dmem_reg_0_31_0_0_i_78_n_0),
        .I1(dmem_reg_0_31_0_0_i_54_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_72_n_0),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_57_n_0),
        .O(dmem_reg_0_31_0_0_i_26_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_262
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][22] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][22] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][22] ),
        .O(MUX_A_out[22]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_263
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][21] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][21] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][21] ),
        .O(MUX_A_out[21]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_264
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][26] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][26] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][26] ),
        .O(MUX_A_out[26]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_265
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][25] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][25] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][25] ),
        .O(MUX_A_out[25]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_268
       (.I0(\array_reg_reg[19][16]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][16]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [16]));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_269
       (.I0(\array_reg_reg[19][20]_0 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][20]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [20]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    dmem_reg_0_31_0_0_i_27
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(dmem_reg_0_31_0_0_i_73_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_79_n_0),
        .O(dmem_reg_0_31_0_0_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_270
       (.I0(\sccpu/MUX_B_out [26]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [10]),
        .O(dmem_reg_0_31_0_0_i_270_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_271
       (.I0(\sccpu/MUX_B_out [18]),
        .I1(MUX_A_out[4]),
        .I2(\sccpu/MUX_B_out [2]),
        .O(dmem_reg_0_31_0_0_i_271_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_272
       (.I0(RF_Rs_out[0]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [0]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_273
       (.I0(MUX_A_out[3]),
        .I1(\sccpu/MUX_B_out [3]),
        .O(\array_reg_reg[31][3]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_274
       (.I0(MUX_A_out[2]),
        .I1(\sccpu/MUX_B_out [2]),
        .O(\array_reg_reg[31][3]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_275
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [1]),
        .O(\array_reg_reg[31][3]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_276
       (.I0(MUX_A_out[0]),
        .I1(\array_reg_reg[31][31] [0]),
        .O(\array_reg_reg[31][3]_4 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_277
       (.I0(RF_Rs_out[3]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [3]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3]_0 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_278
       (.I0(RF_Rs_out[2]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [2]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_279
       (.I0(RF_Rs_out[1]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [1]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3]_0 [0]));
  LUT6 #(
    .INIT(64'h00002E00FF002E00)) 
    dmem_reg_0_31_0_0_i_28
       (.I0(dmem_reg_0_31_0_0_i_80_n_0),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(data0[4]),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(dmem_reg_0_31_0_0_i_82_n_0),
        .O(dmem_reg_0_31_0_0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_280
       (.I0(MUX_A_out[3]),
        .I1(\sccpu/MUX_B_out [3]),
        .O(\array_reg_reg[31][3]_5 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_281
       (.I0(MUX_A_out[2]),
        .I1(\sccpu/MUX_B_out [2]),
        .O(\array_reg_reg[31][3]_5 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_282
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [1]),
        .O(\array_reg_reg[31][3]_5 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_284
       (.I0(RF_Rs_out[0]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [0]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][3]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_285
       (.I0(MUX_A_out[3]),
        .I1(\sccpu/MUX_B_out [3]),
        .O(\array_reg_reg[31][3]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_286
       (.I0(MUX_A_out[2]),
        .I1(\sccpu/MUX_B_out [2]),
        .O(\array_reg_reg[31][3]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_287
       (.I0(MUX_A_out[1]),
        .I1(\sccpu/MUX_B_out [1]),
        .O(\array_reg_reg[31][3]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_288
       (.I0(MUX_A_out[0]),
        .I1(\array_reg_reg[31][31] [0]),
        .O(\array_reg_reg[31][3]_3 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBBBBF)) 
    dmem_reg_0_31_0_0_i_29
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(dmem_reg_0_31_0_0_i_83_n_0),
        .I2(MUX_A_out[3]),
        .I3(dmem_reg_0_31_0_0_i_85_n_0),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(dmem_reg_0_31_0_0_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    dmem_reg_0_31_0_0_i_291
       (.I0(\array_reg_reg[19][18]_1 ),
        .I1(RtC[4]),
        .I2(\array_reg_reg[3][18]_0 ),
        .I3(dmem_reg_0_31_0_0_i_204_n_0),
        .I4(dmem_reg_0_31_0_0_i_329_n_0),
        .O(\sccpu/MUX_B_out [18]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_294
       (.I0(\sccpu/MUX_B_out [3]),
        .I1(MUX_A_out[0]),
        .I2(\sccpu/MUX_B_out [4]),
        .O(dmem_reg_0_31_0_0_i_294_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_295
       (.I0(MUX_A_out[7]),
        .I1(\sccpu/MUX_B_out [7]),
        .O(\array_reg_reg[31][7]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_296
       (.I0(MUX_A_out[6]),
        .I1(\sccpu/MUX_B_out [6]),
        .O(\array_reg_reg[31][7]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_297
       (.I0(MUX_A_out[5]),
        .I1(\sccpu/MUX_B_out [5]),
        .O(\array_reg_reg[31][7]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_298
       (.I0(MUX_A_out[4]),
        .I1(\sccpu/MUX_B_out [4]),
        .O(\array_reg_reg[31][7]_2 [0]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    dmem_reg_0_31_0_0_i_3
       (.I0(spo[31]),
        .I1(spo[30]),
        .I2(spo[27]),
        .I3(spo[28]),
        .I4(spo[26]),
        .I5(spo[29]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_30
       (.I0(dmem_reg_0_31_0_0_i_86_n_0),
        .I1(dmem_reg_0_31_0_0_i_72_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_78_n_0),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_54_n_0),
        .O(dmem_reg_0_31_0_0_i_30_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_301
       (.I0(RF_Rs_out[4]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [4]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(\array_reg_reg[31][7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_302
       (.I0(MUX_A_out[7]),
        .I1(\sccpu/MUX_B_out [7]),
        .O(\array_reg_reg[31][7]_3 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_303
       (.I0(MUX_A_out[6]),
        .I1(\sccpu/MUX_B_out [6]),
        .O(\array_reg_reg[31][7]_3 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_304
       (.I0(MUX_A_out[5]),
        .I1(\sccpu/MUX_B_out [5]),
        .O(\array_reg_reg[31][7]_3 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    dmem_reg_0_31_0_0_i_305
       (.I0(MUX_A_out[4]),
        .I1(\sccpu/MUX_B_out [4]),
        .O(\array_reg_reg[31][7]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_306
       (.I0(MUX_A_out[7]),
        .I1(\sccpu/MUX_B_out [7]),
        .O(\array_reg_reg[31][7]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_307
       (.I0(MUX_A_out[6]),
        .I1(\sccpu/MUX_B_out [6]),
        .O(\array_reg_reg[31][7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_308
       (.I0(MUX_A_out[5]),
        .I1(\sccpu/MUX_B_out [5]),
        .O(\array_reg_reg[31][7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    dmem_reg_0_31_0_0_i_309
       (.I0(MUX_A_out[4]),
        .I1(\sccpu/MUX_B_out [4]),
        .O(\array_reg_reg[31][7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    dmem_reg_0_31_0_0_i_31
       (.I0(dmem_reg_0_31_0_0_i_63_n_0),
        .I1(dmem_reg_0_31_0_0_i_79_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_87_n_0),
        .O(dmem_reg_0_31_0_0_i_31_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    dmem_reg_0_31_0_0_i_312
       (.I0(MUX_A_out[12]),
        .I1(MUX_A_out[20]),
        .I2(MUX_A_out[27]),
        .O(dmem_reg_0_31_0_0_i_312_n_0));
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    dmem_reg_0_31_0_0_i_315
       (.I0(\array_reg_reg[31][30] ),
        .I1(MUX_A_out[30]),
        .I2(MUX_A_out[29]),
        .I3(MUX_A_out[31]),
        .I4(\sccpu/MUX_B_out [21]),
        .O(dmem_reg_0_31_0_0_i_315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dmem_reg_0_31_0_0_i_316
       (.I0(spo[2]),
        .I1(spo[4]),
        .I2(spo[26]),
        .I3(spo[0]),
        .O(dmem_reg_0_31_0_0_i_316_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    dmem_reg_0_31_0_0_i_317
       (.I0(spo[31]),
        .I1(spo[30]),
        .I2(spo[29]),
        .O(dmem_reg_0_31_0_0_i_317_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    dmem_reg_0_31_0_0_i_318
       (.I0(spo[5]),
        .I1(spo[0]),
        .I2(spo[28]),
        .I3(spo[31]),
        .I4(spo[30]),
        .I5(spo[29]),
        .O(dmem_reg_0_31_0_0_i_318_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0000004F)) 
    dmem_reg_0_31_0_0_i_319
       (.I0(spo[2]),
        .I1(spo[1]),
        .I2(spo[3]),
        .I3(spo[4]),
        .I4(spo[26]),
        .O(dmem_reg_0_31_0_0_i_319_n_0));
  LUT6 #(
    .INIT(64'h00004700FF004700)) 
    dmem_reg_0_31_0_0_i_32
       (.I0(data0[5]),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(dmem_reg_0_31_0_0_i_88_n_0),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(dmem_reg_0_31_0_0_i_89_n_0),
        .O(dmem_reg_0_31_0_0_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    dmem_reg_0_31_0_0_i_320
       (.I0(spo[29]),
        .I1(spo[30]),
        .I2(spo[31]),
        .I3(spo[28]),
        .O(dmem_reg_0_31_0_0_i_320_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    dmem_reg_0_31_0_0_i_321
       (.I0(spo[1]),
        .I1(spo[5]),
        .I2(spo[3]),
        .I3(spo[2]),
        .I4(spo[4]),
        .I5(spo[26]),
        .O(dmem_reg_0_31_0_0_i_321_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h000000A8)) 
    dmem_reg_0_31_0_0_i_322
       (.I0(spo[1]),
        .I1(spo[5]),
        .I2(spo[2]),
        .I3(spo[26]),
        .I4(spo[4]),
        .O(dmem_reg_0_31_0_0_i_322_n_0));
  LUT6 #(
    .INIT(64'h0415040400000000)) 
    dmem_reg_0_31_0_0_i_329
       (.I0(spo[30]),
        .I1(spo[31]),
        .I2(\pc_reg[1]_i_26_n_0 ),
        .I3(spo[28]),
        .I4(spo[29]),
        .I5(\sccpu/p_1_in [15]),
        .O(dmem_reg_0_31_0_0_i_329_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBBBBF)) 
    dmem_reg_0_31_0_0_i_33
       (.I0(dmem_reg_0_31_0_0_i_47_n_0),
        .I1(dmem_reg_0_31_0_0_i_90_n_0),
        .I2(MUX_A_out[3]),
        .I3(dmem_reg_0_31_0_0_i_91_n_0),
        .I4(dmem_reg_0_31_0_0_i_51_n_0),
        .I5(dmem_reg_0_31_0_0_i_18_n_0),
        .O(dmem_reg_0_31_0_0_i_33_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_331
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][16] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][16] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][16] ),
        .O(MUX_A_out[16]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_332
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][15] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][15] ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][15]_0 ),
        .O(MUX_A_out[15]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_333
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][12] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][12]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][12]_0 ),
        .O(MUX_A_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_34
       (.I0(dmem_reg_0_31_0_0_i_92_n_0),
        .I1(dmem_reg_0_31_0_0_i_78_n_0),
        .I2(MUX_A_out[0]),
        .I3(dmem_reg_0_31_0_0_i_86_n_0),
        .I4(MUX_A_out[1]),
        .I5(dmem_reg_0_31_0_0_i_72_n_0),
        .O(dmem_reg_0_31_0_0_i_34_n_0));
  LUT6 #(
    .INIT(64'h47FF47FF00FFFFFF)) 
    dmem_reg_0_31_0_0_i_35
       (.I0(dmem_reg_0_31_0_0_i_93_n_0),
        .I1(MUX_A_out[1]),
        .I2(dmem_reg_0_31_0_0_i_94_n_0),
        .I3(dmem_reg_0_31_0_0_i_63_n_0),
        .I4(dmem_reg_0_31_0_0_i_87_n_0),
        .I5(MUX_A_out[0]),
        .O(dmem_reg_0_31_0_0_i_35_n_0));
  LUT6 #(
    .INIT(64'h00004700FF004700)) 
    dmem_reg_0_31_0_0_i_36
       (.I0(data0[6]),
        .I1(dmem_reg_0_31_0_0_i_66_n_0),
        .I2(dmem_reg_0_31_0_0_i_95_n_0),
        .I3(dmem_reg_0_31_0_0_i_47_n_0),
        .I4(dmem_reg_0_31_0_0_i_68_n_0),
        .I5(dmem_reg_0_31_0_0_i_96_n_0),
        .O(dmem_reg_0_31_0_0_i_36_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_37
       (.I0(spo[18]),
        .I1(\sccpu/Decoder_inst/RtC0 ),
        .O(RtC[2]));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    dmem_reg_0_31_0_0_i_4
       (.I0(dmem_reg_0_31_0_0_i_15_n_0),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(dmem_reg_0_31_0_0_i_17_n_0),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(dmem_reg_0_31_0_0_i_19_n_0),
        .I5(dmem_reg_0_31_0_0_i_20_n_0),
        .O(\array_reg_reg[31][6] [0]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    dmem_reg_0_31_0_0_i_400
       (.I0(\array_reg_reg[31][8] ),
        .I1(\array_reg_reg[3][27] ),
        .I2(RsC[4]),
        .I3(\array_reg_reg[19][27]_0 ),
        .I4(RsC[3]),
        .I5(\array_reg_reg[27][27] ),
        .O(MUX_A_out[27]));
  LUT6 #(
    .INIT(64'hCCCCCCCFCCCCCCCE)) 
    dmem_reg_0_31_0_0_i_42
       (.I0(\array_reg[31][31]_i_22_n_0 ),
        .I1(\dmem/p_2_in ),
        .I2(dmem_reg_0_31_0_0_i_100_n_0),
        .I3(spo[29]),
        .I4(spo[27]),
        .I5(spo[28]),
        .O(\sccpu/Decoder_inst/RtC0 ));
  LUT5 #(
    .INIT(32'hF1B333F3)) 
    dmem_reg_0_31_0_0_i_47
       (.I0(\sccpu/alu_choose [0]),
        .I1(\sccpu/alu_choose [3]),
        .I2(\sccpu/alu_choose [4]),
        .I3(\sccpu/alu_choose [1]),
        .I4(\sccpu/alu_choose [2]),
        .O(dmem_reg_0_31_0_0_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dmem_reg_0_31_0_0_i_48
       (.I0(\sccpu/MUX_B_out [2]),
        .I1(MUX_A_out[2]),
        .O(dmem_reg_0_31_0_0_i_48_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    dmem_reg_0_31_0_0_i_49
       (.I0(dmem_reg_0_31_0_0_i_52_n_0),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .O(dmem_reg_0_31_0_0_i_49_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    dmem_reg_0_31_0_0_i_5
       (.I0(dmem_reg_0_31_0_0_i_21_n_0),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(dmem_reg_0_31_0_0_i_22_n_0),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(dmem_reg_0_31_0_0_i_23_n_0),
        .I5(dmem_reg_0_31_0_0_i_24_n_0),
        .O(\array_reg_reg[31][6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    dmem_reg_0_31_0_0_i_50
       (.I0(MUX_A_out[3]),
        .I1(dmem_reg_0_31_0_0_i_108_n_0),
        .I2(MUX_A_out[2]),
        .O(dmem_reg_0_31_0_0_i_50_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dmem_reg_0_31_0_0_i_51
       (.I0(dmem_reg_0_31_0_0_i_52_n_0),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(MUX_A_out[5]),
        .I3(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_51_n_0));
  LUT5 #(
    .INIT(32'hEC4ED99B)) 
    dmem_reg_0_31_0_0_i_52
       (.I0(\sccpu/alu_choose [4]),
        .I1(\sccpu/alu_choose [1]),
        .I2(\sccpu/alu_choose [3]),
        .I3(\sccpu/alu_choose [2]),
        .I4(\sccpu/alu_choose [0]),
        .O(dmem_reg_0_31_0_0_i_52_n_0));
  LUT5 #(
    .INIT(32'h1B085788)) 
    dmem_reg_0_31_0_0_i_53
       (.I0(\sccpu/alu_choose [1]),
        .I1(\sccpu/alu_choose [0]),
        .I2(\sccpu/alu_choose [4]),
        .I3(\sccpu/alu_choose [2]),
        .I4(\sccpu/alu_choose [3]),
        .O(dmem_reg_0_31_0_0_i_53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_54
       (.I0(dmem_reg_0_31_0_0_i_111_n_0),
        .I1(dmem_reg_0_31_0_0_i_112_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_113_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_114_n_0),
        .O(dmem_reg_0_31_0_0_i_54_n_0));
  LUT6 #(
    .INIT(64'hEFCFEFCFEFC0E0C0)) 
    dmem_reg_0_31_0_0_i_55
       (.I0(dmem_reg_0_31_0_0_i_115_n_0),
        .I1(dmem_reg_0_31_0_0_i_116_n_0),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_117_n_0),
        .I5(dmem_reg_0_31_0_0_i_118_n_0),
        .O(dmem_reg_0_31_0_0_i_55_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_56
       (.I0(RF_Rs_out[0]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [0]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(MUX_A_out[0]));
  LUT6 #(
    .INIT(64'hAFCFAFCFAFC0A0C0)) 
    dmem_reg_0_31_0_0_i_57
       (.I0(dmem_reg_0_31_0_0_i_122_n_0),
        .I1(dmem_reg_0_31_0_0_i_123_n_0),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_124_n_0),
        .I5(dmem_reg_0_31_0_0_i_125_n_0),
        .O(dmem_reg_0_31_0_0_i_57_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_58
       (.I0(RF_Rs_out[1]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [1]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(MUX_A_out[1]));
  LUT6 #(
    .INIT(64'hAFCFAFCFAFC0A0C0)) 
    dmem_reg_0_31_0_0_i_59
       (.I0(dmem_reg_0_31_0_0_i_127_n_0),
        .I1(dmem_reg_0_31_0_0_i_128_n_0),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_129_n_0),
        .I5(dmem_reg_0_31_0_0_i_130_n_0),
        .O(dmem_reg_0_31_0_0_i_59_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    dmem_reg_0_31_0_0_i_6
       (.I0(dmem_reg_0_31_0_0_i_25_n_0),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(dmem_reg_0_31_0_0_i_26_n_0),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(dmem_reg_0_31_0_0_i_27_n_0),
        .I5(dmem_reg_0_31_0_0_i_28_n_0),
        .O(\array_reg_reg[31][6] [2]));
  LUT5 #(
    .INIT(32'h05D56200)) 
    dmem_reg_0_31_0_0_i_60
       (.I0(\sccpu/alu_choose [4]),
        .I1(\sccpu/alu_choose [1]),
        .I2(\sccpu/alu_choose [3]),
        .I3(\sccpu/alu_choose [2]),
        .I4(\sccpu/alu_choose [0]),
        .O(dmem_reg_0_31_0_0_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_61
       (.I0(dmem_reg_0_31_0_0_i_131_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_132_n_0),
        .O(dmem_reg_0_31_0_0_i_61_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dmem_reg_0_31_0_0_i_62
       (.I0(dmem_reg_0_31_0_0_i_133_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_134_n_0),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_135_n_0),
        .O(dmem_reg_0_31_0_0_i_62_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    dmem_reg_0_31_0_0_i_63
       (.I0(dmem_reg_0_31_0_0_i_136_n_0),
        .I1(dmem_reg_0_31_0_0_i_137_n_0),
        .I2(\array_reg_reg[19][27] ),
        .I3(\array_reg_reg[27][12] ),
        .I4(\array_reg_reg[27][15] ),
        .I5(dmem_reg_0_31_0_0_i_141_n_0),
        .O(dmem_reg_0_31_0_0_i_63_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dmem_reg_0_31_0_0_i_64
       (.I0(dmem_reg_0_31_0_0_i_142_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_143_n_0),
        .I3(MUX_A_out[1]),
        .I4(dmem_reg_0_31_0_0_i_144_n_0),
        .O(dmem_reg_0_31_0_0_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    dmem_reg_0_31_0_0_i_65
       (.I0(data3[2]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [2]),
        .I4(MUX_A_out[2]),
        .O(dmem_reg_0_31_0_0_i_65_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    dmem_reg_0_31_0_0_i_66
       (.I0(dmem_reg_0_31_0_0_i_53_n_0),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(dmem_reg_0_31_0_0_i_52_n_0),
        .O(dmem_reg_0_31_0_0_i_66_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dmem_reg_0_31_0_0_i_68
       (.I0(dmem_reg_0_31_0_0_i_53_n_0),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .O(dmem_reg_0_31_0_0_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_69
       (.I0(data1[1]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[2]),
        .O(dmem_reg_0_31_0_0_i_69_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    dmem_reg_0_31_0_0_i_7
       (.I0(dmem_reg_0_31_0_0_i_29_n_0),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(dmem_reg_0_31_0_0_i_30_n_0),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(dmem_reg_0_31_0_0_i_31_n_0),
        .I5(dmem_reg_0_31_0_0_i_32_n_0),
        .O(\array_reg_reg[31][6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dmem_reg_0_31_0_0_i_70
       (.I0(\sccpu/MUX_B_out [3]),
        .I1(MUX_A_out[3]),
        .O(dmem_reg_0_31_0_0_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dmem_reg_0_31_0_0_i_71
       (.I0(MUX_A_out[3]),
        .I1(dmem_reg_0_31_0_0_i_156_n_0),
        .O(dmem_reg_0_31_0_0_i_71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_72
       (.I0(dmem_reg_0_31_0_0_i_157_n_0),
        .I1(dmem_reg_0_31_0_0_i_129_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_127_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_128_n_0),
        .O(dmem_reg_0_31_0_0_i_72_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_73
       (.I0(dmem_reg_0_31_0_0_i_158_n_0),
        .I1(dmem_reg_0_31_0_0_i_159_n_0),
        .I2(MUX_A_out[1]),
        .I3(dmem_reg_0_31_0_0_i_142_n_0),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_143_n_0),
        .O(dmem_reg_0_31_0_0_i_73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    dmem_reg_0_31_0_0_i_74
       (.I0(data3[3]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [3]),
        .I4(MUX_A_out[3]),
        .O(dmem_reg_0_31_0_0_i_74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_75
       (.I0(data1[2]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[3]),
        .O(dmem_reg_0_31_0_0_i_75_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dmem_reg_0_31_0_0_i_76
       (.I0(\sccpu/MUX_B_out [4]),
        .I1(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFEFEFEAE)) 
    dmem_reg_0_31_0_0_i_77
       (.I0(MUX_A_out[3]),
        .I1(dmem_reg_0_31_0_0_i_161_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_162_n_0),
        .I4(MUX_A_out[1]),
        .O(dmem_reg_0_31_0_0_i_77_n_0));
  LUT6 #(
    .INIT(64'hAFCFAFCFAFC0A0C0)) 
    dmem_reg_0_31_0_0_i_78
       (.I0(dmem_reg_0_31_0_0_i_163_n_0),
        .I1(dmem_reg_0_31_0_0_i_117_n_0),
        .I2(MUX_A_out[2]),
        .I3(MUX_A_out[3]),
        .I4(dmem_reg_0_31_0_0_i_115_n_0),
        .I5(dmem_reg_0_31_0_0_i_116_n_0),
        .O(dmem_reg_0_31_0_0_i_78_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_79
       (.I0(dmem_reg_0_31_0_0_i_164_n_0),
        .I1(dmem_reg_0_31_0_0_i_133_n_0),
        .I2(MUX_A_out[1]),
        .I3(dmem_reg_0_31_0_0_i_131_n_0),
        .I4(MUX_A_out[2]),
        .I5(dmem_reg_0_31_0_0_i_132_n_0),
        .O(dmem_reg_0_31_0_0_i_79_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    dmem_reg_0_31_0_0_i_8
       (.I0(dmem_reg_0_31_0_0_i_33_n_0),
        .I1(dmem_reg_0_31_0_0_i_16_n_0),
        .I2(dmem_reg_0_31_0_0_i_34_n_0),
        .I3(dmem_reg_0_31_0_0_i_18_n_0),
        .I4(dmem_reg_0_31_0_0_i_35_n_0),
        .I5(dmem_reg_0_31_0_0_i_36_n_0),
        .O(\array_reg_reg[31][6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h434C4C7F)) 
    dmem_reg_0_31_0_0_i_80
       (.I0(data3[4]),
        .I1(dmem_reg_0_31_0_0_i_52_n_0),
        .I2(dmem_reg_0_31_0_0_i_60_n_0),
        .I3(\sccpu/MUX_B_out [4]),
        .I4(MUX_A_out[4]),
        .O(dmem_reg_0_31_0_0_i_80_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_82
       (.I0(data1[3]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[4]),
        .O(dmem_reg_0_31_0_0_i_82_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    dmem_reg_0_31_0_0_i_83
       (.I0(\sccpu/MUX_B_out [5]),
        .I1(MUX_A_out[5]),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .O(dmem_reg_0_31_0_0_i_83_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dmem_reg_0_31_0_0_i_84
       (.I0(RF_Rs_out[3]),
        .I1(dmem_reg_0_31_0_0_i_119_n_0),
        .I2(\sccpu/shamt [3]),
        .I3(\sccpu/Decoder_inst/shamt0 ),
        .O(MUX_A_out[3]));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    dmem_reg_0_31_0_0_i_85
       (.I0(dmem_reg_0_31_0_0_i_177_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_178_n_0),
        .I3(MUX_A_out[1]),
        .I4(dmem_reg_0_31_0_0_i_179_n_0),
        .I5(dmem_reg_0_31_0_0_i_180_n_0),
        .O(dmem_reg_0_31_0_0_i_85_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_86
       (.I0(dmem_reg_0_31_0_0_i_181_n_0),
        .I1(dmem_reg_0_31_0_0_i_124_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_122_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_123_n_0),
        .O(dmem_reg_0_31_0_0_i_86_n_0));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    dmem_reg_0_31_0_0_i_87
       (.I0(dmem_reg_0_31_0_0_i_158_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_159_n_0),
        .I3(dmem_reg_0_31_0_0_i_182_n_0),
        .I4(dmem_reg_0_31_0_0_i_142_n_0),
        .I5(MUX_A_out[1]),
        .O(dmem_reg_0_31_0_0_i_87_n_0));
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    dmem_reg_0_31_0_0_i_88
       (.I0(data3[5]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [5]),
        .I3(MUX_A_out[5]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(dmem_reg_0_31_0_0_i_88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_89
       (.I0(data1[4]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[5]),
        .O(dmem_reg_0_31_0_0_i_89_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    dmem_reg_0_31_0_0_i_90
       (.I0(\sccpu/MUX_B_out [6]),
        .I1(MUX_A_out[6]),
        .I2(dmem_reg_0_31_0_0_i_49_n_0),
        .O(dmem_reg_0_31_0_0_i_90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_91
       (.I0(dmem_reg_0_31_0_0_i_108_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_184_n_0),
        .O(dmem_reg_0_31_0_0_i_91_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_92
       (.I0(dmem_reg_0_31_0_0_i_185_n_0),
        .I1(dmem_reg_0_31_0_0_i_113_n_0),
        .I2(MUX_A_out[2]),
        .I3(dmem_reg_0_31_0_0_i_111_n_0),
        .I4(MUX_A_out[3]),
        .I5(dmem_reg_0_31_0_0_i_112_n_0),
        .O(dmem_reg_0_31_0_0_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_93
       (.I0(dmem_reg_0_31_0_0_i_186_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_131_n_0),
        .O(dmem_reg_0_31_0_0_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_94
       (.I0(dmem_reg_0_31_0_0_i_164_n_0),
        .I1(MUX_A_out[2]),
        .I2(dmem_reg_0_31_0_0_i_133_n_0),
        .O(dmem_reg_0_31_0_0_i_94_n_0));
  LUT5 #(
    .INIT(32'hB888CFF0)) 
    dmem_reg_0_31_0_0_i_95
       (.I0(data3[6]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(\sccpu/MUX_B_out [6]),
        .I3(MUX_A_out[6]),
        .I4(dmem_reg_0_31_0_0_i_52_n_0),
        .O(dmem_reg_0_31_0_0_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dmem_reg_0_31_0_0_i_96
       (.I0(data1[5]),
        .I1(dmem_reg_0_31_0_0_i_60_n_0),
        .I2(data2[6]),
        .O(dmem_reg_0_31_0_0_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_97
       (.I0(spo[17]),
        .I1(\sccpu/Decoder_inst/RtC0 ),
        .O(RtC[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dmem_reg_0_31_0_0_i_98
       (.I0(spo[16]),
        .I1(\sccpu/Decoder_inst/RtC0 ),
        .O(RtC[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    dmem_reg_0_31_0_0_i_99
       (.I0(spo[31]),
        .I1(spo[29]),
        .I2(spo[30]),
        .I3(spo[27]),
        .I4(spo[28]),
        .I5(spo[26]),
        .O(\dmem/p_2_in ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \pc_reg[0]_i_1 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(pc_OBUF[0]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[0]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .I5(MUX_PC_out2[0]),
        .O(MUX_PC_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[10]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[10]),
        .I2(\pc_reg[10]_i_2_n_0 ),
        .O(MUX_PC_out[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[10]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[9]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[10]),
        .I4(\sccpu/j_address [8]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[10]_i_4 
       (.I0(spo[8]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[11]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[11]),
        .I2(\pc_reg[11]_i_2_n_0 ),
        .O(MUX_PC_out[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[11]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[10]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[11]),
        .I4(\sccpu/j_address [9]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[11]_i_4 
       (.I0(spo[9]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[12]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[12]),
        .I2(\pc_reg[12]_i_2_n_0 ),
        .O(MUX_PC_out[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[12]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[11]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[12]),
        .I4(\sccpu/j_address [10]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[12]_i_4 
       (.I0(spo[10]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[13]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[13]),
        .I2(\pc_reg[13]_i_2_n_0 ),
        .O(MUX_PC_out[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[13]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[12]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[13]),
        .I4(\sccpu/j_address [11]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[13]_i_4 
       (.I0(spo[11]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[14]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[14]),
        .I2(\pc_reg[14]_i_2_n_0 ),
        .O(MUX_PC_out[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[14]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[13]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[14]),
        .I4(\sccpu/j_address [12]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[14]_i_4 
       (.I0(spo[12]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[15]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[15]),
        .I2(\pc_reg[15]_i_2_n_0 ),
        .O(MUX_PC_out[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[15]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[14]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[15]),
        .I4(\sccpu/j_address [13]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[15]_i_4 
       (.I0(spo[13]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[16]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[16]),
        .I2(\pc_reg[16]_i_2_n_0 ),
        .O(MUX_PC_out[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[16]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[15]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[16]),
        .I4(\sccpu/j_address [14]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[16]_i_4 
       (.I0(spo[14]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [14]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[17]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[17]),
        .I2(\pc_reg[17]_i_2_n_0 ),
        .O(MUX_PC_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[17]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[16]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[17]),
        .I4(\sccpu/j_address [15]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[17]_i_4 
       (.I0(spo[15]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[18]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[18]),
        .I2(\pc_reg[18]_i_2_n_0 ),
        .O(MUX_PC_out[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[18]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[17]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[18]),
        .I4(\sccpu/j_address [16]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[18]_i_4 
       (.I0(spo[16]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [16]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[19]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[19]),
        .I2(\pc_reg[19]_i_2_n_0 ),
        .O(MUX_PC_out[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[19]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[18]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[19]),
        .I4(\sccpu/j_address [17]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[19]_i_4 
       (.I0(spo[17]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [17]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \pc_reg[1]_i_1 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[0]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[1]),
        .I4(\pc_reg[31]_i_2_n_0 ),
        .I5(MUX_PC_out2[1]),
        .O(MUX_PC_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[1]_i_10 
       (.I0(spo[24]),
        .I1(\sccpu/Decoder_inst/RsC0 ),
        .O(RsC[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pc_reg[1]_i_12 
       (.I0(spo[26]),
        .I1(spo[4]),
        .I2(spo[2]),
        .O(\pc_reg[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[1]_i_13 
       (.I0(spo[23]),
        .I1(\sccpu/Decoder_inst/RsC0 ),
        .O(RsC[2]));
  LUT6 #(
    .INIT(64'hAABAABBBAABAAABA)) 
    \pc_reg[1]_i_18 
       (.I0(\pc_reg[1]_i_25_n_0 ),
        .I1(spo[30]),
        .I2(spo[31]),
        .I3(\pc_reg[1]_i_26_n_0 ),
        .I4(spo[28]),
        .I5(spo[29]),
        .O(\sccpu/Decoder_inst/RsC0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF98)) 
    \pc_reg[1]_i_2 
       (.I0(spo[27]),
        .I1(spo[28]),
        .I2(\pc_reg[1]_i_5_n_0 ),
        .I3(spo[29]),
        .I4(spo[30]),
        .I5(spo[31]),
        .O(\pc_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[1]_i_23 
       (.I0(spo[22]),
        .I1(\sccpu/Decoder_inst/RsC0 ),
        .O(RsC[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[1]_i_24 
       (.I0(spo[21]),
        .I1(\sccpu/Decoder_inst/RsC0 ),
        .O(RsC[0]));
  LUT6 #(
    .INIT(64'h000C00FF000C00AE)) 
    \pc_reg[1]_i_25 
       (.I0(\pc_reg[1]_i_27_n_0 ),
        .I1(spo[29]),
        .I2(spo[26]),
        .I3(dmem_reg_0_31_0_0_i_100_n_0),
        .I4(spo[27]),
        .I5(spo[28]),
        .O(\pc_reg[1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \pc_reg[1]_i_26 
       (.I0(spo[27]),
        .I1(spo[28]),
        .I2(spo[26]),
        .O(\pc_reg[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h1100000133223302)) 
    \pc_reg[1]_i_27 
       (.I0(spo[2]),
        .I1(\array_reg[31][31]_i_36_n_0 ),
        .I2(spo[0]),
        .I3(spo[5]),
        .I4(spo[1]),
        .I5(spo[3]),
        .O(\pc_reg[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pc_reg[1]_i_3 
       (.I0(spo[27]),
        .I1(spo[28]),
        .I2(spo[31]),
        .I3(spo[30]),
        .I4(spo[29]),
        .I5(\pc_reg[1]_i_5_n_0 ),
        .O(\pc_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \pc_reg[1]_i_5 
       (.I0(spo[3]),
        .I1(spo[1]),
        .I2(spo[5]),
        .I3(spo[0]),
        .I4(\pc_reg[1]_i_12_n_0 ),
        .O(\pc_reg[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[1]_i_8 
       (.I0(spo[25]),
        .I1(\sccpu/Decoder_inst/RsC0 ),
        .O(RsC[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[20]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[20]),
        .I2(\pc_reg[20]_i_2_n_0 ),
        .O(MUX_PC_out[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[20]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[19]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[20]),
        .I4(\sccpu/j_address [18]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[20]_i_4 
       (.I0(spo[18]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [18]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[21]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[21]),
        .I2(\pc_reg[21]_i_2_n_0 ),
        .O(MUX_PC_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[21]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[20]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[21]),
        .I4(\sccpu/j_address [19]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[21]_i_4 
       (.I0(spo[19]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[22]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[22]),
        .I2(\pc_reg[22]_i_2_n_0 ),
        .O(MUX_PC_out[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[22]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[21]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[22]),
        .I4(\sccpu/j_address [20]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[22]_i_4 
       (.I0(spo[20]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [20]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[23]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[23]),
        .I2(\pc_reg[23]_i_2_n_0 ),
        .O(MUX_PC_out[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[23]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[22]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[23]),
        .I4(\sccpu/j_address [21]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[23]_i_4 
       (.I0(spo[21]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[24]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[24]),
        .I2(\pc_reg[24]_i_2_n_0 ),
        .O(MUX_PC_out[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[24]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[23]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[24]),
        .I4(\sccpu/j_address [22]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[24]_i_4 
       (.I0(spo[22]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [22]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[25]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[25]),
        .I2(\pc_reg[25]_i_2_n_0 ),
        .O(MUX_PC_out[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[25]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[24]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[25]),
        .I4(\sccpu/j_address [23]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[25]_i_4 
       (.I0(spo[23]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [23]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[26]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[26]),
        .I2(\pc_reg[26]_i_2_n_0 ),
        .O(MUX_PC_out[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[26]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[25]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[26]),
        .I4(\sccpu/j_address [24]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[26]_i_4 
       (.I0(spo[24]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [24]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[27]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[27]),
        .I2(\pc_reg[27]_i_2_n_0 ),
        .O(MUX_PC_out[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[27]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[26]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[27]),
        .I4(\sccpu/j_address [25]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[27]_i_4 
       (.I0(spo[25]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [25]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[28]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[28]),
        .I2(\pc_reg[28]_i_2_n_0 ),
        .O(MUX_PC_out[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[28]_i_2 
       (.I0(\sccpu/Decoder_inst/j_address0 ),
        .I1(pc_OBUF[12]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[28]),
        .I4(MUX_2_out0[27]),
        .I5(\pc_reg[1]_i_2_n_0 ),
        .O(\pc_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[29]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[29]),
        .I2(\pc_reg[29]_i_2_n_0 ),
        .O(MUX_PC_out[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[29]_i_2 
       (.I0(\sccpu/Decoder_inst/j_address0 ),
        .I1(pc_OBUF[13]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[29]),
        .I4(MUX_2_out0[28]),
        .I5(\pc_reg[1]_i_2_n_0 ),
        .O(\pc_reg[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[2]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[2]),
        .I2(\pc_reg[2]_i_2_n_0 ),
        .O(MUX_PC_out[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[2]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[1]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[2]),
        .I4(\sccpu/j_address [0]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[2]_i_4 
       (.I0(spo[0]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[30]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[30]),
        .I2(\pc_reg[30]_i_2_n_0 ),
        .O(MUX_PC_out[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[30]_i_2 
       (.I0(\sccpu/Decoder_inst/j_address0 ),
        .I1(pc_OBUF[14]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[30]),
        .I4(MUX_2_out0[29]),
        .I5(\pc_reg[1]_i_2_n_0 ),
        .O(\pc_reg[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[31]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[31]),
        .I2(\pc_reg[31]_i_3_n_0 ),
        .O(MUX_PC_out[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \pc_reg[31]_i_2 
       (.I0(spo[28]),
        .I1(spo[27]),
        .I2(spo[29]),
        .I3(spo[30]),
        .I4(spo[31]),
        .O(\pc_reg[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[31]_i_3 
       (.I0(\sccpu/Decoder_inst/j_address0 ),
        .I1(pc_OBUF[15]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[31]),
        .I4(MUX_2_out0[30]),
        .I5(\pc_reg[1]_i_2_n_0 ),
        .O(\pc_reg[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \pc_reg[31]_i_4 
       (.I0(spo[29]),
        .I1(spo[30]),
        .I2(spo[31]),
        .I3(spo[27]),
        .I4(spo[28]),
        .O(\sccpu/Decoder_inst/j_address0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[3]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[3]),
        .I2(\pc_reg[3]_i_2_n_0 ),
        .O(MUX_PC_out[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[3]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[2]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[3]),
        .I4(\sccpu/j_address [1]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[3]_i_4 
       (.I0(spo[1]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[4]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[4]),
        .I2(\pc_reg[4]_i_2_n_0 ),
        .O(MUX_PC_out[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[4]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[3]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[4]),
        .I4(\sccpu/j_address [2]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[4]_i_4 
       (.I0(spo[2]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[5]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[5]),
        .I2(\pc_reg[5]_i_2_n_0 ),
        .O(MUX_PC_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[5]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[4]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[5]),
        .I4(\sccpu/j_address [3]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[5]_i_4 
       (.I0(spo[3]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[6]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[6]),
        .I2(\pc_reg[6]_i_2_n_0 ),
        .O(MUX_PC_out[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[6]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[5]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[6]),
        .I4(\sccpu/j_address [4]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[6]_i_4 
       (.I0(spo[4]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[7]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[7]),
        .I2(\pc_reg[7]_i_2_n_0 ),
        .O(MUX_PC_out[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[7]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[6]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[7]),
        .I4(\sccpu/j_address [5]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[7]_i_4 
       (.I0(spo[5]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[8]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[8]),
        .I2(\pc_reg[8]_i_2_n_0 ),
        .O(MUX_PC_out[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[8]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[7]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[8]),
        .I4(\sccpu/j_address [6]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[8]_i_4 
       (.I0(spo[6]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pc_reg[9]_i_1 
       (.I0(\pc_reg[31]_i_2_n_0 ),
        .I1(MUX_PC_out2[9]),
        .I2(\pc_reg[9]_i_2_n_0 ),
        .O(MUX_PC_out[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc_reg[9]_i_2 
       (.I0(\pc_reg[1]_i_2_n_0 ),
        .I1(MUX_2_out0[8]),
        .I2(\pc_reg[1]_i_3_n_0 ),
        .I3(RF_Rs_out[9]),
        .I4(\sccpu/j_address [7]),
        .I5(\sccpu/Decoder_inst/j_address0 ),
        .O(\pc_reg[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc_reg[9]_i_4 
       (.I0(spo[7]),
        .I1(\sccpu/Decoder_inst/j_address0 ),
        .O(\sccpu/j_address [7]));
endmodule

module PC
   (S,
    pc_OBUF,
    \pc_reg_reg[11]_0 ,
    \pc_reg_reg[15]_0 ,
    \pc_reg_reg[19]_0 ,
    \pc_reg_reg[23]_0 ,
    \pc_reg_reg[27]_0 ,
    \pc_reg_reg[31]_0 ,
    \array_reg_reg[31][31] ,
    reset_IBUF,
    MUX_PC_out,
    CLK);
  output [3:0]S;
  output [31:0]pc_OBUF;
  output [3:0]\pc_reg_reg[11]_0 ;
  output [3:0]\pc_reg_reg[15]_0 ;
  output [3:0]\pc_reg_reg[19]_0 ;
  output [3:0]\pc_reg_reg[23]_0 ;
  output [3:0]\pc_reg_reg[27]_0 ;
  output [3:0]\pc_reg_reg[31]_0 ;
  output [2:0]\array_reg_reg[31][31] ;
  input reset_IBUF;
  input [31:0]MUX_PC_out;
  input CLK;

  wire CLK;
  wire [31:0]MUX_PC_out;
  wire [3:0]\^S ;
  wire [31:0]pc_OBUF;
  wire reset_IBUF;

  assign S[3:2] = pc_OBUF[4:3];
  assign S[1] = \^S [1];
  assign S[0] = pc_OBUF[1];
  assign \array_reg_reg[31][31] [2:0] = pc_OBUF[31:29];
  assign \pc_reg_reg[11]_0 [3:0] = pc_OBUF[8:5];
  assign \pc_reg_reg[15]_0 [3:0] = pc_OBUF[12:9];
  assign \pc_reg_reg[19]_0 [3:0] = pc_OBUF[16:13];
  assign \pc_reg_reg[23]_0 [3:0] = pc_OBUF[20:17];
  assign \pc_reg_reg[27]_0 [3:0] = pc_OBUF[24:21];
  assign \pc_reg_reg[31]_0 [3:0] = pc_OBUF[28:25];
  LUT1 #(
    .INIT(2'h1)) 
    NPC_carry_i_3
       (.I0(pc_OBUF[2]),
        .O(\^S [1]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[0]),
        .Q(pc_OBUF[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[10]),
        .Q(pc_OBUF[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[11]),
        .Q(pc_OBUF[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[12]),
        .Q(pc_OBUF[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[13]),
        .Q(pc_OBUF[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[14]),
        .Q(pc_OBUF[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[15]),
        .Q(pc_OBUF[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[16]),
        .Q(pc_OBUF[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[17]),
        .Q(pc_OBUF[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[18]),
        .Q(pc_OBUF[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[19]),
        .Q(pc_OBUF[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[1]),
        .Q(pc_OBUF[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[20]),
        .Q(pc_OBUF[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[21]),
        .Q(pc_OBUF[21]),
        .R(reset_IBUF));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[22]),
        .Q(pc_OBUF[22]),
        .S(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[23]),
        .Q(pc_OBUF[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[24]),
        .Q(pc_OBUF[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[25]),
        .Q(pc_OBUF[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[26]),
        .Q(pc_OBUF[26]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[27]),
        .Q(pc_OBUF[27]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[28]),
        .Q(pc_OBUF[28]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[29]),
        .Q(pc_OBUF[29]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[2]),
        .Q(pc_OBUF[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[30]),
        .Q(pc_OBUF[30]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[31]),
        .Q(pc_OBUF[31]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[3]),
        .Q(pc_OBUF[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[4]),
        .Q(pc_OBUF[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[5]),
        .Q(pc_OBUF[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[6]),
        .Q(pc_OBUF[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[7]),
        .Q(pc_OBUF[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[8]),
        .Q(pc_OBUF[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pc_reg_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUX_PC_out[9]),
        .Q(pc_OBUF[9]),
        .R(reset_IBUF));
endmodule

module regfile
   (\array_reg_reg[31][7]_0 ,
    \array_reg_reg[31][6]_0 ,
    \array_reg_reg[31][7]_1 ,
    RF_Rs_out,
    \array_reg_reg[31][21]_0 ,
    \array_reg_reg[31][21]_1 ,
    \array_reg_reg[31][6]_1 ,
    \array_reg_reg[31][6]_2 ,
    \array_reg_reg[31][20]_0 ,
    \array_reg_reg[31][31]_0 ,
    \array_reg_reg[31][29]_0 ,
    \array_reg_reg[31][28]_0 ,
    \array_reg_reg[31][19]_0 ,
    \array_reg_reg[31][16]_0 ,
    \array_reg_reg[31][15]_0 ,
    \array_reg_reg[31][21]_2 ,
    \array_reg_reg[31][14]_0 ,
    \array_reg_reg[31][13]_0 ,
    \array_reg_reg[31][21]_3 ,
    \array_reg_reg[31][18]_0 ,
    \array_reg_reg[31][17]_0 ,
    \array_reg_reg[31][21]_4 ,
    \array_reg_reg[31][8]_0 ,
    \array_reg_reg[31][6]_3 ,
    \array_reg_reg[31][21]_5 ,
    \array_reg_reg[31][24]_0 ,
    \array_reg_reg[31][10]_0 ,
    \array_reg_reg[31][6]_4 ,
    \pc_reg_reg[5] ,
    \pc_reg_reg[5]_0 ,
    \array_reg_reg[31][0]_0 ,
    \pc_reg_reg[6] ,
    \pc_reg_reg[6]_0 ,
    \pc_reg_reg[7] ,
    \pc_reg_reg[7]_0 ,
    \array_reg_reg[31][7]_2 ,
    \pc_reg_reg[8] ,
    \pc_reg_reg[8]_0 ,
    \pc_reg_reg[9] ,
    \pc_reg_reg[9]_0 ,
    \array_reg_reg[31][9]_0 ,
    \pc_reg_reg[10] ,
    \pc_reg_reg[10]_0 ,
    \pc_reg_reg[11] ,
    \pc_reg_reg[11]_0 ,
    \array_reg_reg[31][11]_0 ,
    \pc_reg_reg[12] ,
    \pc_reg_reg[12]_0 ,
    \array_reg_reg[31][12]_0 ,
    \pc_reg_reg[13] ,
    \pc_reg_reg[13]_0 ,
    \pc_reg_reg[14] ,
    \pc_reg_reg[14]_0 ,
    \pc_reg_reg[15] ,
    \pc_reg_reg[15]_0 ,
    \pc_reg_reg[16] ,
    \pc_reg_reg[16]_0 ,
    \pc_reg_reg[17] ,
    \pc_reg_reg[17]_0 ,
    \pc_reg_reg[18] ,
    \pc_reg_reg[18]_0 ,
    \pc_reg_reg[19] ,
    \pc_reg_reg[19]_0 ,
    \pc_reg_reg[20] ,
    \pc_reg_reg[20]_0 ,
    \pc_reg_reg[21] ,
    \pc_reg_reg[21]_0 ,
    \array_reg_reg[31][21]_6 ,
    \pc_reg_reg[22] ,
    \pc_reg_reg[22]_0 ,
    \array_reg_reg[31][22]_0 ,
    \pc_reg_reg[23] ,
    \pc_reg_reg[23]_0 ,
    \array_reg_reg[31][23]_0 ,
    \pc_reg_reg[24] ,
    \pc_reg_reg[24]_0 ,
    \pc_reg_reg[25] ,
    \pc_reg_reg[25]_0 ,
    \array_reg_reg[31][25]_0 ,
    \pc_reg_reg[26] ,
    \pc_reg_reg[26]_0 ,
    \array_reg_reg[31][26]_0 ,
    \pc_reg_reg[27] ,
    \pc_reg_reg[27]_0 ,
    \pc_reg_reg[28] ,
    \pc_reg_reg[28]_0 ,
    \pc_reg_reg[29] ,
    \pc_reg_reg[29]_0 ,
    \pc_reg_reg[30] ,
    \pc_reg_reg[30]_0 ,
    \array_reg_reg[31][30]_0 ,
    \pc_reg_reg[31] ,
    \pc_reg_reg[31]_0 ,
    DMEM_data_in,
    \array_reg_reg[31][16]_1 ,
    \array_reg_reg[31][16]_2 ,
    \array_reg_reg[31][17]_1 ,
    \array_reg_reg[31][17]_2 ,
    \array_reg_reg[31][18]_1 ,
    \array_reg_reg[31][18]_2 ,
    \array_reg_reg[31][19]_1 ,
    \array_reg_reg[31][19]_2 ,
    \array_reg_reg[31][20]_1 ,
    \array_reg_reg[31][20]_2 ,
    \array_reg_reg[31][21]_7 ,
    \array_reg_reg[31][21]_8 ,
    \array_reg_reg[31][22]_1 ,
    \array_reg_reg[31][22]_2 ,
    \array_reg_reg[31][23]_1 ,
    \array_reg_reg[31][23]_2 ,
    \array_reg_reg[31][28]_1 ,
    \array_reg_reg[31][28]_2 ,
    \array_reg_reg[31][31]_1 ,
    \array_reg_reg[31][31]_2 ,
    \array_reg_reg[31][16]_3 ,
    \array_reg_reg[31][16]_4 ,
    \array_reg_reg[31][19]_3 ,
    \array_reg_reg[31][19]_4 ,
    \array_reg_reg[31][18]_3 ,
    \array_reg_reg[31][18]_4 ,
    \array_reg_reg[31][19]_5 ,
    \array_reg_reg[31][19]_6 ,
    \array_reg_reg[31][20]_3 ,
    \array_reg_reg[31][20]_4 ,
    \array_reg_reg[31][21]_9 ,
    \array_reg_reg[31][21]_10 ,
    \array_reg_reg[31][22]_3 ,
    \array_reg_reg[31][22]_4 ,
    \array_reg_reg[31][23]_3 ,
    \array_reg_reg[31][23]_4 ,
    \array_reg_reg[31][24]_1 ,
    \array_reg_reg[31][24]_2 ,
    \array_reg_reg[31][25]_1 ,
    \array_reg_reg[31][25]_2 ,
    \array_reg_reg[31][26]_1 ,
    \array_reg_reg[31][26]_2 ,
    \array_reg_reg[31][27]_0 ,
    \array_reg_reg[31][27]_1 ,
    \array_reg_reg[31][28]_3 ,
    \array_reg_reg[31][28]_4 ,
    \array_reg_reg[31][29]_1 ,
    \array_reg_reg[31][29]_2 ,
    \array_reg_reg[31][30]_1 ,
    \array_reg_reg[31][30]_2 ,
    \array_reg_reg[31][30]_3 ,
    \array_reg_reg[31][30]_4 ,
    \bbstub_spo[3] ,
    MUX_A_out,
    RsC,
    reset_IBUF,
    E,
    D,
    CLK,
    \bbstub_spo[26] ,
    \bbstub_spo[26]_0 ,
    \bbstub_spo[26]_1 ,
    \bbstub_spo[26]_2 ,
    \bbstub_spo[26]_3 ,
    \bbstub_spo[26]_4 ,
    \bbstub_spo[26]_5 ,
    \bbstub_spo[26]_6 ,
    \bbstub_spo[26]_7 ,
    \bbstub_spo[26]_8 ,
    \bbstub_spo[26]_9 ,
    \bbstub_spo[26]_10 ,
    \bbstub_spo[26]_11 ,
    \bbstub_spo[26]_12 ,
    \bbstub_spo[26]_13 ,
    \bbstub_spo[26]_14 ,
    \bbstub_spo[26]_15 ,
    \bbstub_spo[26]_16 ,
    \bbstub_spo[26]_17 ,
    \bbstub_spo[26]_18 ,
    \bbstub_spo[26]_19 ,
    \bbstub_spo[26]_20 ,
    \bbstub_spo[26]_21 ,
    \bbstub_spo[26]_22 ,
    \bbstub_spo[26]_23 ,
    \bbstub_spo[26]_24 ,
    \bbstub_spo[26]_25 ,
    \bbstub_spo[26]_26 ,
    \bbstub_spo[26]_27 ,
    \bbstub_spo[26]_28 ,
    RtC);
  output \array_reg_reg[31][7]_0 ;
  output \array_reg_reg[31][6]_0 ;
  output \array_reg_reg[31][7]_1 ;
  output [31:0]RF_Rs_out;
  output \array_reg_reg[31][21]_0 ;
  output \array_reg_reg[31][21]_1 ;
  output \array_reg_reg[31][6]_1 ;
  output \array_reg_reg[31][6]_2 ;
  output \array_reg_reg[31][20]_0 ;
  output \array_reg_reg[31][31]_0 ;
  output \array_reg_reg[31][29]_0 ;
  output \array_reg_reg[31][28]_0 ;
  output \array_reg_reg[31][19]_0 ;
  output \array_reg_reg[31][16]_0 ;
  output \array_reg_reg[31][15]_0 ;
  output \array_reg_reg[31][21]_2 ;
  output \array_reg_reg[31][14]_0 ;
  output \array_reg_reg[31][13]_0 ;
  output \array_reg_reg[31][21]_3 ;
  output \array_reg_reg[31][18]_0 ;
  output \array_reg_reg[31][17]_0 ;
  output \array_reg_reg[31][21]_4 ;
  output \array_reg_reg[31][8]_0 ;
  output \array_reg_reg[31][6]_3 ;
  output \array_reg_reg[31][21]_5 ;
  output \array_reg_reg[31][24]_0 ;
  output \array_reg_reg[31][10]_0 ;
  output \array_reg_reg[31][6]_4 ;
  output \pc_reg_reg[5] ;
  output \pc_reg_reg[5]_0 ;
  output \array_reg_reg[31][0]_0 ;
  output \pc_reg_reg[6] ;
  output \pc_reg_reg[6]_0 ;
  output \pc_reg_reg[7] ;
  output \pc_reg_reg[7]_0 ;
  output \array_reg_reg[31][7]_2 ;
  output \pc_reg_reg[8] ;
  output \pc_reg_reg[8]_0 ;
  output \pc_reg_reg[9] ;
  output \pc_reg_reg[9]_0 ;
  output \array_reg_reg[31][9]_0 ;
  output \pc_reg_reg[10] ;
  output \pc_reg_reg[10]_0 ;
  output \pc_reg_reg[11] ;
  output \pc_reg_reg[11]_0 ;
  output \array_reg_reg[31][11]_0 ;
  output \pc_reg_reg[12] ;
  output \pc_reg_reg[12]_0 ;
  output \array_reg_reg[31][12]_0 ;
  output \pc_reg_reg[13] ;
  output \pc_reg_reg[13]_0 ;
  output \pc_reg_reg[14] ;
  output \pc_reg_reg[14]_0 ;
  output \pc_reg_reg[15] ;
  output \pc_reg_reg[15]_0 ;
  output \pc_reg_reg[16] ;
  output \pc_reg_reg[16]_0 ;
  output \pc_reg_reg[17] ;
  output \pc_reg_reg[17]_0 ;
  output \pc_reg_reg[18] ;
  output \pc_reg_reg[18]_0 ;
  output \pc_reg_reg[19] ;
  output \pc_reg_reg[19]_0 ;
  output \pc_reg_reg[20] ;
  output \pc_reg_reg[20]_0 ;
  output \pc_reg_reg[21] ;
  output \pc_reg_reg[21]_0 ;
  output \array_reg_reg[31][21]_6 ;
  output \pc_reg_reg[22] ;
  output \pc_reg_reg[22]_0 ;
  output \array_reg_reg[31][22]_0 ;
  output \pc_reg_reg[23] ;
  output \pc_reg_reg[23]_0 ;
  output \array_reg_reg[31][23]_0 ;
  output \pc_reg_reg[24] ;
  output \pc_reg_reg[24]_0 ;
  output \pc_reg_reg[25] ;
  output \pc_reg_reg[25]_0 ;
  output \array_reg_reg[31][25]_0 ;
  output \pc_reg_reg[26] ;
  output \pc_reg_reg[26]_0 ;
  output \array_reg_reg[31][26]_0 ;
  output \pc_reg_reg[27] ;
  output \pc_reg_reg[27]_0 ;
  output \pc_reg_reg[28] ;
  output \pc_reg_reg[28]_0 ;
  output \pc_reg_reg[29] ;
  output \pc_reg_reg[29]_0 ;
  output \pc_reg_reg[30] ;
  output \pc_reg_reg[30]_0 ;
  output \array_reg_reg[31][30]_0 ;
  output \pc_reg_reg[31] ;
  output \pc_reg_reg[31]_0 ;
  output [31:0]DMEM_data_in;
  output \array_reg_reg[31][16]_1 ;
  output \array_reg_reg[31][16]_2 ;
  output \array_reg_reg[31][17]_1 ;
  output \array_reg_reg[31][17]_2 ;
  output \array_reg_reg[31][18]_1 ;
  output \array_reg_reg[31][18]_2 ;
  output \array_reg_reg[31][19]_1 ;
  output \array_reg_reg[31][19]_2 ;
  output \array_reg_reg[31][20]_1 ;
  output \array_reg_reg[31][20]_2 ;
  output \array_reg_reg[31][21]_7 ;
  output \array_reg_reg[31][21]_8 ;
  output \array_reg_reg[31][22]_1 ;
  output \array_reg_reg[31][22]_2 ;
  output \array_reg_reg[31][23]_1 ;
  output \array_reg_reg[31][23]_2 ;
  output \array_reg_reg[31][28]_1 ;
  output \array_reg_reg[31][28]_2 ;
  output \array_reg_reg[31][31]_1 ;
  output \array_reg_reg[31][31]_2 ;
  output \array_reg_reg[31][16]_3 ;
  output \array_reg_reg[31][16]_4 ;
  output \array_reg_reg[31][19]_3 ;
  output \array_reg_reg[31][19]_4 ;
  output \array_reg_reg[31][18]_3 ;
  output \array_reg_reg[31][18]_4 ;
  output \array_reg_reg[31][19]_5 ;
  output \array_reg_reg[31][19]_6 ;
  output \array_reg_reg[31][20]_3 ;
  output \array_reg_reg[31][20]_4 ;
  output \array_reg_reg[31][21]_9 ;
  output \array_reg_reg[31][21]_10 ;
  output \array_reg_reg[31][22]_3 ;
  output \array_reg_reg[31][22]_4 ;
  output \array_reg_reg[31][23]_3 ;
  output \array_reg_reg[31][23]_4 ;
  output \array_reg_reg[31][24]_1 ;
  output \array_reg_reg[31][24]_2 ;
  output \array_reg_reg[31][25]_1 ;
  output \array_reg_reg[31][25]_2 ;
  output \array_reg_reg[31][26]_1 ;
  output \array_reg_reg[31][26]_2 ;
  output \array_reg_reg[31][27]_0 ;
  output \array_reg_reg[31][27]_1 ;
  output \array_reg_reg[31][28]_3 ;
  output \array_reg_reg[31][28]_4 ;
  output \array_reg_reg[31][29]_1 ;
  output \array_reg_reg[31][29]_2 ;
  output \array_reg_reg[31][30]_1 ;
  output \array_reg_reg[31][30]_2 ;
  output \array_reg_reg[31][30]_3 ;
  output \array_reg_reg[31][30]_4 ;
  input \bbstub_spo[3] ;
  input [1:0]MUX_A_out;
  input [4:0]RsC;
  input reset_IBUF;
  input [0:0]E;
  input [31:0]D;
  input CLK;
  input [0:0]\bbstub_spo[26] ;
  input [0:0]\bbstub_spo[26]_0 ;
  input [0:0]\bbstub_spo[26]_1 ;
  input [0:0]\bbstub_spo[26]_2 ;
  input [0:0]\bbstub_spo[26]_3 ;
  input [0:0]\bbstub_spo[26]_4 ;
  input [0:0]\bbstub_spo[26]_5 ;
  input [0:0]\bbstub_spo[26]_6 ;
  input [0:0]\bbstub_spo[26]_7 ;
  input [0:0]\bbstub_spo[26]_8 ;
  input [0:0]\bbstub_spo[26]_9 ;
  input [0:0]\bbstub_spo[26]_10 ;
  input [0:0]\bbstub_spo[26]_11 ;
  input [0:0]\bbstub_spo[26]_12 ;
  input [0:0]\bbstub_spo[26]_13 ;
  input [0:0]\bbstub_spo[26]_14 ;
  input [0:0]\bbstub_spo[26]_15 ;
  input [0:0]\bbstub_spo[26]_16 ;
  input [0:0]\bbstub_spo[26]_17 ;
  input [0:0]\bbstub_spo[26]_18 ;
  input [0:0]\bbstub_spo[26]_19 ;
  input [0:0]\bbstub_spo[26]_20 ;
  input [0:0]\bbstub_spo[26]_21 ;
  input [0:0]\bbstub_spo[26]_22 ;
  input [0:0]\bbstub_spo[26]_23 ;
  input [0:0]\bbstub_spo[26]_24 ;
  input [0:0]\bbstub_spo[26]_25 ;
  input [0:0]\bbstub_spo[26]_26 ;
  input [0:0]\bbstub_spo[26]_27 ;
  input [0:0]\bbstub_spo[26]_28 ;
  input [4:0]RtC;

  wire CLK;
  wire [31:0]D;
  wire [31:0]DMEM_data_in;
  wire [0:0]E;
  wire [1:0]MUX_A_out;
  wire [31:0]RF_Rs_out;
  wire [4:0]RsC;
  wire [4:0]RtC;
  wire \array_reg[31][21]_i_42_n_0 ;
  wire \array_reg[31][21]_i_43_n_0 ;
  wire \array_reg_reg[31][0]_0 ;
  wire \array_reg_reg[31][10]_0 ;
  wire \array_reg_reg[31][11]_0 ;
  wire \array_reg_reg[31][12]_0 ;
  wire \array_reg_reg[31][13]_0 ;
  wire \array_reg_reg[31][14]_0 ;
  wire \array_reg_reg[31][15]_0 ;
  wire \array_reg_reg[31][16]_0 ;
  wire \array_reg_reg[31][16]_1 ;
  wire \array_reg_reg[31][16]_2 ;
  wire \array_reg_reg[31][16]_3 ;
  wire \array_reg_reg[31][16]_4 ;
  wire \array_reg_reg[31][17]_0 ;
  wire \array_reg_reg[31][17]_1 ;
  wire \array_reg_reg[31][17]_2 ;
  wire \array_reg_reg[31][18]_0 ;
  wire \array_reg_reg[31][18]_1 ;
  wire \array_reg_reg[31][18]_2 ;
  wire \array_reg_reg[31][18]_3 ;
  wire \array_reg_reg[31][18]_4 ;
  wire \array_reg_reg[31][19]_0 ;
  wire \array_reg_reg[31][19]_1 ;
  wire \array_reg_reg[31][19]_2 ;
  wire \array_reg_reg[31][19]_3 ;
  wire \array_reg_reg[31][19]_4 ;
  wire \array_reg_reg[31][19]_5 ;
  wire \array_reg_reg[31][19]_6 ;
  wire \array_reg_reg[31][20]_0 ;
  wire \array_reg_reg[31][20]_1 ;
  wire \array_reg_reg[31][20]_2 ;
  wire \array_reg_reg[31][20]_3 ;
  wire \array_reg_reg[31][20]_4 ;
  wire \array_reg_reg[31][21]_0 ;
  wire \array_reg_reg[31][21]_1 ;
  wire \array_reg_reg[31][21]_10 ;
  wire \array_reg_reg[31][21]_2 ;
  wire \array_reg_reg[31][21]_3 ;
  wire \array_reg_reg[31][21]_4 ;
  wire \array_reg_reg[31][21]_5 ;
  wire \array_reg_reg[31][21]_6 ;
  wire \array_reg_reg[31][21]_7 ;
  wire \array_reg_reg[31][21]_8 ;
  wire \array_reg_reg[31][21]_9 ;
  wire \array_reg_reg[31][21]_i_44_n_0 ;
  wire \array_reg_reg[31][21]_i_45_n_0 ;
  wire \array_reg_reg[31][21]_i_46_n_0 ;
  wire \array_reg_reg[31][21]_i_47_n_0 ;
  wire \array_reg_reg[31][22]_0 ;
  wire \array_reg_reg[31][22]_1 ;
  wire \array_reg_reg[31][22]_2 ;
  wire \array_reg_reg[31][22]_3 ;
  wire \array_reg_reg[31][22]_4 ;
  wire \array_reg_reg[31][23]_0 ;
  wire \array_reg_reg[31][23]_1 ;
  wire \array_reg_reg[31][23]_2 ;
  wire \array_reg_reg[31][23]_3 ;
  wire \array_reg_reg[31][23]_4 ;
  wire \array_reg_reg[31][24]_0 ;
  wire \array_reg_reg[31][24]_1 ;
  wire \array_reg_reg[31][24]_2 ;
  wire \array_reg_reg[31][25]_0 ;
  wire \array_reg_reg[31][25]_1 ;
  wire \array_reg_reg[31][25]_2 ;
  wire \array_reg_reg[31][26]_0 ;
  wire \array_reg_reg[31][26]_1 ;
  wire \array_reg_reg[31][26]_2 ;
  wire \array_reg_reg[31][27]_0 ;
  wire \array_reg_reg[31][27]_1 ;
  wire \array_reg_reg[31][28]_0 ;
  wire \array_reg_reg[31][28]_1 ;
  wire \array_reg_reg[31][28]_2 ;
  wire \array_reg_reg[31][28]_3 ;
  wire \array_reg_reg[31][28]_4 ;
  wire \array_reg_reg[31][29]_0 ;
  wire \array_reg_reg[31][29]_1 ;
  wire \array_reg_reg[31][29]_2 ;
  wire \array_reg_reg[31][30]_0 ;
  wire \array_reg_reg[31][30]_1 ;
  wire \array_reg_reg[31][30]_2 ;
  wire \array_reg_reg[31][30]_3 ;
  wire \array_reg_reg[31][30]_4 ;
  wire \array_reg_reg[31][31]_0 ;
  wire \array_reg_reg[31][31]_1 ;
  wire \array_reg_reg[31][31]_2 ;
  wire \array_reg_reg[31][6]_0 ;
  wire \array_reg_reg[31][6]_1 ;
  wire \array_reg_reg[31][6]_2 ;
  wire \array_reg_reg[31][6]_3 ;
  wire \array_reg_reg[31][6]_4 ;
  wire \array_reg_reg[31][7]_0 ;
  wire \array_reg_reg[31][7]_1 ;
  wire \array_reg_reg[31][7]_2 ;
  wire \array_reg_reg[31][8]_0 ;
  wire \array_reg_reg[31][9]_0 ;
  wire \array_reg_reg_n_0_[0][0] ;
  wire \array_reg_reg_n_0_[0][10] ;
  wire \array_reg_reg_n_0_[0][11] ;
  wire \array_reg_reg_n_0_[0][12] ;
  wire \array_reg_reg_n_0_[0][13] ;
  wire \array_reg_reg_n_0_[0][14] ;
  wire \array_reg_reg_n_0_[0][15] ;
  wire \array_reg_reg_n_0_[0][16] ;
  wire \array_reg_reg_n_0_[0][17] ;
  wire \array_reg_reg_n_0_[0][18] ;
  wire \array_reg_reg_n_0_[0][19] ;
  wire \array_reg_reg_n_0_[0][1] ;
  wire \array_reg_reg_n_0_[0][20] ;
  wire \array_reg_reg_n_0_[0][21] ;
  wire \array_reg_reg_n_0_[0][22] ;
  wire \array_reg_reg_n_0_[0][23] ;
  wire \array_reg_reg_n_0_[0][24] ;
  wire \array_reg_reg_n_0_[0][25] ;
  wire \array_reg_reg_n_0_[0][26] ;
  wire \array_reg_reg_n_0_[0][27] ;
  wire \array_reg_reg_n_0_[0][28] ;
  wire \array_reg_reg_n_0_[0][29] ;
  wire \array_reg_reg_n_0_[0][2] ;
  wire \array_reg_reg_n_0_[0][30] ;
  wire \array_reg_reg_n_0_[0][31] ;
  wire \array_reg_reg_n_0_[0][3] ;
  wire \array_reg_reg_n_0_[0][4] ;
  wire \array_reg_reg_n_0_[0][5] ;
  wire \array_reg_reg_n_0_[0][6] ;
  wire \array_reg_reg_n_0_[0][7] ;
  wire \array_reg_reg_n_0_[0][8] ;
  wire \array_reg_reg_n_0_[0][9] ;
  wire \array_reg_reg_n_0_[10][0] ;
  wire \array_reg_reg_n_0_[10][10] ;
  wire \array_reg_reg_n_0_[10][11] ;
  wire \array_reg_reg_n_0_[10][12] ;
  wire \array_reg_reg_n_0_[10][13] ;
  wire \array_reg_reg_n_0_[10][14] ;
  wire \array_reg_reg_n_0_[10][15] ;
  wire \array_reg_reg_n_0_[10][16] ;
  wire \array_reg_reg_n_0_[10][17] ;
  wire \array_reg_reg_n_0_[10][18] ;
  wire \array_reg_reg_n_0_[10][19] ;
  wire \array_reg_reg_n_0_[10][1] ;
  wire \array_reg_reg_n_0_[10][20] ;
  wire \array_reg_reg_n_0_[10][21] ;
  wire \array_reg_reg_n_0_[10][22] ;
  wire \array_reg_reg_n_0_[10][23] ;
  wire \array_reg_reg_n_0_[10][24] ;
  wire \array_reg_reg_n_0_[10][25] ;
  wire \array_reg_reg_n_0_[10][26] ;
  wire \array_reg_reg_n_0_[10][27] ;
  wire \array_reg_reg_n_0_[10][28] ;
  wire \array_reg_reg_n_0_[10][29] ;
  wire \array_reg_reg_n_0_[10][2] ;
  wire \array_reg_reg_n_0_[10][30] ;
  wire \array_reg_reg_n_0_[10][31] ;
  wire \array_reg_reg_n_0_[10][3] ;
  wire \array_reg_reg_n_0_[10][4] ;
  wire \array_reg_reg_n_0_[10][5] ;
  wire \array_reg_reg_n_0_[10][6] ;
  wire \array_reg_reg_n_0_[10][7] ;
  wire \array_reg_reg_n_0_[10][8] ;
  wire \array_reg_reg_n_0_[10][9] ;
  wire \array_reg_reg_n_0_[11][0] ;
  wire \array_reg_reg_n_0_[11][10] ;
  wire \array_reg_reg_n_0_[11][11] ;
  wire \array_reg_reg_n_0_[11][12] ;
  wire \array_reg_reg_n_0_[11][13] ;
  wire \array_reg_reg_n_0_[11][14] ;
  wire \array_reg_reg_n_0_[11][15] ;
  wire \array_reg_reg_n_0_[11][16] ;
  wire \array_reg_reg_n_0_[11][17] ;
  wire \array_reg_reg_n_0_[11][18] ;
  wire \array_reg_reg_n_0_[11][19] ;
  wire \array_reg_reg_n_0_[11][1] ;
  wire \array_reg_reg_n_0_[11][20] ;
  wire \array_reg_reg_n_0_[11][21] ;
  wire \array_reg_reg_n_0_[11][22] ;
  wire \array_reg_reg_n_0_[11][23] ;
  wire \array_reg_reg_n_0_[11][24] ;
  wire \array_reg_reg_n_0_[11][25] ;
  wire \array_reg_reg_n_0_[11][26] ;
  wire \array_reg_reg_n_0_[11][27] ;
  wire \array_reg_reg_n_0_[11][28] ;
  wire \array_reg_reg_n_0_[11][29] ;
  wire \array_reg_reg_n_0_[11][2] ;
  wire \array_reg_reg_n_0_[11][30] ;
  wire \array_reg_reg_n_0_[11][31] ;
  wire \array_reg_reg_n_0_[11][3] ;
  wire \array_reg_reg_n_0_[11][4] ;
  wire \array_reg_reg_n_0_[11][5] ;
  wire \array_reg_reg_n_0_[11][6] ;
  wire \array_reg_reg_n_0_[11][7] ;
  wire \array_reg_reg_n_0_[11][8] ;
  wire \array_reg_reg_n_0_[11][9] ;
  wire \array_reg_reg_n_0_[12][0] ;
  wire \array_reg_reg_n_0_[12][10] ;
  wire \array_reg_reg_n_0_[12][11] ;
  wire \array_reg_reg_n_0_[12][12] ;
  wire \array_reg_reg_n_0_[12][13] ;
  wire \array_reg_reg_n_0_[12][14] ;
  wire \array_reg_reg_n_0_[12][15] ;
  wire \array_reg_reg_n_0_[12][16] ;
  wire \array_reg_reg_n_0_[12][17] ;
  wire \array_reg_reg_n_0_[12][18] ;
  wire \array_reg_reg_n_0_[12][19] ;
  wire \array_reg_reg_n_0_[12][1] ;
  wire \array_reg_reg_n_0_[12][20] ;
  wire \array_reg_reg_n_0_[12][21] ;
  wire \array_reg_reg_n_0_[12][22] ;
  wire \array_reg_reg_n_0_[12][23] ;
  wire \array_reg_reg_n_0_[12][24] ;
  wire \array_reg_reg_n_0_[12][25] ;
  wire \array_reg_reg_n_0_[12][26] ;
  wire \array_reg_reg_n_0_[12][27] ;
  wire \array_reg_reg_n_0_[12][28] ;
  wire \array_reg_reg_n_0_[12][29] ;
  wire \array_reg_reg_n_0_[12][2] ;
  wire \array_reg_reg_n_0_[12][30] ;
  wire \array_reg_reg_n_0_[12][31] ;
  wire \array_reg_reg_n_0_[12][3] ;
  wire \array_reg_reg_n_0_[12][4] ;
  wire \array_reg_reg_n_0_[12][5] ;
  wire \array_reg_reg_n_0_[12][6] ;
  wire \array_reg_reg_n_0_[12][7] ;
  wire \array_reg_reg_n_0_[12][8] ;
  wire \array_reg_reg_n_0_[12][9] ;
  wire \array_reg_reg_n_0_[13][0] ;
  wire \array_reg_reg_n_0_[13][10] ;
  wire \array_reg_reg_n_0_[13][11] ;
  wire \array_reg_reg_n_0_[13][12] ;
  wire \array_reg_reg_n_0_[13][13] ;
  wire \array_reg_reg_n_0_[13][14] ;
  wire \array_reg_reg_n_0_[13][15] ;
  wire \array_reg_reg_n_0_[13][16] ;
  wire \array_reg_reg_n_0_[13][17] ;
  wire \array_reg_reg_n_0_[13][18] ;
  wire \array_reg_reg_n_0_[13][19] ;
  wire \array_reg_reg_n_0_[13][1] ;
  wire \array_reg_reg_n_0_[13][20] ;
  wire \array_reg_reg_n_0_[13][21] ;
  wire \array_reg_reg_n_0_[13][22] ;
  wire \array_reg_reg_n_0_[13][23] ;
  wire \array_reg_reg_n_0_[13][24] ;
  wire \array_reg_reg_n_0_[13][25] ;
  wire \array_reg_reg_n_0_[13][26] ;
  wire \array_reg_reg_n_0_[13][27] ;
  wire \array_reg_reg_n_0_[13][28] ;
  wire \array_reg_reg_n_0_[13][29] ;
  wire \array_reg_reg_n_0_[13][2] ;
  wire \array_reg_reg_n_0_[13][30] ;
  wire \array_reg_reg_n_0_[13][31] ;
  wire \array_reg_reg_n_0_[13][3] ;
  wire \array_reg_reg_n_0_[13][4] ;
  wire \array_reg_reg_n_0_[13][5] ;
  wire \array_reg_reg_n_0_[13][6] ;
  wire \array_reg_reg_n_0_[13][7] ;
  wire \array_reg_reg_n_0_[13][8] ;
  wire \array_reg_reg_n_0_[13][9] ;
  wire \array_reg_reg_n_0_[14][0] ;
  wire \array_reg_reg_n_0_[14][10] ;
  wire \array_reg_reg_n_0_[14][11] ;
  wire \array_reg_reg_n_0_[14][12] ;
  wire \array_reg_reg_n_0_[14][13] ;
  wire \array_reg_reg_n_0_[14][14] ;
  wire \array_reg_reg_n_0_[14][15] ;
  wire \array_reg_reg_n_0_[14][16] ;
  wire \array_reg_reg_n_0_[14][17] ;
  wire \array_reg_reg_n_0_[14][18] ;
  wire \array_reg_reg_n_0_[14][19] ;
  wire \array_reg_reg_n_0_[14][1] ;
  wire \array_reg_reg_n_0_[14][20] ;
  wire \array_reg_reg_n_0_[14][21] ;
  wire \array_reg_reg_n_0_[14][22] ;
  wire \array_reg_reg_n_0_[14][23] ;
  wire \array_reg_reg_n_0_[14][24] ;
  wire \array_reg_reg_n_0_[14][25] ;
  wire \array_reg_reg_n_0_[14][26] ;
  wire \array_reg_reg_n_0_[14][27] ;
  wire \array_reg_reg_n_0_[14][28] ;
  wire \array_reg_reg_n_0_[14][29] ;
  wire \array_reg_reg_n_0_[14][2] ;
  wire \array_reg_reg_n_0_[14][30] ;
  wire \array_reg_reg_n_0_[14][31] ;
  wire \array_reg_reg_n_0_[14][3] ;
  wire \array_reg_reg_n_0_[14][4] ;
  wire \array_reg_reg_n_0_[14][5] ;
  wire \array_reg_reg_n_0_[14][6] ;
  wire \array_reg_reg_n_0_[14][7] ;
  wire \array_reg_reg_n_0_[14][8] ;
  wire \array_reg_reg_n_0_[14][9] ;
  wire \array_reg_reg_n_0_[15][0] ;
  wire \array_reg_reg_n_0_[15][10] ;
  wire \array_reg_reg_n_0_[15][11] ;
  wire \array_reg_reg_n_0_[15][12] ;
  wire \array_reg_reg_n_0_[15][13] ;
  wire \array_reg_reg_n_0_[15][14] ;
  wire \array_reg_reg_n_0_[15][15] ;
  wire \array_reg_reg_n_0_[15][16] ;
  wire \array_reg_reg_n_0_[15][17] ;
  wire \array_reg_reg_n_0_[15][18] ;
  wire \array_reg_reg_n_0_[15][19] ;
  wire \array_reg_reg_n_0_[15][1] ;
  wire \array_reg_reg_n_0_[15][20] ;
  wire \array_reg_reg_n_0_[15][21] ;
  wire \array_reg_reg_n_0_[15][22] ;
  wire \array_reg_reg_n_0_[15][23] ;
  wire \array_reg_reg_n_0_[15][24] ;
  wire \array_reg_reg_n_0_[15][25] ;
  wire \array_reg_reg_n_0_[15][26] ;
  wire \array_reg_reg_n_0_[15][27] ;
  wire \array_reg_reg_n_0_[15][28] ;
  wire \array_reg_reg_n_0_[15][29] ;
  wire \array_reg_reg_n_0_[15][2] ;
  wire \array_reg_reg_n_0_[15][30] ;
  wire \array_reg_reg_n_0_[15][31] ;
  wire \array_reg_reg_n_0_[15][3] ;
  wire \array_reg_reg_n_0_[15][4] ;
  wire \array_reg_reg_n_0_[15][5] ;
  wire \array_reg_reg_n_0_[15][6] ;
  wire \array_reg_reg_n_0_[15][7] ;
  wire \array_reg_reg_n_0_[15][8] ;
  wire \array_reg_reg_n_0_[15][9] ;
  wire \array_reg_reg_n_0_[16][0] ;
  wire \array_reg_reg_n_0_[16][10] ;
  wire \array_reg_reg_n_0_[16][11] ;
  wire \array_reg_reg_n_0_[16][12] ;
  wire \array_reg_reg_n_0_[16][13] ;
  wire \array_reg_reg_n_0_[16][14] ;
  wire \array_reg_reg_n_0_[16][15] ;
  wire \array_reg_reg_n_0_[16][16] ;
  wire \array_reg_reg_n_0_[16][17] ;
  wire \array_reg_reg_n_0_[16][18] ;
  wire \array_reg_reg_n_0_[16][19] ;
  wire \array_reg_reg_n_0_[16][1] ;
  wire \array_reg_reg_n_0_[16][20] ;
  wire \array_reg_reg_n_0_[16][21] ;
  wire \array_reg_reg_n_0_[16][22] ;
  wire \array_reg_reg_n_0_[16][23] ;
  wire \array_reg_reg_n_0_[16][24] ;
  wire \array_reg_reg_n_0_[16][25] ;
  wire \array_reg_reg_n_0_[16][26] ;
  wire \array_reg_reg_n_0_[16][27] ;
  wire \array_reg_reg_n_0_[16][28] ;
  wire \array_reg_reg_n_0_[16][29] ;
  wire \array_reg_reg_n_0_[16][2] ;
  wire \array_reg_reg_n_0_[16][30] ;
  wire \array_reg_reg_n_0_[16][31] ;
  wire \array_reg_reg_n_0_[16][3] ;
  wire \array_reg_reg_n_0_[16][4] ;
  wire \array_reg_reg_n_0_[16][5] ;
  wire \array_reg_reg_n_0_[16][6] ;
  wire \array_reg_reg_n_0_[16][7] ;
  wire \array_reg_reg_n_0_[16][8] ;
  wire \array_reg_reg_n_0_[16][9] ;
  wire \array_reg_reg_n_0_[17][0] ;
  wire \array_reg_reg_n_0_[17][10] ;
  wire \array_reg_reg_n_0_[17][11] ;
  wire \array_reg_reg_n_0_[17][12] ;
  wire \array_reg_reg_n_0_[17][13] ;
  wire \array_reg_reg_n_0_[17][14] ;
  wire \array_reg_reg_n_0_[17][15] ;
  wire \array_reg_reg_n_0_[17][16] ;
  wire \array_reg_reg_n_0_[17][17] ;
  wire \array_reg_reg_n_0_[17][18] ;
  wire \array_reg_reg_n_0_[17][19] ;
  wire \array_reg_reg_n_0_[17][1] ;
  wire \array_reg_reg_n_0_[17][20] ;
  wire \array_reg_reg_n_0_[17][21] ;
  wire \array_reg_reg_n_0_[17][22] ;
  wire \array_reg_reg_n_0_[17][23] ;
  wire \array_reg_reg_n_0_[17][24] ;
  wire \array_reg_reg_n_0_[17][25] ;
  wire \array_reg_reg_n_0_[17][26] ;
  wire \array_reg_reg_n_0_[17][27] ;
  wire \array_reg_reg_n_0_[17][28] ;
  wire \array_reg_reg_n_0_[17][29] ;
  wire \array_reg_reg_n_0_[17][2] ;
  wire \array_reg_reg_n_0_[17][30] ;
  wire \array_reg_reg_n_0_[17][31] ;
  wire \array_reg_reg_n_0_[17][3] ;
  wire \array_reg_reg_n_0_[17][4] ;
  wire \array_reg_reg_n_0_[17][5] ;
  wire \array_reg_reg_n_0_[17][6] ;
  wire \array_reg_reg_n_0_[17][7] ;
  wire \array_reg_reg_n_0_[17][8] ;
  wire \array_reg_reg_n_0_[17][9] ;
  wire \array_reg_reg_n_0_[18][0] ;
  wire \array_reg_reg_n_0_[18][10] ;
  wire \array_reg_reg_n_0_[18][11] ;
  wire \array_reg_reg_n_0_[18][12] ;
  wire \array_reg_reg_n_0_[18][13] ;
  wire \array_reg_reg_n_0_[18][14] ;
  wire \array_reg_reg_n_0_[18][15] ;
  wire \array_reg_reg_n_0_[18][16] ;
  wire \array_reg_reg_n_0_[18][17] ;
  wire \array_reg_reg_n_0_[18][18] ;
  wire \array_reg_reg_n_0_[18][19] ;
  wire \array_reg_reg_n_0_[18][1] ;
  wire \array_reg_reg_n_0_[18][20] ;
  wire \array_reg_reg_n_0_[18][21] ;
  wire \array_reg_reg_n_0_[18][22] ;
  wire \array_reg_reg_n_0_[18][23] ;
  wire \array_reg_reg_n_0_[18][24] ;
  wire \array_reg_reg_n_0_[18][25] ;
  wire \array_reg_reg_n_0_[18][26] ;
  wire \array_reg_reg_n_0_[18][27] ;
  wire \array_reg_reg_n_0_[18][28] ;
  wire \array_reg_reg_n_0_[18][29] ;
  wire \array_reg_reg_n_0_[18][2] ;
  wire \array_reg_reg_n_0_[18][30] ;
  wire \array_reg_reg_n_0_[18][31] ;
  wire \array_reg_reg_n_0_[18][3] ;
  wire \array_reg_reg_n_0_[18][4] ;
  wire \array_reg_reg_n_0_[18][5] ;
  wire \array_reg_reg_n_0_[18][6] ;
  wire \array_reg_reg_n_0_[18][7] ;
  wire \array_reg_reg_n_0_[18][8] ;
  wire \array_reg_reg_n_0_[18][9] ;
  wire \array_reg_reg_n_0_[19][0] ;
  wire \array_reg_reg_n_0_[19][10] ;
  wire \array_reg_reg_n_0_[19][11] ;
  wire \array_reg_reg_n_0_[19][12] ;
  wire \array_reg_reg_n_0_[19][13] ;
  wire \array_reg_reg_n_0_[19][14] ;
  wire \array_reg_reg_n_0_[19][15] ;
  wire \array_reg_reg_n_0_[19][16] ;
  wire \array_reg_reg_n_0_[19][17] ;
  wire \array_reg_reg_n_0_[19][18] ;
  wire \array_reg_reg_n_0_[19][19] ;
  wire \array_reg_reg_n_0_[19][1] ;
  wire \array_reg_reg_n_0_[19][20] ;
  wire \array_reg_reg_n_0_[19][21] ;
  wire \array_reg_reg_n_0_[19][22] ;
  wire \array_reg_reg_n_0_[19][23] ;
  wire \array_reg_reg_n_0_[19][24] ;
  wire \array_reg_reg_n_0_[19][25] ;
  wire \array_reg_reg_n_0_[19][26] ;
  wire \array_reg_reg_n_0_[19][27] ;
  wire \array_reg_reg_n_0_[19][28] ;
  wire \array_reg_reg_n_0_[19][29] ;
  wire \array_reg_reg_n_0_[19][2] ;
  wire \array_reg_reg_n_0_[19][30] ;
  wire \array_reg_reg_n_0_[19][31] ;
  wire \array_reg_reg_n_0_[19][3] ;
  wire \array_reg_reg_n_0_[19][4] ;
  wire \array_reg_reg_n_0_[19][5] ;
  wire \array_reg_reg_n_0_[19][6] ;
  wire \array_reg_reg_n_0_[19][7] ;
  wire \array_reg_reg_n_0_[19][8] ;
  wire \array_reg_reg_n_0_[19][9] ;
  wire \array_reg_reg_n_0_[1][0] ;
  wire \array_reg_reg_n_0_[1][10] ;
  wire \array_reg_reg_n_0_[1][11] ;
  wire \array_reg_reg_n_0_[1][12] ;
  wire \array_reg_reg_n_0_[1][13] ;
  wire \array_reg_reg_n_0_[1][14] ;
  wire \array_reg_reg_n_0_[1][15] ;
  wire \array_reg_reg_n_0_[1][16] ;
  wire \array_reg_reg_n_0_[1][17] ;
  wire \array_reg_reg_n_0_[1][18] ;
  wire \array_reg_reg_n_0_[1][19] ;
  wire \array_reg_reg_n_0_[1][1] ;
  wire \array_reg_reg_n_0_[1][20] ;
  wire \array_reg_reg_n_0_[1][21] ;
  wire \array_reg_reg_n_0_[1][22] ;
  wire \array_reg_reg_n_0_[1][23] ;
  wire \array_reg_reg_n_0_[1][24] ;
  wire \array_reg_reg_n_0_[1][25] ;
  wire \array_reg_reg_n_0_[1][26] ;
  wire \array_reg_reg_n_0_[1][27] ;
  wire \array_reg_reg_n_0_[1][28] ;
  wire \array_reg_reg_n_0_[1][29] ;
  wire \array_reg_reg_n_0_[1][2] ;
  wire \array_reg_reg_n_0_[1][30] ;
  wire \array_reg_reg_n_0_[1][31] ;
  wire \array_reg_reg_n_0_[1][3] ;
  wire \array_reg_reg_n_0_[1][4] ;
  wire \array_reg_reg_n_0_[1][5] ;
  wire \array_reg_reg_n_0_[1][6] ;
  wire \array_reg_reg_n_0_[1][7] ;
  wire \array_reg_reg_n_0_[1][8] ;
  wire \array_reg_reg_n_0_[1][9] ;
  wire \array_reg_reg_n_0_[20][0] ;
  wire \array_reg_reg_n_0_[20][10] ;
  wire \array_reg_reg_n_0_[20][11] ;
  wire \array_reg_reg_n_0_[20][12] ;
  wire \array_reg_reg_n_0_[20][13] ;
  wire \array_reg_reg_n_0_[20][14] ;
  wire \array_reg_reg_n_0_[20][15] ;
  wire \array_reg_reg_n_0_[20][16] ;
  wire \array_reg_reg_n_0_[20][17] ;
  wire \array_reg_reg_n_0_[20][18] ;
  wire \array_reg_reg_n_0_[20][19] ;
  wire \array_reg_reg_n_0_[20][1] ;
  wire \array_reg_reg_n_0_[20][20] ;
  wire \array_reg_reg_n_0_[20][21] ;
  wire \array_reg_reg_n_0_[20][22] ;
  wire \array_reg_reg_n_0_[20][23] ;
  wire \array_reg_reg_n_0_[20][24] ;
  wire \array_reg_reg_n_0_[20][25] ;
  wire \array_reg_reg_n_0_[20][26] ;
  wire \array_reg_reg_n_0_[20][27] ;
  wire \array_reg_reg_n_0_[20][28] ;
  wire \array_reg_reg_n_0_[20][29] ;
  wire \array_reg_reg_n_0_[20][2] ;
  wire \array_reg_reg_n_0_[20][30] ;
  wire \array_reg_reg_n_0_[20][31] ;
  wire \array_reg_reg_n_0_[20][3] ;
  wire \array_reg_reg_n_0_[20][4] ;
  wire \array_reg_reg_n_0_[20][5] ;
  wire \array_reg_reg_n_0_[20][6] ;
  wire \array_reg_reg_n_0_[20][7] ;
  wire \array_reg_reg_n_0_[20][8] ;
  wire \array_reg_reg_n_0_[20][9] ;
  wire \array_reg_reg_n_0_[21][0] ;
  wire \array_reg_reg_n_0_[21][10] ;
  wire \array_reg_reg_n_0_[21][11] ;
  wire \array_reg_reg_n_0_[21][12] ;
  wire \array_reg_reg_n_0_[21][13] ;
  wire \array_reg_reg_n_0_[21][14] ;
  wire \array_reg_reg_n_0_[21][15] ;
  wire \array_reg_reg_n_0_[21][16] ;
  wire \array_reg_reg_n_0_[21][17] ;
  wire \array_reg_reg_n_0_[21][18] ;
  wire \array_reg_reg_n_0_[21][19] ;
  wire \array_reg_reg_n_0_[21][1] ;
  wire \array_reg_reg_n_0_[21][20] ;
  wire \array_reg_reg_n_0_[21][21] ;
  wire \array_reg_reg_n_0_[21][22] ;
  wire \array_reg_reg_n_0_[21][23] ;
  wire \array_reg_reg_n_0_[21][24] ;
  wire \array_reg_reg_n_0_[21][25] ;
  wire \array_reg_reg_n_0_[21][26] ;
  wire \array_reg_reg_n_0_[21][27] ;
  wire \array_reg_reg_n_0_[21][28] ;
  wire \array_reg_reg_n_0_[21][29] ;
  wire \array_reg_reg_n_0_[21][2] ;
  wire \array_reg_reg_n_0_[21][30] ;
  wire \array_reg_reg_n_0_[21][31] ;
  wire \array_reg_reg_n_0_[21][3] ;
  wire \array_reg_reg_n_0_[21][4] ;
  wire \array_reg_reg_n_0_[21][5] ;
  wire \array_reg_reg_n_0_[21][6] ;
  wire \array_reg_reg_n_0_[21][7] ;
  wire \array_reg_reg_n_0_[21][8] ;
  wire \array_reg_reg_n_0_[21][9] ;
  wire \array_reg_reg_n_0_[22][0] ;
  wire \array_reg_reg_n_0_[22][10] ;
  wire \array_reg_reg_n_0_[22][11] ;
  wire \array_reg_reg_n_0_[22][12] ;
  wire \array_reg_reg_n_0_[22][13] ;
  wire \array_reg_reg_n_0_[22][14] ;
  wire \array_reg_reg_n_0_[22][15] ;
  wire \array_reg_reg_n_0_[22][16] ;
  wire \array_reg_reg_n_0_[22][17] ;
  wire \array_reg_reg_n_0_[22][18] ;
  wire \array_reg_reg_n_0_[22][19] ;
  wire \array_reg_reg_n_0_[22][1] ;
  wire \array_reg_reg_n_0_[22][20] ;
  wire \array_reg_reg_n_0_[22][21] ;
  wire \array_reg_reg_n_0_[22][22] ;
  wire \array_reg_reg_n_0_[22][23] ;
  wire \array_reg_reg_n_0_[22][24] ;
  wire \array_reg_reg_n_0_[22][25] ;
  wire \array_reg_reg_n_0_[22][26] ;
  wire \array_reg_reg_n_0_[22][27] ;
  wire \array_reg_reg_n_0_[22][28] ;
  wire \array_reg_reg_n_0_[22][29] ;
  wire \array_reg_reg_n_0_[22][2] ;
  wire \array_reg_reg_n_0_[22][30] ;
  wire \array_reg_reg_n_0_[22][31] ;
  wire \array_reg_reg_n_0_[22][3] ;
  wire \array_reg_reg_n_0_[22][4] ;
  wire \array_reg_reg_n_0_[22][5] ;
  wire \array_reg_reg_n_0_[22][6] ;
  wire \array_reg_reg_n_0_[22][7] ;
  wire \array_reg_reg_n_0_[22][8] ;
  wire \array_reg_reg_n_0_[22][9] ;
  wire \array_reg_reg_n_0_[23][0] ;
  wire \array_reg_reg_n_0_[23][10] ;
  wire \array_reg_reg_n_0_[23][11] ;
  wire \array_reg_reg_n_0_[23][12] ;
  wire \array_reg_reg_n_0_[23][13] ;
  wire \array_reg_reg_n_0_[23][14] ;
  wire \array_reg_reg_n_0_[23][15] ;
  wire \array_reg_reg_n_0_[23][16] ;
  wire \array_reg_reg_n_0_[23][17] ;
  wire \array_reg_reg_n_0_[23][18] ;
  wire \array_reg_reg_n_0_[23][19] ;
  wire \array_reg_reg_n_0_[23][1] ;
  wire \array_reg_reg_n_0_[23][20] ;
  wire \array_reg_reg_n_0_[23][21] ;
  wire \array_reg_reg_n_0_[23][22] ;
  wire \array_reg_reg_n_0_[23][23] ;
  wire \array_reg_reg_n_0_[23][24] ;
  wire \array_reg_reg_n_0_[23][25] ;
  wire \array_reg_reg_n_0_[23][26] ;
  wire \array_reg_reg_n_0_[23][27] ;
  wire \array_reg_reg_n_0_[23][28] ;
  wire \array_reg_reg_n_0_[23][29] ;
  wire \array_reg_reg_n_0_[23][2] ;
  wire \array_reg_reg_n_0_[23][30] ;
  wire \array_reg_reg_n_0_[23][31] ;
  wire \array_reg_reg_n_0_[23][3] ;
  wire \array_reg_reg_n_0_[23][4] ;
  wire \array_reg_reg_n_0_[23][5] ;
  wire \array_reg_reg_n_0_[23][6] ;
  wire \array_reg_reg_n_0_[23][7] ;
  wire \array_reg_reg_n_0_[23][8] ;
  wire \array_reg_reg_n_0_[23][9] ;
  wire \array_reg_reg_n_0_[24][0] ;
  wire \array_reg_reg_n_0_[24][10] ;
  wire \array_reg_reg_n_0_[24][11] ;
  wire \array_reg_reg_n_0_[24][12] ;
  wire \array_reg_reg_n_0_[24][13] ;
  wire \array_reg_reg_n_0_[24][14] ;
  wire \array_reg_reg_n_0_[24][15] ;
  wire \array_reg_reg_n_0_[24][16] ;
  wire \array_reg_reg_n_0_[24][17] ;
  wire \array_reg_reg_n_0_[24][18] ;
  wire \array_reg_reg_n_0_[24][19] ;
  wire \array_reg_reg_n_0_[24][1] ;
  wire \array_reg_reg_n_0_[24][20] ;
  wire \array_reg_reg_n_0_[24][21] ;
  wire \array_reg_reg_n_0_[24][22] ;
  wire \array_reg_reg_n_0_[24][23] ;
  wire \array_reg_reg_n_0_[24][24] ;
  wire \array_reg_reg_n_0_[24][25] ;
  wire \array_reg_reg_n_0_[24][26] ;
  wire \array_reg_reg_n_0_[24][27] ;
  wire \array_reg_reg_n_0_[24][28] ;
  wire \array_reg_reg_n_0_[24][29] ;
  wire \array_reg_reg_n_0_[24][2] ;
  wire \array_reg_reg_n_0_[24][30] ;
  wire \array_reg_reg_n_0_[24][31] ;
  wire \array_reg_reg_n_0_[24][3] ;
  wire \array_reg_reg_n_0_[24][4] ;
  wire \array_reg_reg_n_0_[24][5] ;
  wire \array_reg_reg_n_0_[24][6] ;
  wire \array_reg_reg_n_0_[24][7] ;
  wire \array_reg_reg_n_0_[24][8] ;
  wire \array_reg_reg_n_0_[24][9] ;
  wire \array_reg_reg_n_0_[25][0] ;
  wire \array_reg_reg_n_0_[25][10] ;
  wire \array_reg_reg_n_0_[25][11] ;
  wire \array_reg_reg_n_0_[25][12] ;
  wire \array_reg_reg_n_0_[25][13] ;
  wire \array_reg_reg_n_0_[25][14] ;
  wire \array_reg_reg_n_0_[25][15] ;
  wire \array_reg_reg_n_0_[25][16] ;
  wire \array_reg_reg_n_0_[25][17] ;
  wire \array_reg_reg_n_0_[25][18] ;
  wire \array_reg_reg_n_0_[25][19] ;
  wire \array_reg_reg_n_0_[25][1] ;
  wire \array_reg_reg_n_0_[25][20] ;
  wire \array_reg_reg_n_0_[25][21] ;
  wire \array_reg_reg_n_0_[25][22] ;
  wire \array_reg_reg_n_0_[25][23] ;
  wire \array_reg_reg_n_0_[25][24] ;
  wire \array_reg_reg_n_0_[25][25] ;
  wire \array_reg_reg_n_0_[25][26] ;
  wire \array_reg_reg_n_0_[25][27] ;
  wire \array_reg_reg_n_0_[25][28] ;
  wire \array_reg_reg_n_0_[25][29] ;
  wire \array_reg_reg_n_0_[25][2] ;
  wire \array_reg_reg_n_0_[25][30] ;
  wire \array_reg_reg_n_0_[25][31] ;
  wire \array_reg_reg_n_0_[25][3] ;
  wire \array_reg_reg_n_0_[25][4] ;
  wire \array_reg_reg_n_0_[25][5] ;
  wire \array_reg_reg_n_0_[25][6] ;
  wire \array_reg_reg_n_0_[25][7] ;
  wire \array_reg_reg_n_0_[25][8] ;
  wire \array_reg_reg_n_0_[25][9] ;
  wire \array_reg_reg_n_0_[26][0] ;
  wire \array_reg_reg_n_0_[26][10] ;
  wire \array_reg_reg_n_0_[26][11] ;
  wire \array_reg_reg_n_0_[26][12] ;
  wire \array_reg_reg_n_0_[26][13] ;
  wire \array_reg_reg_n_0_[26][14] ;
  wire \array_reg_reg_n_0_[26][15] ;
  wire \array_reg_reg_n_0_[26][16] ;
  wire \array_reg_reg_n_0_[26][17] ;
  wire \array_reg_reg_n_0_[26][18] ;
  wire \array_reg_reg_n_0_[26][19] ;
  wire \array_reg_reg_n_0_[26][1] ;
  wire \array_reg_reg_n_0_[26][20] ;
  wire \array_reg_reg_n_0_[26][21] ;
  wire \array_reg_reg_n_0_[26][22] ;
  wire \array_reg_reg_n_0_[26][23] ;
  wire \array_reg_reg_n_0_[26][24] ;
  wire \array_reg_reg_n_0_[26][25] ;
  wire \array_reg_reg_n_0_[26][26] ;
  wire \array_reg_reg_n_0_[26][27] ;
  wire \array_reg_reg_n_0_[26][28] ;
  wire \array_reg_reg_n_0_[26][29] ;
  wire \array_reg_reg_n_0_[26][2] ;
  wire \array_reg_reg_n_0_[26][30] ;
  wire \array_reg_reg_n_0_[26][31] ;
  wire \array_reg_reg_n_0_[26][3] ;
  wire \array_reg_reg_n_0_[26][4] ;
  wire \array_reg_reg_n_0_[26][5] ;
  wire \array_reg_reg_n_0_[26][6] ;
  wire \array_reg_reg_n_0_[26][7] ;
  wire \array_reg_reg_n_0_[26][8] ;
  wire \array_reg_reg_n_0_[26][9] ;
  wire \array_reg_reg_n_0_[27][0] ;
  wire \array_reg_reg_n_0_[27][10] ;
  wire \array_reg_reg_n_0_[27][11] ;
  wire \array_reg_reg_n_0_[27][12] ;
  wire \array_reg_reg_n_0_[27][13] ;
  wire \array_reg_reg_n_0_[27][14] ;
  wire \array_reg_reg_n_0_[27][15] ;
  wire \array_reg_reg_n_0_[27][16] ;
  wire \array_reg_reg_n_0_[27][17] ;
  wire \array_reg_reg_n_0_[27][18] ;
  wire \array_reg_reg_n_0_[27][19] ;
  wire \array_reg_reg_n_0_[27][1] ;
  wire \array_reg_reg_n_0_[27][20] ;
  wire \array_reg_reg_n_0_[27][21] ;
  wire \array_reg_reg_n_0_[27][22] ;
  wire \array_reg_reg_n_0_[27][23] ;
  wire \array_reg_reg_n_0_[27][24] ;
  wire \array_reg_reg_n_0_[27][25] ;
  wire \array_reg_reg_n_0_[27][26] ;
  wire \array_reg_reg_n_0_[27][27] ;
  wire \array_reg_reg_n_0_[27][28] ;
  wire \array_reg_reg_n_0_[27][29] ;
  wire \array_reg_reg_n_0_[27][2] ;
  wire \array_reg_reg_n_0_[27][30] ;
  wire \array_reg_reg_n_0_[27][31] ;
  wire \array_reg_reg_n_0_[27][3] ;
  wire \array_reg_reg_n_0_[27][4] ;
  wire \array_reg_reg_n_0_[27][5] ;
  wire \array_reg_reg_n_0_[27][6] ;
  wire \array_reg_reg_n_0_[27][7] ;
  wire \array_reg_reg_n_0_[27][8] ;
  wire \array_reg_reg_n_0_[27][9] ;
  wire \array_reg_reg_n_0_[28][0] ;
  wire \array_reg_reg_n_0_[28][10] ;
  wire \array_reg_reg_n_0_[28][11] ;
  wire \array_reg_reg_n_0_[28][12] ;
  wire \array_reg_reg_n_0_[28][13] ;
  wire \array_reg_reg_n_0_[28][14] ;
  wire \array_reg_reg_n_0_[28][15] ;
  wire \array_reg_reg_n_0_[28][16] ;
  wire \array_reg_reg_n_0_[28][17] ;
  wire \array_reg_reg_n_0_[28][18] ;
  wire \array_reg_reg_n_0_[28][19] ;
  wire \array_reg_reg_n_0_[28][1] ;
  wire \array_reg_reg_n_0_[28][20] ;
  wire \array_reg_reg_n_0_[28][21] ;
  wire \array_reg_reg_n_0_[28][22] ;
  wire \array_reg_reg_n_0_[28][23] ;
  wire \array_reg_reg_n_0_[28][24] ;
  wire \array_reg_reg_n_0_[28][25] ;
  wire \array_reg_reg_n_0_[28][26] ;
  wire \array_reg_reg_n_0_[28][27] ;
  wire \array_reg_reg_n_0_[28][28] ;
  wire \array_reg_reg_n_0_[28][29] ;
  wire \array_reg_reg_n_0_[28][2] ;
  wire \array_reg_reg_n_0_[28][30] ;
  wire \array_reg_reg_n_0_[28][31] ;
  wire \array_reg_reg_n_0_[28][3] ;
  wire \array_reg_reg_n_0_[28][4] ;
  wire \array_reg_reg_n_0_[28][5] ;
  wire \array_reg_reg_n_0_[28][6] ;
  wire \array_reg_reg_n_0_[28][7] ;
  wire \array_reg_reg_n_0_[28][8] ;
  wire \array_reg_reg_n_0_[28][9] ;
  wire \array_reg_reg_n_0_[29][0] ;
  wire \array_reg_reg_n_0_[29][10] ;
  wire \array_reg_reg_n_0_[29][11] ;
  wire \array_reg_reg_n_0_[29][12] ;
  wire \array_reg_reg_n_0_[29][13] ;
  wire \array_reg_reg_n_0_[29][14] ;
  wire \array_reg_reg_n_0_[29][15] ;
  wire \array_reg_reg_n_0_[29][16] ;
  wire \array_reg_reg_n_0_[29][17] ;
  wire \array_reg_reg_n_0_[29][18] ;
  wire \array_reg_reg_n_0_[29][19] ;
  wire \array_reg_reg_n_0_[29][1] ;
  wire \array_reg_reg_n_0_[29][20] ;
  wire \array_reg_reg_n_0_[29][21] ;
  wire \array_reg_reg_n_0_[29][22] ;
  wire \array_reg_reg_n_0_[29][23] ;
  wire \array_reg_reg_n_0_[29][24] ;
  wire \array_reg_reg_n_0_[29][25] ;
  wire \array_reg_reg_n_0_[29][26] ;
  wire \array_reg_reg_n_0_[29][27] ;
  wire \array_reg_reg_n_0_[29][28] ;
  wire \array_reg_reg_n_0_[29][29] ;
  wire \array_reg_reg_n_0_[29][2] ;
  wire \array_reg_reg_n_0_[29][30] ;
  wire \array_reg_reg_n_0_[29][31] ;
  wire \array_reg_reg_n_0_[29][3] ;
  wire \array_reg_reg_n_0_[29][4] ;
  wire \array_reg_reg_n_0_[29][5] ;
  wire \array_reg_reg_n_0_[29][6] ;
  wire \array_reg_reg_n_0_[29][7] ;
  wire \array_reg_reg_n_0_[29][8] ;
  wire \array_reg_reg_n_0_[29][9] ;
  wire \array_reg_reg_n_0_[2][0] ;
  wire \array_reg_reg_n_0_[2][10] ;
  wire \array_reg_reg_n_0_[2][11] ;
  wire \array_reg_reg_n_0_[2][12] ;
  wire \array_reg_reg_n_0_[2][13] ;
  wire \array_reg_reg_n_0_[2][14] ;
  wire \array_reg_reg_n_0_[2][15] ;
  wire \array_reg_reg_n_0_[2][16] ;
  wire \array_reg_reg_n_0_[2][17] ;
  wire \array_reg_reg_n_0_[2][18] ;
  wire \array_reg_reg_n_0_[2][19] ;
  wire \array_reg_reg_n_0_[2][1] ;
  wire \array_reg_reg_n_0_[2][20] ;
  wire \array_reg_reg_n_0_[2][21] ;
  wire \array_reg_reg_n_0_[2][22] ;
  wire \array_reg_reg_n_0_[2][23] ;
  wire \array_reg_reg_n_0_[2][24] ;
  wire \array_reg_reg_n_0_[2][25] ;
  wire \array_reg_reg_n_0_[2][26] ;
  wire \array_reg_reg_n_0_[2][27] ;
  wire \array_reg_reg_n_0_[2][28] ;
  wire \array_reg_reg_n_0_[2][29] ;
  wire \array_reg_reg_n_0_[2][2] ;
  wire \array_reg_reg_n_0_[2][30] ;
  wire \array_reg_reg_n_0_[2][31] ;
  wire \array_reg_reg_n_0_[2][3] ;
  wire \array_reg_reg_n_0_[2][4] ;
  wire \array_reg_reg_n_0_[2][5] ;
  wire \array_reg_reg_n_0_[2][6] ;
  wire \array_reg_reg_n_0_[2][7] ;
  wire \array_reg_reg_n_0_[2][8] ;
  wire \array_reg_reg_n_0_[2][9] ;
  wire \array_reg_reg_n_0_[30][0] ;
  wire \array_reg_reg_n_0_[30][10] ;
  wire \array_reg_reg_n_0_[30][11] ;
  wire \array_reg_reg_n_0_[30][12] ;
  wire \array_reg_reg_n_0_[30][13] ;
  wire \array_reg_reg_n_0_[30][14] ;
  wire \array_reg_reg_n_0_[30][15] ;
  wire \array_reg_reg_n_0_[30][16] ;
  wire \array_reg_reg_n_0_[30][17] ;
  wire \array_reg_reg_n_0_[30][18] ;
  wire \array_reg_reg_n_0_[30][19] ;
  wire \array_reg_reg_n_0_[30][1] ;
  wire \array_reg_reg_n_0_[30][20] ;
  wire \array_reg_reg_n_0_[30][21] ;
  wire \array_reg_reg_n_0_[30][22] ;
  wire \array_reg_reg_n_0_[30][23] ;
  wire \array_reg_reg_n_0_[30][24] ;
  wire \array_reg_reg_n_0_[30][25] ;
  wire \array_reg_reg_n_0_[30][26] ;
  wire \array_reg_reg_n_0_[30][27] ;
  wire \array_reg_reg_n_0_[30][28] ;
  wire \array_reg_reg_n_0_[30][29] ;
  wire \array_reg_reg_n_0_[30][2] ;
  wire \array_reg_reg_n_0_[30][30] ;
  wire \array_reg_reg_n_0_[30][31] ;
  wire \array_reg_reg_n_0_[30][3] ;
  wire \array_reg_reg_n_0_[30][4] ;
  wire \array_reg_reg_n_0_[30][5] ;
  wire \array_reg_reg_n_0_[30][6] ;
  wire \array_reg_reg_n_0_[30][7] ;
  wire \array_reg_reg_n_0_[30][8] ;
  wire \array_reg_reg_n_0_[30][9] ;
  wire \array_reg_reg_n_0_[31][0] ;
  wire \array_reg_reg_n_0_[31][10] ;
  wire \array_reg_reg_n_0_[31][11] ;
  wire \array_reg_reg_n_0_[31][12] ;
  wire \array_reg_reg_n_0_[31][13] ;
  wire \array_reg_reg_n_0_[31][14] ;
  wire \array_reg_reg_n_0_[31][15] ;
  wire \array_reg_reg_n_0_[31][16] ;
  wire \array_reg_reg_n_0_[31][17] ;
  wire \array_reg_reg_n_0_[31][18] ;
  wire \array_reg_reg_n_0_[31][19] ;
  wire \array_reg_reg_n_0_[31][1] ;
  wire \array_reg_reg_n_0_[31][20] ;
  wire \array_reg_reg_n_0_[31][21] ;
  wire \array_reg_reg_n_0_[31][22] ;
  wire \array_reg_reg_n_0_[31][23] ;
  wire \array_reg_reg_n_0_[31][24] ;
  wire \array_reg_reg_n_0_[31][25] ;
  wire \array_reg_reg_n_0_[31][26] ;
  wire \array_reg_reg_n_0_[31][27] ;
  wire \array_reg_reg_n_0_[31][28] ;
  wire \array_reg_reg_n_0_[31][29] ;
  wire \array_reg_reg_n_0_[31][2] ;
  wire \array_reg_reg_n_0_[31][30] ;
  wire \array_reg_reg_n_0_[31][31] ;
  wire \array_reg_reg_n_0_[31][3] ;
  wire \array_reg_reg_n_0_[31][4] ;
  wire \array_reg_reg_n_0_[31][5] ;
  wire \array_reg_reg_n_0_[31][6] ;
  wire \array_reg_reg_n_0_[31][7] ;
  wire \array_reg_reg_n_0_[31][8] ;
  wire \array_reg_reg_n_0_[31][9] ;
  wire \array_reg_reg_n_0_[3][0] ;
  wire \array_reg_reg_n_0_[3][10] ;
  wire \array_reg_reg_n_0_[3][11] ;
  wire \array_reg_reg_n_0_[3][12] ;
  wire \array_reg_reg_n_0_[3][13] ;
  wire \array_reg_reg_n_0_[3][14] ;
  wire \array_reg_reg_n_0_[3][15] ;
  wire \array_reg_reg_n_0_[3][16] ;
  wire \array_reg_reg_n_0_[3][17] ;
  wire \array_reg_reg_n_0_[3][18] ;
  wire \array_reg_reg_n_0_[3][19] ;
  wire \array_reg_reg_n_0_[3][1] ;
  wire \array_reg_reg_n_0_[3][20] ;
  wire \array_reg_reg_n_0_[3][21] ;
  wire \array_reg_reg_n_0_[3][22] ;
  wire \array_reg_reg_n_0_[3][23] ;
  wire \array_reg_reg_n_0_[3][24] ;
  wire \array_reg_reg_n_0_[3][25] ;
  wire \array_reg_reg_n_0_[3][26] ;
  wire \array_reg_reg_n_0_[3][27] ;
  wire \array_reg_reg_n_0_[3][28] ;
  wire \array_reg_reg_n_0_[3][29] ;
  wire \array_reg_reg_n_0_[3][2] ;
  wire \array_reg_reg_n_0_[3][30] ;
  wire \array_reg_reg_n_0_[3][31] ;
  wire \array_reg_reg_n_0_[3][3] ;
  wire \array_reg_reg_n_0_[3][4] ;
  wire \array_reg_reg_n_0_[3][5] ;
  wire \array_reg_reg_n_0_[3][6] ;
  wire \array_reg_reg_n_0_[3][7] ;
  wire \array_reg_reg_n_0_[3][8] ;
  wire \array_reg_reg_n_0_[3][9] ;
  wire \array_reg_reg_n_0_[4][0] ;
  wire \array_reg_reg_n_0_[4][10] ;
  wire \array_reg_reg_n_0_[4][11] ;
  wire \array_reg_reg_n_0_[4][12] ;
  wire \array_reg_reg_n_0_[4][13] ;
  wire \array_reg_reg_n_0_[4][14] ;
  wire \array_reg_reg_n_0_[4][15] ;
  wire \array_reg_reg_n_0_[4][16] ;
  wire \array_reg_reg_n_0_[4][17] ;
  wire \array_reg_reg_n_0_[4][18] ;
  wire \array_reg_reg_n_0_[4][19] ;
  wire \array_reg_reg_n_0_[4][1] ;
  wire \array_reg_reg_n_0_[4][20] ;
  wire \array_reg_reg_n_0_[4][21] ;
  wire \array_reg_reg_n_0_[4][22] ;
  wire \array_reg_reg_n_0_[4][23] ;
  wire \array_reg_reg_n_0_[4][24] ;
  wire \array_reg_reg_n_0_[4][25] ;
  wire \array_reg_reg_n_0_[4][26] ;
  wire \array_reg_reg_n_0_[4][27] ;
  wire \array_reg_reg_n_0_[4][28] ;
  wire \array_reg_reg_n_0_[4][29] ;
  wire \array_reg_reg_n_0_[4][2] ;
  wire \array_reg_reg_n_0_[4][30] ;
  wire \array_reg_reg_n_0_[4][31] ;
  wire \array_reg_reg_n_0_[4][3] ;
  wire \array_reg_reg_n_0_[4][4] ;
  wire \array_reg_reg_n_0_[4][5] ;
  wire \array_reg_reg_n_0_[4][6] ;
  wire \array_reg_reg_n_0_[4][7] ;
  wire \array_reg_reg_n_0_[4][8] ;
  wire \array_reg_reg_n_0_[4][9] ;
  wire \array_reg_reg_n_0_[5][0] ;
  wire \array_reg_reg_n_0_[5][10] ;
  wire \array_reg_reg_n_0_[5][11] ;
  wire \array_reg_reg_n_0_[5][12] ;
  wire \array_reg_reg_n_0_[5][13] ;
  wire \array_reg_reg_n_0_[5][14] ;
  wire \array_reg_reg_n_0_[5][15] ;
  wire \array_reg_reg_n_0_[5][16] ;
  wire \array_reg_reg_n_0_[5][17] ;
  wire \array_reg_reg_n_0_[5][18] ;
  wire \array_reg_reg_n_0_[5][19] ;
  wire \array_reg_reg_n_0_[5][1] ;
  wire \array_reg_reg_n_0_[5][20] ;
  wire \array_reg_reg_n_0_[5][21] ;
  wire \array_reg_reg_n_0_[5][22] ;
  wire \array_reg_reg_n_0_[5][23] ;
  wire \array_reg_reg_n_0_[5][24] ;
  wire \array_reg_reg_n_0_[5][25] ;
  wire \array_reg_reg_n_0_[5][26] ;
  wire \array_reg_reg_n_0_[5][27] ;
  wire \array_reg_reg_n_0_[5][28] ;
  wire \array_reg_reg_n_0_[5][29] ;
  wire \array_reg_reg_n_0_[5][2] ;
  wire \array_reg_reg_n_0_[5][30] ;
  wire \array_reg_reg_n_0_[5][31] ;
  wire \array_reg_reg_n_0_[5][3] ;
  wire \array_reg_reg_n_0_[5][4] ;
  wire \array_reg_reg_n_0_[5][5] ;
  wire \array_reg_reg_n_0_[5][6] ;
  wire \array_reg_reg_n_0_[5][7] ;
  wire \array_reg_reg_n_0_[5][8] ;
  wire \array_reg_reg_n_0_[5][9] ;
  wire \array_reg_reg_n_0_[6][0] ;
  wire \array_reg_reg_n_0_[6][10] ;
  wire \array_reg_reg_n_0_[6][11] ;
  wire \array_reg_reg_n_0_[6][12] ;
  wire \array_reg_reg_n_0_[6][13] ;
  wire \array_reg_reg_n_0_[6][14] ;
  wire \array_reg_reg_n_0_[6][15] ;
  wire \array_reg_reg_n_0_[6][16] ;
  wire \array_reg_reg_n_0_[6][17] ;
  wire \array_reg_reg_n_0_[6][18] ;
  wire \array_reg_reg_n_0_[6][19] ;
  wire \array_reg_reg_n_0_[6][1] ;
  wire \array_reg_reg_n_0_[6][20] ;
  wire \array_reg_reg_n_0_[6][21] ;
  wire \array_reg_reg_n_0_[6][22] ;
  wire \array_reg_reg_n_0_[6][23] ;
  wire \array_reg_reg_n_0_[6][24] ;
  wire \array_reg_reg_n_0_[6][25] ;
  wire \array_reg_reg_n_0_[6][26] ;
  wire \array_reg_reg_n_0_[6][27] ;
  wire \array_reg_reg_n_0_[6][28] ;
  wire \array_reg_reg_n_0_[6][29] ;
  wire \array_reg_reg_n_0_[6][2] ;
  wire \array_reg_reg_n_0_[6][30] ;
  wire \array_reg_reg_n_0_[6][31] ;
  wire \array_reg_reg_n_0_[6][3] ;
  wire \array_reg_reg_n_0_[6][4] ;
  wire \array_reg_reg_n_0_[6][5] ;
  wire \array_reg_reg_n_0_[6][6] ;
  wire \array_reg_reg_n_0_[6][7] ;
  wire \array_reg_reg_n_0_[6][8] ;
  wire \array_reg_reg_n_0_[6][9] ;
  wire \array_reg_reg_n_0_[7][0] ;
  wire \array_reg_reg_n_0_[7][10] ;
  wire \array_reg_reg_n_0_[7][11] ;
  wire \array_reg_reg_n_0_[7][12] ;
  wire \array_reg_reg_n_0_[7][13] ;
  wire \array_reg_reg_n_0_[7][14] ;
  wire \array_reg_reg_n_0_[7][15] ;
  wire \array_reg_reg_n_0_[7][16] ;
  wire \array_reg_reg_n_0_[7][17] ;
  wire \array_reg_reg_n_0_[7][18] ;
  wire \array_reg_reg_n_0_[7][19] ;
  wire \array_reg_reg_n_0_[7][1] ;
  wire \array_reg_reg_n_0_[7][20] ;
  wire \array_reg_reg_n_0_[7][21] ;
  wire \array_reg_reg_n_0_[7][22] ;
  wire \array_reg_reg_n_0_[7][23] ;
  wire \array_reg_reg_n_0_[7][24] ;
  wire \array_reg_reg_n_0_[7][25] ;
  wire \array_reg_reg_n_0_[7][26] ;
  wire \array_reg_reg_n_0_[7][27] ;
  wire \array_reg_reg_n_0_[7][28] ;
  wire \array_reg_reg_n_0_[7][29] ;
  wire \array_reg_reg_n_0_[7][2] ;
  wire \array_reg_reg_n_0_[7][30] ;
  wire \array_reg_reg_n_0_[7][31] ;
  wire \array_reg_reg_n_0_[7][3] ;
  wire \array_reg_reg_n_0_[7][4] ;
  wire \array_reg_reg_n_0_[7][5] ;
  wire \array_reg_reg_n_0_[7][6] ;
  wire \array_reg_reg_n_0_[7][7] ;
  wire \array_reg_reg_n_0_[7][8] ;
  wire \array_reg_reg_n_0_[7][9] ;
  wire \array_reg_reg_n_0_[8][0] ;
  wire \array_reg_reg_n_0_[8][10] ;
  wire \array_reg_reg_n_0_[8][11] ;
  wire \array_reg_reg_n_0_[8][12] ;
  wire \array_reg_reg_n_0_[8][13] ;
  wire \array_reg_reg_n_0_[8][14] ;
  wire \array_reg_reg_n_0_[8][15] ;
  wire \array_reg_reg_n_0_[8][16] ;
  wire \array_reg_reg_n_0_[8][17] ;
  wire \array_reg_reg_n_0_[8][18] ;
  wire \array_reg_reg_n_0_[8][19] ;
  wire \array_reg_reg_n_0_[8][1] ;
  wire \array_reg_reg_n_0_[8][20] ;
  wire \array_reg_reg_n_0_[8][21] ;
  wire \array_reg_reg_n_0_[8][22] ;
  wire \array_reg_reg_n_0_[8][23] ;
  wire \array_reg_reg_n_0_[8][24] ;
  wire \array_reg_reg_n_0_[8][25] ;
  wire \array_reg_reg_n_0_[8][26] ;
  wire \array_reg_reg_n_0_[8][27] ;
  wire \array_reg_reg_n_0_[8][28] ;
  wire \array_reg_reg_n_0_[8][29] ;
  wire \array_reg_reg_n_0_[8][2] ;
  wire \array_reg_reg_n_0_[8][30] ;
  wire \array_reg_reg_n_0_[8][31] ;
  wire \array_reg_reg_n_0_[8][3] ;
  wire \array_reg_reg_n_0_[8][4] ;
  wire \array_reg_reg_n_0_[8][5] ;
  wire \array_reg_reg_n_0_[8][6] ;
  wire \array_reg_reg_n_0_[8][7] ;
  wire \array_reg_reg_n_0_[8][8] ;
  wire \array_reg_reg_n_0_[8][9] ;
  wire \array_reg_reg_n_0_[9][0] ;
  wire \array_reg_reg_n_0_[9][10] ;
  wire \array_reg_reg_n_0_[9][11] ;
  wire \array_reg_reg_n_0_[9][12] ;
  wire \array_reg_reg_n_0_[9][13] ;
  wire \array_reg_reg_n_0_[9][14] ;
  wire \array_reg_reg_n_0_[9][15] ;
  wire \array_reg_reg_n_0_[9][16] ;
  wire \array_reg_reg_n_0_[9][17] ;
  wire \array_reg_reg_n_0_[9][18] ;
  wire \array_reg_reg_n_0_[9][19] ;
  wire \array_reg_reg_n_0_[9][1] ;
  wire \array_reg_reg_n_0_[9][20] ;
  wire \array_reg_reg_n_0_[9][21] ;
  wire \array_reg_reg_n_0_[9][22] ;
  wire \array_reg_reg_n_0_[9][23] ;
  wire \array_reg_reg_n_0_[9][24] ;
  wire \array_reg_reg_n_0_[9][25] ;
  wire \array_reg_reg_n_0_[9][26] ;
  wire \array_reg_reg_n_0_[9][27] ;
  wire \array_reg_reg_n_0_[9][28] ;
  wire \array_reg_reg_n_0_[9][29] ;
  wire \array_reg_reg_n_0_[9][2] ;
  wire \array_reg_reg_n_0_[9][30] ;
  wire \array_reg_reg_n_0_[9][31] ;
  wire \array_reg_reg_n_0_[9][3] ;
  wire \array_reg_reg_n_0_[9][4] ;
  wire \array_reg_reg_n_0_[9][5] ;
  wire \array_reg_reg_n_0_[9][6] ;
  wire \array_reg_reg_n_0_[9][7] ;
  wire \array_reg_reg_n_0_[9][8] ;
  wire \array_reg_reg_n_0_[9][9] ;
  wire [0:0]\bbstub_spo[26] ;
  wire [0:0]\bbstub_spo[26]_0 ;
  wire [0:0]\bbstub_spo[26]_1 ;
  wire [0:0]\bbstub_spo[26]_10 ;
  wire [0:0]\bbstub_spo[26]_11 ;
  wire [0:0]\bbstub_spo[26]_12 ;
  wire [0:0]\bbstub_spo[26]_13 ;
  wire [0:0]\bbstub_spo[26]_14 ;
  wire [0:0]\bbstub_spo[26]_15 ;
  wire [0:0]\bbstub_spo[26]_16 ;
  wire [0:0]\bbstub_spo[26]_17 ;
  wire [0:0]\bbstub_spo[26]_18 ;
  wire [0:0]\bbstub_spo[26]_19 ;
  wire [0:0]\bbstub_spo[26]_2 ;
  wire [0:0]\bbstub_spo[26]_20 ;
  wire [0:0]\bbstub_spo[26]_21 ;
  wire [0:0]\bbstub_spo[26]_22 ;
  wire [0:0]\bbstub_spo[26]_23 ;
  wire [0:0]\bbstub_spo[26]_24 ;
  wire [0:0]\bbstub_spo[26]_25 ;
  wire [0:0]\bbstub_spo[26]_26 ;
  wire [0:0]\bbstub_spo[26]_27 ;
  wire [0:0]\bbstub_spo[26]_28 ;
  wire [0:0]\bbstub_spo[26]_3 ;
  wire [0:0]\bbstub_spo[26]_4 ;
  wire [0:0]\bbstub_spo[26]_5 ;
  wire [0:0]\bbstub_spo[26]_6 ;
  wire [0:0]\bbstub_spo[26]_7 ;
  wire [0:0]\bbstub_spo[26]_8 ;
  wire [0:0]\bbstub_spo[26]_9 ;
  wire \bbstub_spo[3] ;
  wire dmem_reg_0_31_0_0_i_10_n_0;
  wire dmem_reg_0_31_0_0_i_12_n_0;
  wire dmem_reg_0_31_0_0_i_14_n_0;
  wire dmem_reg_0_31_0_0_i_258_n_0;
  wire dmem_reg_0_31_0_0_i_260_n_0;
  wire dmem_reg_0_31_0_0_i_336_n_0;
  wire dmem_reg_0_31_0_0_i_337_n_0;
  wire dmem_reg_0_31_0_0_i_339_n_0;
  wire dmem_reg_0_31_0_0_i_340_n_0;
  wire dmem_reg_0_31_0_0_i_375_n_0;
  wire dmem_reg_0_31_0_0_i_377_n_0;
  wire dmem_reg_0_31_0_0_i_378_n_0;
  wire dmem_reg_0_31_0_0_i_380_n_0;
  wire dmem_reg_0_31_0_0_i_386_n_0;
  wire dmem_reg_0_31_0_0_i_388_n_0;
  wire dmem_reg_0_31_0_0_i_38_n_0;
  wire dmem_reg_0_31_0_0_i_390_n_0;
  wire dmem_reg_0_31_0_0_i_392_n_0;
  wire dmem_reg_0_31_0_0_i_39_n_0;
  wire dmem_reg_0_31_0_0_i_401_n_0;
  wire dmem_reg_0_31_0_0_i_403_n_0;
  wire dmem_reg_0_31_0_0_i_40_n_0;
  wire dmem_reg_0_31_0_0_i_41_n_0;
  wire dmem_reg_0_31_0_0_i_43_n_0;
  wire dmem_reg_0_31_0_0_i_44_n_0;
  wire dmem_reg_0_31_0_0_i_45_n_0;
  wire dmem_reg_0_31_0_0_i_46_n_0;
  wire dmem_reg_0_31_0_0_i_9_n_0;
  wire dmem_reg_0_31_10_10_i_10_n_0;
  wire dmem_reg_0_31_10_10_i_11_n_0;
  wire dmem_reg_0_31_10_10_i_12_n_0;
  wire dmem_reg_0_31_10_10_i_13_n_0;
  wire dmem_reg_0_31_10_10_i_2_n_0;
  wire dmem_reg_0_31_10_10_i_3_n_0;
  wire dmem_reg_0_31_10_10_i_4_n_0;
  wire dmem_reg_0_31_10_10_i_5_n_0;
  wire dmem_reg_0_31_10_10_i_6_n_0;
  wire dmem_reg_0_31_10_10_i_7_n_0;
  wire dmem_reg_0_31_10_10_i_8_n_0;
  wire dmem_reg_0_31_10_10_i_9_n_0;
  wire dmem_reg_0_31_11_11_i_10_n_0;
  wire dmem_reg_0_31_11_11_i_11_n_0;
  wire dmem_reg_0_31_11_11_i_12_n_0;
  wire dmem_reg_0_31_11_11_i_13_n_0;
  wire dmem_reg_0_31_11_11_i_2_n_0;
  wire dmem_reg_0_31_11_11_i_3_n_0;
  wire dmem_reg_0_31_11_11_i_4_n_0;
  wire dmem_reg_0_31_11_11_i_5_n_0;
  wire dmem_reg_0_31_11_11_i_6_n_0;
  wire dmem_reg_0_31_11_11_i_7_n_0;
  wire dmem_reg_0_31_11_11_i_8_n_0;
  wire dmem_reg_0_31_11_11_i_9_n_0;
  wire dmem_reg_0_31_12_12_i_10_n_0;
  wire dmem_reg_0_31_12_12_i_11_n_0;
  wire dmem_reg_0_31_12_12_i_12_n_0;
  wire dmem_reg_0_31_12_12_i_13_n_0;
  wire dmem_reg_0_31_12_12_i_2_n_0;
  wire dmem_reg_0_31_12_12_i_3_n_0;
  wire dmem_reg_0_31_12_12_i_4_n_0;
  wire dmem_reg_0_31_12_12_i_5_n_0;
  wire dmem_reg_0_31_12_12_i_6_n_0;
  wire dmem_reg_0_31_12_12_i_7_n_0;
  wire dmem_reg_0_31_12_12_i_8_n_0;
  wire dmem_reg_0_31_12_12_i_9_n_0;
  wire dmem_reg_0_31_13_13_i_10_n_0;
  wire dmem_reg_0_31_13_13_i_11_n_0;
  wire dmem_reg_0_31_13_13_i_12_n_0;
  wire dmem_reg_0_31_13_13_i_13_n_0;
  wire dmem_reg_0_31_13_13_i_2_n_0;
  wire dmem_reg_0_31_13_13_i_3_n_0;
  wire dmem_reg_0_31_13_13_i_4_n_0;
  wire dmem_reg_0_31_13_13_i_5_n_0;
  wire dmem_reg_0_31_13_13_i_6_n_0;
  wire dmem_reg_0_31_13_13_i_7_n_0;
  wire dmem_reg_0_31_13_13_i_8_n_0;
  wire dmem_reg_0_31_13_13_i_9_n_0;
  wire dmem_reg_0_31_14_14_i_10_n_0;
  wire dmem_reg_0_31_14_14_i_11_n_0;
  wire dmem_reg_0_31_14_14_i_12_n_0;
  wire dmem_reg_0_31_14_14_i_13_n_0;
  wire dmem_reg_0_31_14_14_i_2_n_0;
  wire dmem_reg_0_31_14_14_i_3_n_0;
  wire dmem_reg_0_31_14_14_i_4_n_0;
  wire dmem_reg_0_31_14_14_i_5_n_0;
  wire dmem_reg_0_31_14_14_i_6_n_0;
  wire dmem_reg_0_31_14_14_i_7_n_0;
  wire dmem_reg_0_31_14_14_i_8_n_0;
  wire dmem_reg_0_31_14_14_i_9_n_0;
  wire dmem_reg_0_31_15_15_i_10_n_0;
  wire dmem_reg_0_31_15_15_i_11_n_0;
  wire dmem_reg_0_31_15_15_i_12_n_0;
  wire dmem_reg_0_31_15_15_i_13_n_0;
  wire dmem_reg_0_31_15_15_i_2_n_0;
  wire dmem_reg_0_31_15_15_i_3_n_0;
  wire dmem_reg_0_31_15_15_i_4_n_0;
  wire dmem_reg_0_31_15_15_i_5_n_0;
  wire dmem_reg_0_31_15_15_i_6_n_0;
  wire dmem_reg_0_31_15_15_i_7_n_0;
  wire dmem_reg_0_31_15_15_i_8_n_0;
  wire dmem_reg_0_31_15_15_i_9_n_0;
  wire dmem_reg_0_31_16_16_i_10_n_0;
  wire dmem_reg_0_31_16_16_i_11_n_0;
  wire dmem_reg_0_31_16_16_i_12_n_0;
  wire dmem_reg_0_31_16_16_i_13_n_0;
  wire dmem_reg_0_31_16_16_i_2_n_0;
  wire dmem_reg_0_31_16_16_i_3_n_0;
  wire dmem_reg_0_31_16_16_i_4_n_0;
  wire dmem_reg_0_31_16_16_i_5_n_0;
  wire dmem_reg_0_31_16_16_i_6_n_0;
  wire dmem_reg_0_31_16_16_i_7_n_0;
  wire dmem_reg_0_31_16_16_i_8_n_0;
  wire dmem_reg_0_31_16_16_i_9_n_0;
  wire dmem_reg_0_31_17_17_i_10_n_0;
  wire dmem_reg_0_31_17_17_i_11_n_0;
  wire dmem_reg_0_31_17_17_i_12_n_0;
  wire dmem_reg_0_31_17_17_i_13_n_0;
  wire dmem_reg_0_31_17_17_i_2_n_0;
  wire dmem_reg_0_31_17_17_i_3_n_0;
  wire dmem_reg_0_31_17_17_i_4_n_0;
  wire dmem_reg_0_31_17_17_i_5_n_0;
  wire dmem_reg_0_31_17_17_i_6_n_0;
  wire dmem_reg_0_31_17_17_i_7_n_0;
  wire dmem_reg_0_31_17_17_i_8_n_0;
  wire dmem_reg_0_31_17_17_i_9_n_0;
  wire dmem_reg_0_31_18_18_i_10_n_0;
  wire dmem_reg_0_31_18_18_i_11_n_0;
  wire dmem_reg_0_31_18_18_i_12_n_0;
  wire dmem_reg_0_31_18_18_i_13_n_0;
  wire dmem_reg_0_31_18_18_i_2_n_0;
  wire dmem_reg_0_31_18_18_i_3_n_0;
  wire dmem_reg_0_31_18_18_i_4_n_0;
  wire dmem_reg_0_31_18_18_i_5_n_0;
  wire dmem_reg_0_31_18_18_i_6_n_0;
  wire dmem_reg_0_31_18_18_i_7_n_0;
  wire dmem_reg_0_31_18_18_i_8_n_0;
  wire dmem_reg_0_31_18_18_i_9_n_0;
  wire dmem_reg_0_31_19_19_i_10_n_0;
  wire dmem_reg_0_31_19_19_i_11_n_0;
  wire dmem_reg_0_31_19_19_i_12_n_0;
  wire dmem_reg_0_31_19_19_i_13_n_0;
  wire dmem_reg_0_31_19_19_i_2_n_0;
  wire dmem_reg_0_31_19_19_i_3_n_0;
  wire dmem_reg_0_31_19_19_i_4_n_0;
  wire dmem_reg_0_31_19_19_i_5_n_0;
  wire dmem_reg_0_31_19_19_i_6_n_0;
  wire dmem_reg_0_31_19_19_i_7_n_0;
  wire dmem_reg_0_31_19_19_i_8_n_0;
  wire dmem_reg_0_31_19_19_i_9_n_0;
  wire dmem_reg_0_31_1_1_i_10_n_0;
  wire dmem_reg_0_31_1_1_i_11_n_0;
  wire dmem_reg_0_31_1_1_i_12_n_0;
  wire dmem_reg_0_31_1_1_i_13_n_0;
  wire dmem_reg_0_31_1_1_i_2_n_0;
  wire dmem_reg_0_31_1_1_i_3_n_0;
  wire dmem_reg_0_31_1_1_i_4_n_0;
  wire dmem_reg_0_31_1_1_i_5_n_0;
  wire dmem_reg_0_31_1_1_i_6_n_0;
  wire dmem_reg_0_31_1_1_i_7_n_0;
  wire dmem_reg_0_31_1_1_i_8_n_0;
  wire dmem_reg_0_31_1_1_i_9_n_0;
  wire dmem_reg_0_31_20_20_i_10_n_0;
  wire dmem_reg_0_31_20_20_i_11_n_0;
  wire dmem_reg_0_31_20_20_i_12_n_0;
  wire dmem_reg_0_31_20_20_i_13_n_0;
  wire dmem_reg_0_31_20_20_i_2_n_0;
  wire dmem_reg_0_31_20_20_i_3_n_0;
  wire dmem_reg_0_31_20_20_i_4_n_0;
  wire dmem_reg_0_31_20_20_i_5_n_0;
  wire dmem_reg_0_31_20_20_i_6_n_0;
  wire dmem_reg_0_31_20_20_i_7_n_0;
  wire dmem_reg_0_31_20_20_i_8_n_0;
  wire dmem_reg_0_31_20_20_i_9_n_0;
  wire dmem_reg_0_31_21_21_i_10_n_0;
  wire dmem_reg_0_31_21_21_i_11_n_0;
  wire dmem_reg_0_31_21_21_i_12_n_0;
  wire dmem_reg_0_31_21_21_i_13_n_0;
  wire dmem_reg_0_31_21_21_i_2_n_0;
  wire dmem_reg_0_31_21_21_i_3_n_0;
  wire dmem_reg_0_31_21_21_i_4_n_0;
  wire dmem_reg_0_31_21_21_i_5_n_0;
  wire dmem_reg_0_31_21_21_i_6_n_0;
  wire dmem_reg_0_31_21_21_i_7_n_0;
  wire dmem_reg_0_31_21_21_i_8_n_0;
  wire dmem_reg_0_31_21_21_i_9_n_0;
  wire dmem_reg_0_31_22_22_i_10_n_0;
  wire dmem_reg_0_31_22_22_i_11_n_0;
  wire dmem_reg_0_31_22_22_i_12_n_0;
  wire dmem_reg_0_31_22_22_i_13_n_0;
  wire dmem_reg_0_31_22_22_i_2_n_0;
  wire dmem_reg_0_31_22_22_i_3_n_0;
  wire dmem_reg_0_31_22_22_i_4_n_0;
  wire dmem_reg_0_31_22_22_i_5_n_0;
  wire dmem_reg_0_31_22_22_i_6_n_0;
  wire dmem_reg_0_31_22_22_i_7_n_0;
  wire dmem_reg_0_31_22_22_i_8_n_0;
  wire dmem_reg_0_31_22_22_i_9_n_0;
  wire dmem_reg_0_31_23_23_i_10_n_0;
  wire dmem_reg_0_31_23_23_i_11_n_0;
  wire dmem_reg_0_31_23_23_i_12_n_0;
  wire dmem_reg_0_31_23_23_i_13_n_0;
  wire dmem_reg_0_31_23_23_i_2_n_0;
  wire dmem_reg_0_31_23_23_i_3_n_0;
  wire dmem_reg_0_31_23_23_i_4_n_0;
  wire dmem_reg_0_31_23_23_i_5_n_0;
  wire dmem_reg_0_31_23_23_i_6_n_0;
  wire dmem_reg_0_31_23_23_i_7_n_0;
  wire dmem_reg_0_31_23_23_i_8_n_0;
  wire dmem_reg_0_31_23_23_i_9_n_0;
  wire dmem_reg_0_31_24_24_i_10_n_0;
  wire dmem_reg_0_31_24_24_i_11_n_0;
  wire dmem_reg_0_31_24_24_i_12_n_0;
  wire dmem_reg_0_31_24_24_i_13_n_0;
  wire dmem_reg_0_31_24_24_i_2_n_0;
  wire dmem_reg_0_31_24_24_i_3_n_0;
  wire dmem_reg_0_31_24_24_i_4_n_0;
  wire dmem_reg_0_31_24_24_i_5_n_0;
  wire dmem_reg_0_31_24_24_i_6_n_0;
  wire dmem_reg_0_31_24_24_i_7_n_0;
  wire dmem_reg_0_31_24_24_i_8_n_0;
  wire dmem_reg_0_31_24_24_i_9_n_0;
  wire dmem_reg_0_31_25_25_i_10_n_0;
  wire dmem_reg_0_31_25_25_i_11_n_0;
  wire dmem_reg_0_31_25_25_i_12_n_0;
  wire dmem_reg_0_31_25_25_i_13_n_0;
  wire dmem_reg_0_31_25_25_i_2_n_0;
  wire dmem_reg_0_31_25_25_i_3_n_0;
  wire dmem_reg_0_31_25_25_i_4_n_0;
  wire dmem_reg_0_31_25_25_i_5_n_0;
  wire dmem_reg_0_31_25_25_i_6_n_0;
  wire dmem_reg_0_31_25_25_i_7_n_0;
  wire dmem_reg_0_31_25_25_i_8_n_0;
  wire dmem_reg_0_31_25_25_i_9_n_0;
  wire dmem_reg_0_31_26_26_i_10_n_0;
  wire dmem_reg_0_31_26_26_i_11_n_0;
  wire dmem_reg_0_31_26_26_i_12_n_0;
  wire dmem_reg_0_31_26_26_i_13_n_0;
  wire dmem_reg_0_31_26_26_i_2_n_0;
  wire dmem_reg_0_31_26_26_i_3_n_0;
  wire dmem_reg_0_31_26_26_i_4_n_0;
  wire dmem_reg_0_31_26_26_i_5_n_0;
  wire dmem_reg_0_31_26_26_i_6_n_0;
  wire dmem_reg_0_31_26_26_i_7_n_0;
  wire dmem_reg_0_31_26_26_i_8_n_0;
  wire dmem_reg_0_31_26_26_i_9_n_0;
  wire dmem_reg_0_31_27_27_i_10_n_0;
  wire dmem_reg_0_31_27_27_i_11_n_0;
  wire dmem_reg_0_31_27_27_i_12_n_0;
  wire dmem_reg_0_31_27_27_i_13_n_0;
  wire dmem_reg_0_31_27_27_i_2_n_0;
  wire dmem_reg_0_31_27_27_i_3_n_0;
  wire dmem_reg_0_31_27_27_i_4_n_0;
  wire dmem_reg_0_31_27_27_i_5_n_0;
  wire dmem_reg_0_31_27_27_i_6_n_0;
  wire dmem_reg_0_31_27_27_i_7_n_0;
  wire dmem_reg_0_31_27_27_i_8_n_0;
  wire dmem_reg_0_31_27_27_i_9_n_0;
  wire dmem_reg_0_31_28_28_i_10_n_0;
  wire dmem_reg_0_31_28_28_i_11_n_0;
  wire dmem_reg_0_31_28_28_i_12_n_0;
  wire dmem_reg_0_31_28_28_i_13_n_0;
  wire dmem_reg_0_31_28_28_i_2_n_0;
  wire dmem_reg_0_31_28_28_i_3_n_0;
  wire dmem_reg_0_31_28_28_i_4_n_0;
  wire dmem_reg_0_31_28_28_i_5_n_0;
  wire dmem_reg_0_31_28_28_i_6_n_0;
  wire dmem_reg_0_31_28_28_i_7_n_0;
  wire dmem_reg_0_31_28_28_i_8_n_0;
  wire dmem_reg_0_31_28_28_i_9_n_0;
  wire dmem_reg_0_31_29_29_i_10_n_0;
  wire dmem_reg_0_31_29_29_i_11_n_0;
  wire dmem_reg_0_31_29_29_i_12_n_0;
  wire dmem_reg_0_31_29_29_i_13_n_0;
  wire dmem_reg_0_31_29_29_i_2_n_0;
  wire dmem_reg_0_31_29_29_i_3_n_0;
  wire dmem_reg_0_31_29_29_i_4_n_0;
  wire dmem_reg_0_31_29_29_i_5_n_0;
  wire dmem_reg_0_31_29_29_i_6_n_0;
  wire dmem_reg_0_31_29_29_i_7_n_0;
  wire dmem_reg_0_31_29_29_i_8_n_0;
  wire dmem_reg_0_31_29_29_i_9_n_0;
  wire dmem_reg_0_31_2_2_i_10_n_0;
  wire dmem_reg_0_31_2_2_i_11_n_0;
  wire dmem_reg_0_31_2_2_i_12_n_0;
  wire dmem_reg_0_31_2_2_i_13_n_0;
  wire dmem_reg_0_31_2_2_i_2_n_0;
  wire dmem_reg_0_31_2_2_i_3_n_0;
  wire dmem_reg_0_31_2_2_i_4_n_0;
  wire dmem_reg_0_31_2_2_i_5_n_0;
  wire dmem_reg_0_31_2_2_i_6_n_0;
  wire dmem_reg_0_31_2_2_i_7_n_0;
  wire dmem_reg_0_31_2_2_i_8_n_0;
  wire dmem_reg_0_31_2_2_i_9_n_0;
  wire dmem_reg_0_31_30_30_i_10_n_0;
  wire dmem_reg_0_31_30_30_i_11_n_0;
  wire dmem_reg_0_31_30_30_i_12_n_0;
  wire dmem_reg_0_31_30_30_i_13_n_0;
  wire dmem_reg_0_31_30_30_i_2_n_0;
  wire dmem_reg_0_31_30_30_i_3_n_0;
  wire dmem_reg_0_31_30_30_i_4_n_0;
  wire dmem_reg_0_31_30_30_i_5_n_0;
  wire dmem_reg_0_31_30_30_i_6_n_0;
  wire dmem_reg_0_31_30_30_i_7_n_0;
  wire dmem_reg_0_31_30_30_i_8_n_0;
  wire dmem_reg_0_31_30_30_i_9_n_0;
  wire dmem_reg_0_31_31_31_i_10_n_0;
  wire dmem_reg_0_31_31_31_i_11_n_0;
  wire dmem_reg_0_31_31_31_i_12_n_0;
  wire dmem_reg_0_31_31_31_i_13_n_0;
  wire dmem_reg_0_31_31_31_i_2_n_0;
  wire dmem_reg_0_31_31_31_i_3_n_0;
  wire dmem_reg_0_31_31_31_i_4_n_0;
  wire dmem_reg_0_31_31_31_i_5_n_0;
  wire dmem_reg_0_31_31_31_i_6_n_0;
  wire dmem_reg_0_31_31_31_i_7_n_0;
  wire dmem_reg_0_31_31_31_i_8_n_0;
  wire dmem_reg_0_31_31_31_i_9_n_0;
  wire dmem_reg_0_31_3_3_i_10_n_0;
  wire dmem_reg_0_31_3_3_i_11_n_0;
  wire dmem_reg_0_31_3_3_i_12_n_0;
  wire dmem_reg_0_31_3_3_i_13_n_0;
  wire dmem_reg_0_31_3_3_i_2_n_0;
  wire dmem_reg_0_31_3_3_i_3_n_0;
  wire dmem_reg_0_31_3_3_i_4_n_0;
  wire dmem_reg_0_31_3_3_i_5_n_0;
  wire dmem_reg_0_31_3_3_i_6_n_0;
  wire dmem_reg_0_31_3_3_i_7_n_0;
  wire dmem_reg_0_31_3_3_i_8_n_0;
  wire dmem_reg_0_31_3_3_i_9_n_0;
  wire dmem_reg_0_31_4_4_i_10_n_0;
  wire dmem_reg_0_31_4_4_i_11_n_0;
  wire dmem_reg_0_31_4_4_i_12_n_0;
  wire dmem_reg_0_31_4_4_i_13_n_0;
  wire dmem_reg_0_31_4_4_i_2_n_0;
  wire dmem_reg_0_31_4_4_i_3_n_0;
  wire dmem_reg_0_31_4_4_i_4_n_0;
  wire dmem_reg_0_31_4_4_i_5_n_0;
  wire dmem_reg_0_31_4_4_i_6_n_0;
  wire dmem_reg_0_31_4_4_i_7_n_0;
  wire dmem_reg_0_31_4_4_i_8_n_0;
  wire dmem_reg_0_31_4_4_i_9_n_0;
  wire dmem_reg_0_31_5_5_i_10_n_0;
  wire dmem_reg_0_31_5_5_i_11_n_0;
  wire dmem_reg_0_31_5_5_i_12_n_0;
  wire dmem_reg_0_31_5_5_i_13_n_0;
  wire dmem_reg_0_31_5_5_i_2_n_0;
  wire dmem_reg_0_31_5_5_i_3_n_0;
  wire dmem_reg_0_31_5_5_i_4_n_0;
  wire dmem_reg_0_31_5_5_i_5_n_0;
  wire dmem_reg_0_31_5_5_i_6_n_0;
  wire dmem_reg_0_31_5_5_i_7_n_0;
  wire dmem_reg_0_31_5_5_i_8_n_0;
  wire dmem_reg_0_31_5_5_i_9_n_0;
  wire dmem_reg_0_31_6_6_i_10_n_0;
  wire dmem_reg_0_31_6_6_i_11_n_0;
  wire dmem_reg_0_31_6_6_i_12_n_0;
  wire dmem_reg_0_31_6_6_i_13_n_0;
  wire dmem_reg_0_31_6_6_i_2_n_0;
  wire dmem_reg_0_31_6_6_i_3_n_0;
  wire dmem_reg_0_31_6_6_i_4_n_0;
  wire dmem_reg_0_31_6_6_i_5_n_0;
  wire dmem_reg_0_31_6_6_i_6_n_0;
  wire dmem_reg_0_31_6_6_i_7_n_0;
  wire dmem_reg_0_31_6_6_i_8_n_0;
  wire dmem_reg_0_31_6_6_i_9_n_0;
  wire dmem_reg_0_31_7_7_i_10_n_0;
  wire dmem_reg_0_31_7_7_i_11_n_0;
  wire dmem_reg_0_31_7_7_i_12_n_0;
  wire dmem_reg_0_31_7_7_i_13_n_0;
  wire dmem_reg_0_31_7_7_i_2_n_0;
  wire dmem_reg_0_31_7_7_i_3_n_0;
  wire dmem_reg_0_31_7_7_i_4_n_0;
  wire dmem_reg_0_31_7_7_i_5_n_0;
  wire dmem_reg_0_31_7_7_i_6_n_0;
  wire dmem_reg_0_31_7_7_i_7_n_0;
  wire dmem_reg_0_31_7_7_i_8_n_0;
  wire dmem_reg_0_31_7_7_i_9_n_0;
  wire dmem_reg_0_31_8_8_i_10_n_0;
  wire dmem_reg_0_31_8_8_i_11_n_0;
  wire dmem_reg_0_31_8_8_i_12_n_0;
  wire dmem_reg_0_31_8_8_i_13_n_0;
  wire dmem_reg_0_31_8_8_i_2_n_0;
  wire dmem_reg_0_31_8_8_i_3_n_0;
  wire dmem_reg_0_31_8_8_i_4_n_0;
  wire dmem_reg_0_31_8_8_i_5_n_0;
  wire dmem_reg_0_31_8_8_i_6_n_0;
  wire dmem_reg_0_31_8_8_i_7_n_0;
  wire dmem_reg_0_31_8_8_i_8_n_0;
  wire dmem_reg_0_31_8_8_i_9_n_0;
  wire dmem_reg_0_31_9_9_i_10_n_0;
  wire dmem_reg_0_31_9_9_i_11_n_0;
  wire dmem_reg_0_31_9_9_i_12_n_0;
  wire dmem_reg_0_31_9_9_i_13_n_0;
  wire dmem_reg_0_31_9_9_i_2_n_0;
  wire dmem_reg_0_31_9_9_i_3_n_0;
  wire dmem_reg_0_31_9_9_i_4_n_0;
  wire dmem_reg_0_31_9_9_i_5_n_0;
  wire dmem_reg_0_31_9_9_i_6_n_0;
  wire dmem_reg_0_31_9_9_i_7_n_0;
  wire dmem_reg_0_31_9_9_i_8_n_0;
  wire dmem_reg_0_31_9_9_i_9_n_0;
  wire \pc_reg[0]_i_10_n_0 ;
  wire \pc_reg[0]_i_11_n_0 ;
  wire \pc_reg[0]_i_12_n_0 ;
  wire \pc_reg[0]_i_13_n_0 ;
  wire \pc_reg[0]_i_14_n_0 ;
  wire \pc_reg[0]_i_7_n_0 ;
  wire \pc_reg[0]_i_8_n_0 ;
  wire \pc_reg[0]_i_9_n_0 ;
  wire \pc_reg[10]_i_10_n_0 ;
  wire \pc_reg[10]_i_11_n_0 ;
  wire \pc_reg[10]_i_12_n_0 ;
  wire \pc_reg[10]_i_13_n_0 ;
  wire \pc_reg[10]_i_14_n_0 ;
  wire \pc_reg[10]_i_15_n_0 ;
  wire \pc_reg[10]_i_16_n_0 ;
  wire \pc_reg[10]_i_9_n_0 ;
  wire \pc_reg[11]_i_10_n_0 ;
  wire \pc_reg[11]_i_11_n_0 ;
  wire \pc_reg[11]_i_12_n_0 ;
  wire \pc_reg[11]_i_13_n_0 ;
  wire \pc_reg[11]_i_14_n_0 ;
  wire \pc_reg[11]_i_15_n_0 ;
  wire \pc_reg[11]_i_16_n_0 ;
  wire \pc_reg[11]_i_9_n_0 ;
  wire \pc_reg[12]_i_10_n_0 ;
  wire \pc_reg[12]_i_11_n_0 ;
  wire \pc_reg[12]_i_12_n_0 ;
  wire \pc_reg[12]_i_13_n_0 ;
  wire \pc_reg[12]_i_14_n_0 ;
  wire \pc_reg[12]_i_15_n_0 ;
  wire \pc_reg[12]_i_16_n_0 ;
  wire \pc_reg[12]_i_9_n_0 ;
  wire \pc_reg[13]_i_10_n_0 ;
  wire \pc_reg[13]_i_11_n_0 ;
  wire \pc_reg[13]_i_12_n_0 ;
  wire \pc_reg[13]_i_13_n_0 ;
  wire \pc_reg[13]_i_14_n_0 ;
  wire \pc_reg[13]_i_15_n_0 ;
  wire \pc_reg[13]_i_16_n_0 ;
  wire \pc_reg[13]_i_9_n_0 ;
  wire \pc_reg[14]_i_10_n_0 ;
  wire \pc_reg[14]_i_11_n_0 ;
  wire \pc_reg[14]_i_12_n_0 ;
  wire \pc_reg[14]_i_13_n_0 ;
  wire \pc_reg[14]_i_14_n_0 ;
  wire \pc_reg[14]_i_15_n_0 ;
  wire \pc_reg[14]_i_16_n_0 ;
  wire \pc_reg[14]_i_9_n_0 ;
  wire \pc_reg[15]_i_10_n_0 ;
  wire \pc_reg[15]_i_11_n_0 ;
  wire \pc_reg[15]_i_12_n_0 ;
  wire \pc_reg[15]_i_13_n_0 ;
  wire \pc_reg[15]_i_14_n_0 ;
  wire \pc_reg[15]_i_15_n_0 ;
  wire \pc_reg[15]_i_16_n_0 ;
  wire \pc_reg[15]_i_9_n_0 ;
  wire \pc_reg[16]_i_10_n_0 ;
  wire \pc_reg[16]_i_11_n_0 ;
  wire \pc_reg[16]_i_12_n_0 ;
  wire \pc_reg[16]_i_13_n_0 ;
  wire \pc_reg[16]_i_14_n_0 ;
  wire \pc_reg[16]_i_15_n_0 ;
  wire \pc_reg[16]_i_16_n_0 ;
  wire \pc_reg[16]_i_9_n_0 ;
  wire \pc_reg[17]_i_10_n_0 ;
  wire \pc_reg[17]_i_11_n_0 ;
  wire \pc_reg[17]_i_12_n_0 ;
  wire \pc_reg[17]_i_13_n_0 ;
  wire \pc_reg[17]_i_14_n_0 ;
  wire \pc_reg[17]_i_15_n_0 ;
  wire \pc_reg[17]_i_16_n_0 ;
  wire \pc_reg[17]_i_9_n_0 ;
  wire \pc_reg[18]_i_10_n_0 ;
  wire \pc_reg[18]_i_11_n_0 ;
  wire \pc_reg[18]_i_12_n_0 ;
  wire \pc_reg[18]_i_13_n_0 ;
  wire \pc_reg[18]_i_14_n_0 ;
  wire \pc_reg[18]_i_15_n_0 ;
  wire \pc_reg[18]_i_16_n_0 ;
  wire \pc_reg[18]_i_9_n_0 ;
  wire \pc_reg[19]_i_10_n_0 ;
  wire \pc_reg[19]_i_11_n_0 ;
  wire \pc_reg[19]_i_12_n_0 ;
  wire \pc_reg[19]_i_13_n_0 ;
  wire \pc_reg[19]_i_14_n_0 ;
  wire \pc_reg[19]_i_15_n_0 ;
  wire \pc_reg[19]_i_16_n_0 ;
  wire \pc_reg[19]_i_9_n_0 ;
  wire \pc_reg[1]_i_14_n_0 ;
  wire \pc_reg[1]_i_15_n_0 ;
  wire \pc_reg[1]_i_16_n_0 ;
  wire \pc_reg[1]_i_17_n_0 ;
  wire \pc_reg[1]_i_19_n_0 ;
  wire \pc_reg[1]_i_20_n_0 ;
  wire \pc_reg[1]_i_21_n_0 ;
  wire \pc_reg[1]_i_22_n_0 ;
  wire \pc_reg[20]_i_10_n_0 ;
  wire \pc_reg[20]_i_11_n_0 ;
  wire \pc_reg[20]_i_12_n_0 ;
  wire \pc_reg[20]_i_13_n_0 ;
  wire \pc_reg[20]_i_14_n_0 ;
  wire \pc_reg[20]_i_15_n_0 ;
  wire \pc_reg[20]_i_16_n_0 ;
  wire \pc_reg[20]_i_9_n_0 ;
  wire \pc_reg[21]_i_10_n_0 ;
  wire \pc_reg[21]_i_11_n_0 ;
  wire \pc_reg[21]_i_12_n_0 ;
  wire \pc_reg[21]_i_13_n_0 ;
  wire \pc_reg[21]_i_14_n_0 ;
  wire \pc_reg[21]_i_15_n_0 ;
  wire \pc_reg[21]_i_16_n_0 ;
  wire \pc_reg[21]_i_9_n_0 ;
  wire \pc_reg[22]_i_10_n_0 ;
  wire \pc_reg[22]_i_11_n_0 ;
  wire \pc_reg[22]_i_12_n_0 ;
  wire \pc_reg[22]_i_13_n_0 ;
  wire \pc_reg[22]_i_14_n_0 ;
  wire \pc_reg[22]_i_15_n_0 ;
  wire \pc_reg[22]_i_16_n_0 ;
  wire \pc_reg[22]_i_9_n_0 ;
  wire \pc_reg[23]_i_10_n_0 ;
  wire \pc_reg[23]_i_11_n_0 ;
  wire \pc_reg[23]_i_12_n_0 ;
  wire \pc_reg[23]_i_13_n_0 ;
  wire \pc_reg[23]_i_14_n_0 ;
  wire \pc_reg[23]_i_15_n_0 ;
  wire \pc_reg[23]_i_16_n_0 ;
  wire \pc_reg[23]_i_9_n_0 ;
  wire \pc_reg[24]_i_10_n_0 ;
  wire \pc_reg[24]_i_11_n_0 ;
  wire \pc_reg[24]_i_12_n_0 ;
  wire \pc_reg[24]_i_13_n_0 ;
  wire \pc_reg[24]_i_14_n_0 ;
  wire \pc_reg[24]_i_15_n_0 ;
  wire \pc_reg[24]_i_16_n_0 ;
  wire \pc_reg[24]_i_9_n_0 ;
  wire \pc_reg[25]_i_10_n_0 ;
  wire \pc_reg[25]_i_11_n_0 ;
  wire \pc_reg[25]_i_12_n_0 ;
  wire \pc_reg[25]_i_13_n_0 ;
  wire \pc_reg[25]_i_14_n_0 ;
  wire \pc_reg[25]_i_15_n_0 ;
  wire \pc_reg[25]_i_16_n_0 ;
  wire \pc_reg[25]_i_9_n_0 ;
  wire \pc_reg[26]_i_10_n_0 ;
  wire \pc_reg[26]_i_11_n_0 ;
  wire \pc_reg[26]_i_12_n_0 ;
  wire \pc_reg[26]_i_13_n_0 ;
  wire \pc_reg[26]_i_14_n_0 ;
  wire \pc_reg[26]_i_15_n_0 ;
  wire \pc_reg[26]_i_16_n_0 ;
  wire \pc_reg[26]_i_9_n_0 ;
  wire \pc_reg[27]_i_10_n_0 ;
  wire \pc_reg[27]_i_11_n_0 ;
  wire \pc_reg[27]_i_12_n_0 ;
  wire \pc_reg[27]_i_13_n_0 ;
  wire \pc_reg[27]_i_14_n_0 ;
  wire \pc_reg[27]_i_15_n_0 ;
  wire \pc_reg[27]_i_16_n_0 ;
  wire \pc_reg[27]_i_9_n_0 ;
  wire \pc_reg[28]_i_10_n_0 ;
  wire \pc_reg[28]_i_11_n_0 ;
  wire \pc_reg[28]_i_12_n_0 ;
  wire \pc_reg[28]_i_13_n_0 ;
  wire \pc_reg[28]_i_14_n_0 ;
  wire \pc_reg[28]_i_15_n_0 ;
  wire \pc_reg[28]_i_8_n_0 ;
  wire \pc_reg[28]_i_9_n_0 ;
  wire \pc_reg[29]_i_10_n_0 ;
  wire \pc_reg[29]_i_11_n_0 ;
  wire \pc_reg[29]_i_12_n_0 ;
  wire \pc_reg[29]_i_13_n_0 ;
  wire \pc_reg[29]_i_14_n_0 ;
  wire \pc_reg[29]_i_15_n_0 ;
  wire \pc_reg[29]_i_8_n_0 ;
  wire \pc_reg[29]_i_9_n_0 ;
  wire \pc_reg[2]_i_10_n_0 ;
  wire \pc_reg[2]_i_11_n_0 ;
  wire \pc_reg[2]_i_12_n_0 ;
  wire \pc_reg[2]_i_13_n_0 ;
  wire \pc_reg[2]_i_14_n_0 ;
  wire \pc_reg[2]_i_15_n_0 ;
  wire \pc_reg[2]_i_16_n_0 ;
  wire \pc_reg[2]_i_9_n_0 ;
  wire \pc_reg[30]_i_10_n_0 ;
  wire \pc_reg[30]_i_11_n_0 ;
  wire \pc_reg[30]_i_12_n_0 ;
  wire \pc_reg[30]_i_13_n_0 ;
  wire \pc_reg[30]_i_14_n_0 ;
  wire \pc_reg[30]_i_15_n_0 ;
  wire \pc_reg[30]_i_8_n_0 ;
  wire \pc_reg[30]_i_9_n_0 ;
  wire \pc_reg[31]_i_10_n_0 ;
  wire \pc_reg[31]_i_11_n_0 ;
  wire \pc_reg[31]_i_12_n_0 ;
  wire \pc_reg[31]_i_13_n_0 ;
  wire \pc_reg[31]_i_14_n_0 ;
  wire \pc_reg[31]_i_15_n_0 ;
  wire \pc_reg[31]_i_16_n_0 ;
  wire \pc_reg[31]_i_17_n_0 ;
  wire \pc_reg[3]_i_10_n_0 ;
  wire \pc_reg[3]_i_11_n_0 ;
  wire \pc_reg[3]_i_12_n_0 ;
  wire \pc_reg[3]_i_13_n_0 ;
  wire \pc_reg[3]_i_14_n_0 ;
  wire \pc_reg[3]_i_15_n_0 ;
  wire \pc_reg[3]_i_16_n_0 ;
  wire \pc_reg[3]_i_9_n_0 ;
  wire \pc_reg[4]_i_10_n_0 ;
  wire \pc_reg[4]_i_11_n_0 ;
  wire \pc_reg[4]_i_12_n_0 ;
  wire \pc_reg[4]_i_13_n_0 ;
  wire \pc_reg[4]_i_14_n_0 ;
  wire \pc_reg[4]_i_15_n_0 ;
  wire \pc_reg[4]_i_16_n_0 ;
  wire \pc_reg[4]_i_9_n_0 ;
  wire \pc_reg[5]_i_10_n_0 ;
  wire \pc_reg[5]_i_11_n_0 ;
  wire \pc_reg[5]_i_12_n_0 ;
  wire \pc_reg[5]_i_13_n_0 ;
  wire \pc_reg[5]_i_14_n_0 ;
  wire \pc_reg[5]_i_15_n_0 ;
  wire \pc_reg[5]_i_16_n_0 ;
  wire \pc_reg[5]_i_9_n_0 ;
  wire \pc_reg[6]_i_10_n_0 ;
  wire \pc_reg[6]_i_11_n_0 ;
  wire \pc_reg[6]_i_12_n_0 ;
  wire \pc_reg[6]_i_13_n_0 ;
  wire \pc_reg[6]_i_14_n_0 ;
  wire \pc_reg[6]_i_15_n_0 ;
  wire \pc_reg[6]_i_16_n_0 ;
  wire \pc_reg[6]_i_9_n_0 ;
  wire \pc_reg[7]_i_10_n_0 ;
  wire \pc_reg[7]_i_11_n_0 ;
  wire \pc_reg[7]_i_12_n_0 ;
  wire \pc_reg[7]_i_13_n_0 ;
  wire \pc_reg[7]_i_14_n_0 ;
  wire \pc_reg[7]_i_15_n_0 ;
  wire \pc_reg[7]_i_16_n_0 ;
  wire \pc_reg[7]_i_9_n_0 ;
  wire \pc_reg[8]_i_10_n_0 ;
  wire \pc_reg[8]_i_11_n_0 ;
  wire \pc_reg[8]_i_12_n_0 ;
  wire \pc_reg[8]_i_13_n_0 ;
  wire \pc_reg[8]_i_14_n_0 ;
  wire \pc_reg[8]_i_15_n_0 ;
  wire \pc_reg[8]_i_16_n_0 ;
  wire \pc_reg[8]_i_9_n_0 ;
  wire \pc_reg[9]_i_10_n_0 ;
  wire \pc_reg[9]_i_11_n_0 ;
  wire \pc_reg[9]_i_12_n_0 ;
  wire \pc_reg[9]_i_13_n_0 ;
  wire \pc_reg[9]_i_14_n_0 ;
  wire \pc_reg[9]_i_15_n_0 ;
  wire \pc_reg[9]_i_16_n_0 ;
  wire \pc_reg[9]_i_9_n_0 ;
  wire \pc_reg_reg[0]_i_3_n_0 ;
  wire \pc_reg_reg[0]_i_4_n_0 ;
  wire \pc_reg_reg[0]_i_5_n_0 ;
  wire \pc_reg_reg[0]_i_6_n_0 ;
  wire \pc_reg_reg[10] ;
  wire \pc_reg_reg[10]_0 ;
  wire \pc_reg_reg[10]_i_7_n_0 ;
  wire \pc_reg_reg[10]_i_8_n_0 ;
  wire \pc_reg_reg[11] ;
  wire \pc_reg_reg[11]_0 ;
  wire \pc_reg_reg[11]_i_7_n_0 ;
  wire \pc_reg_reg[11]_i_8_n_0 ;
  wire \pc_reg_reg[12] ;
  wire \pc_reg_reg[12]_0 ;
  wire \pc_reg_reg[12]_i_7_n_0 ;
  wire \pc_reg_reg[12]_i_8_n_0 ;
  wire \pc_reg_reg[13] ;
  wire \pc_reg_reg[13]_0 ;
  wire \pc_reg_reg[13]_i_7_n_0 ;
  wire \pc_reg_reg[13]_i_8_n_0 ;
  wire \pc_reg_reg[14] ;
  wire \pc_reg_reg[14]_0 ;
  wire \pc_reg_reg[14]_i_7_n_0 ;
  wire \pc_reg_reg[14]_i_8_n_0 ;
  wire \pc_reg_reg[15] ;
  wire \pc_reg_reg[15]_0 ;
  wire \pc_reg_reg[15]_i_7_n_0 ;
  wire \pc_reg_reg[15]_i_8_n_0 ;
  wire \pc_reg_reg[16] ;
  wire \pc_reg_reg[16]_0 ;
  wire \pc_reg_reg[16]_i_7_n_0 ;
  wire \pc_reg_reg[16]_i_8_n_0 ;
  wire \pc_reg_reg[17] ;
  wire \pc_reg_reg[17]_0 ;
  wire \pc_reg_reg[17]_i_7_n_0 ;
  wire \pc_reg_reg[17]_i_8_n_0 ;
  wire \pc_reg_reg[18] ;
  wire \pc_reg_reg[18]_0 ;
  wire \pc_reg_reg[18]_i_7_n_0 ;
  wire \pc_reg_reg[18]_i_8_n_0 ;
  wire \pc_reg_reg[19] ;
  wire \pc_reg_reg[19]_0 ;
  wire \pc_reg_reg[19]_i_7_n_0 ;
  wire \pc_reg_reg[19]_i_8_n_0 ;
  wire \pc_reg_reg[1]_i_11_n_0 ;
  wire \pc_reg_reg[1]_i_6_n_0 ;
  wire \pc_reg_reg[1]_i_7_n_0 ;
  wire \pc_reg_reg[1]_i_9_n_0 ;
  wire \pc_reg_reg[20] ;
  wire \pc_reg_reg[20]_0 ;
  wire \pc_reg_reg[20]_i_7_n_0 ;
  wire \pc_reg_reg[20]_i_8_n_0 ;
  wire \pc_reg_reg[21] ;
  wire \pc_reg_reg[21]_0 ;
  wire \pc_reg_reg[21]_i_7_n_0 ;
  wire \pc_reg_reg[21]_i_8_n_0 ;
  wire \pc_reg_reg[22] ;
  wire \pc_reg_reg[22]_0 ;
  wire \pc_reg_reg[22]_i_7_n_0 ;
  wire \pc_reg_reg[22]_i_8_n_0 ;
  wire \pc_reg_reg[23] ;
  wire \pc_reg_reg[23]_0 ;
  wire \pc_reg_reg[23]_i_7_n_0 ;
  wire \pc_reg_reg[23]_i_8_n_0 ;
  wire \pc_reg_reg[24] ;
  wire \pc_reg_reg[24]_0 ;
  wire \pc_reg_reg[24]_i_7_n_0 ;
  wire \pc_reg_reg[24]_i_8_n_0 ;
  wire \pc_reg_reg[25] ;
  wire \pc_reg_reg[25]_0 ;
  wire \pc_reg_reg[25]_i_7_n_0 ;
  wire \pc_reg_reg[25]_i_8_n_0 ;
  wire \pc_reg_reg[26] ;
  wire \pc_reg_reg[26]_0 ;
  wire \pc_reg_reg[26]_i_7_n_0 ;
  wire \pc_reg_reg[26]_i_8_n_0 ;
  wire \pc_reg_reg[27] ;
  wire \pc_reg_reg[27]_0 ;
  wire \pc_reg_reg[27]_i_7_n_0 ;
  wire \pc_reg_reg[27]_i_8_n_0 ;
  wire \pc_reg_reg[28] ;
  wire \pc_reg_reg[28]_0 ;
  wire \pc_reg_reg[28]_i_6_n_0 ;
  wire \pc_reg_reg[28]_i_7_n_0 ;
  wire \pc_reg_reg[29] ;
  wire \pc_reg_reg[29]_0 ;
  wire \pc_reg_reg[29]_i_6_n_0 ;
  wire \pc_reg_reg[29]_i_7_n_0 ;
  wire \pc_reg_reg[2]_i_5_n_0 ;
  wire \pc_reg_reg[2]_i_6_n_0 ;
  wire \pc_reg_reg[2]_i_7_n_0 ;
  wire \pc_reg_reg[2]_i_8_n_0 ;
  wire \pc_reg_reg[30] ;
  wire \pc_reg_reg[30]_0 ;
  wire \pc_reg_reg[30]_i_6_n_0 ;
  wire \pc_reg_reg[30]_i_7_n_0 ;
  wire \pc_reg_reg[31] ;
  wire \pc_reg_reg[31]_0 ;
  wire \pc_reg_reg[31]_i_8_n_0 ;
  wire \pc_reg_reg[31]_i_9_n_0 ;
  wire \pc_reg_reg[3]_i_5_n_0 ;
  wire \pc_reg_reg[3]_i_6_n_0 ;
  wire \pc_reg_reg[3]_i_7_n_0 ;
  wire \pc_reg_reg[3]_i_8_n_0 ;
  wire \pc_reg_reg[4]_i_5_n_0 ;
  wire \pc_reg_reg[4]_i_6_n_0 ;
  wire \pc_reg_reg[4]_i_7_n_0 ;
  wire \pc_reg_reg[4]_i_8_n_0 ;
  wire \pc_reg_reg[5] ;
  wire \pc_reg_reg[5]_0 ;
  wire \pc_reg_reg[5]_i_7_n_0 ;
  wire \pc_reg_reg[5]_i_8_n_0 ;
  wire \pc_reg_reg[6] ;
  wire \pc_reg_reg[6]_0 ;
  wire \pc_reg_reg[6]_i_7_n_0 ;
  wire \pc_reg_reg[6]_i_8_n_0 ;
  wire \pc_reg_reg[7] ;
  wire \pc_reg_reg[7]_0 ;
  wire \pc_reg_reg[7]_i_7_n_0 ;
  wire \pc_reg_reg[7]_i_8_n_0 ;
  wire \pc_reg_reg[8] ;
  wire \pc_reg_reg[8]_0 ;
  wire \pc_reg_reg[8]_i_7_n_0 ;
  wire \pc_reg_reg[8]_i_8_n_0 ;
  wire \pc_reg_reg[9] ;
  wire \pc_reg_reg[9]_0 ;
  wire \pc_reg_reg[9]_i_7_n_0 ;
  wire \pc_reg_reg[9]_i_8_n_0 ;
  wire reset_IBUF;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \array_reg[31][21]_i_35 
       (.I0(\array_reg_reg[31][21]_1 ),
        .I1(\array_reg[31][21]_i_42_n_0 ),
        .I2(MUX_A_out[0]),
        .I3(\array_reg_reg[31][6]_1 ),
        .I4(MUX_A_out[1]),
        .I5(\array_reg[31][21]_i_43_n_0 ),
        .O(\array_reg_reg[31][21]_0 ));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    \array_reg[31][21]_i_42 
       (.I0(\array_reg_reg[31][21]_i_44_n_0 ),
        .I1(\array_reg_reg[31][16]_0 ),
        .I2(\array_reg_reg[31][21]_i_45_n_0 ),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][15]_0 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg[31][21]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    \array_reg[31][21]_i_43 
       (.I0(\array_reg_reg[31][21]_i_46_n_0 ),
        .I1(\array_reg_reg[31][31]_0 ),
        .I2(\array_reg_reg[31][21]_i_47_n_0 ),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][29]_0 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg[31][21]_i_43_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][0] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[0][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][10] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[0][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][11] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[0][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][12] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[0][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][13] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[0][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][14] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[0][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][15] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[0][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][16] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[0][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][17] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[0][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][18] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[0][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][19] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[0][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][1] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[0][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][20] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[0][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][21] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[0][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][22] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[0][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][23] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[0][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][24] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[0][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][25] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[0][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][26] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[0][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][27] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[0][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][28] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[0][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][29] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[0][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][2] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[0][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][30] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[0][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][31] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[0][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][3] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[0][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][4] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[0][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][5] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[0][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][6] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[0][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][7] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[0][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][8] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[0][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[0][9] 
       (.C(CLK),
        .CE(1'b0),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[0][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[10][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[10][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[10][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[10][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[10][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[10][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[10][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[10][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[10][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[10][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[10][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[10][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[10][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[10][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[10][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[10][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[10][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[10][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[10][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[10][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[10][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[10][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[10][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[10][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[10][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[10][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[10][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[10][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[10][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[10][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[10][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[10][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_19 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[10][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[11][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[11][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[11][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[11][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[11][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[11][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[11][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[11][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[11][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[11][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[11][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[11][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[11][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[11][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[11][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[11][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[11][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[11][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[11][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[11][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[11][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[11][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[11][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[11][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[11][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[11][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[11][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[11][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[11][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[11][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[11][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[11][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_18 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[11][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[12][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[12][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[12][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[12][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[12][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[12][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[12][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[12][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[12][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[12][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[12][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[12][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[12][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[12][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[12][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[12][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[12][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[12][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[12][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[12][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[12][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[12][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[12][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[12][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[12][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[12][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[12][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[12][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[12][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[12][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[12][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[12][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_17 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[12][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[13][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[13][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[13][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[13][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[13][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[13][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[13][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[13][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[13][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[13][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[13][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[13][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[13][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[13][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[13][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[13][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[13][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[13][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[13][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[13][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[13][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[13][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[13][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[13][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[13][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[13][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[13][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[13][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[13][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[13][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[13][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[13][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_16 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[13][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[14][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[14][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[14][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[14][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[14][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[14][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[14][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[14][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[14][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[14][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[14][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[14][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[14][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[14][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[14][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[14][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[14][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[14][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[14][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[14][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[14][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[14][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[14][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[14][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[14][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[14][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[14][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[14][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[14][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[14][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[14][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[14][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_15 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[14][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[15][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[15][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[15][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[15][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[15][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[15][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[15][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[15][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[15][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[15][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[15][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[15][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[15][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[15][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[15][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[15][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[15][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[15][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[15][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[15][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[15][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[15][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[15][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[15][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[15][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[15][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[15][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[15][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[15][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[15][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[15][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[15][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_14 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[15][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[16][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[16][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[16][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[16][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[16][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[16][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[16][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[16][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[16][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[16][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[16][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[16][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[16][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[16][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[16][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[16][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[16][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[16][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[16][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[16][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[16][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[16][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[16][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[16][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[16][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[16][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[16][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[16][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[16][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[16][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[16][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[16][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_13 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[16][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[17][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[17][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[17][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[17][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[17][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[17][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[17][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[17][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[17][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[17][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[17][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[17][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[17][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[17][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[17][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[17][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[17][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[17][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[17][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[17][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[17][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[17][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[17][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[17][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[17][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[17][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[17][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[17][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[17][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[17][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[17][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[17][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_12 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[17][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[18][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[18][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[18][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[18][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[18][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[18][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[18][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[18][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[18][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[18][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[18][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[18][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[18][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[18][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[18][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[18][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[18][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[18][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[18][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[18][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[18][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[18][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[18][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[18][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[18][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[18][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[18][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[18][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[18][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[18][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[18][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[18][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_11 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[18][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[19][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[19][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[19][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[19][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[19][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[19][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[19][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[19][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[19][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[19][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[19][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[19][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[19][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[19][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[19][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[19][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[19][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[19][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[19][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[19][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[19][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[19][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[19][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[19][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[19][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[19][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[19][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[19][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[19][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[19][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[19][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[19][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_10 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[19][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[1][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[1][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[1][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[1][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[1][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[1][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[1][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[1][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[1][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[1][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[1][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[1][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[1][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[1][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[1][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[1][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[1][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[1][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[1][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[1][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[1][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[1][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[1][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[1][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[1][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[1][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[1][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[1][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[1][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[1][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[1][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[1][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_28 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[1][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[20][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[20][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[20][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[20][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[20][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[20][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[20][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[20][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[20][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[20][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[20][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[20][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[20][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[20][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[20][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[20][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[20][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[20][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[20][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[20][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[20][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[20][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[20][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[20][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[20][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[20][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[20][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[20][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[20][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[20][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[20][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[20][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_9 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[20][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[21][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[21][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[21][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[21][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[21][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[21][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[21][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[21][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[21][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[21][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[21][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[21][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[21][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[21][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[21][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[21][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[21][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[21][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[21][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[21][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[21][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[21][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[21][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[21][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[21][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[21][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[21][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[21][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[21][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[21][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[21][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[21][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_8 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[21][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[22][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[22][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[22][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[22][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[22][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[22][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[22][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[22][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[22][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[22][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[22][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[22][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[22][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[22][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[22][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[22][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[22][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[22][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[22][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[22][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[22][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[22][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[22][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[22][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[22][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[22][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[22][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[22][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[22][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[22][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[22][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[22][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_7 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[22][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[23][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[23][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[23][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[23][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[23][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[23][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[23][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[23][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[23][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[23][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[23][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[23][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[23][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[23][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[23][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[23][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[23][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[23][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[23][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[23][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[23][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[23][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[23][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[23][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[23][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[23][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[23][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[23][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[23][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[23][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[23][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[23][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_6 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[23][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[24][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[24][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[24][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[24][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[24][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[24][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[24][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[24][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[24][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[24][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[24][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[24][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[24][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[24][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[24][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[24][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[24][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[24][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[24][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[24][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[24][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[24][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[24][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[24][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[24][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[24][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[24][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[24][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[24][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[24][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[24][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[24][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_5 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[24][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[25][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[25][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[25][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[25][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[25][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[25][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[25][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[25][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[25][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[25][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[25][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[25][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[25][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[25][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[25][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[25][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[25][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[25][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[25][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[25][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[25][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[25][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[25][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[25][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[25][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[25][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[25][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[25][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[25][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[25][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[25][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[25][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_4 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[25][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[26][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[26][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[26][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[26][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[26][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[26][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[26][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[26][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[26][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[26][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[26][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[26][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[26][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[26][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[26][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[26][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[26][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[26][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[26][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[26][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[26][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[26][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[26][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[26][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[26][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[26][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[26][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[26][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[26][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[26][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[26][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[26][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_3 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[26][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[27][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[27][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[27][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[27][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[27][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[27][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[27][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[27][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[27][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[27][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[27][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[27][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[27][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[27][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[27][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[27][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[27][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[27][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[27][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[27][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[27][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[27][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[27][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[27][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[27][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[27][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[27][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[27][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[27][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[27][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[27][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[27][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_2 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[27][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[28][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[28][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[28][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[28][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[28][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[28][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[28][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[28][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[28][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[28][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[28][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[28][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[28][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[28][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[28][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[28][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[28][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[28][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[28][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[28][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[28][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[28][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[28][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[28][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[28][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[28][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[28][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[28][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[28][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[28][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[28][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[28][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_1 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[28][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[29][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[29][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[29][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[29][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[29][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[29][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[29][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[29][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[29][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[29][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[29][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[29][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[29][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[29][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[29][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[29][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[29][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[29][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[29][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[29][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[29][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[29][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[29][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[29][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[29][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[29][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[29][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[29][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[29][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[29][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[29][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[29][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_0 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[29][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[2][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[2][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[2][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[2][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[2][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[2][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[2][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[2][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[2][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[2][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[2][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[2][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[2][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[2][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[2][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[2][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[2][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[2][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[2][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[2][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[2][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[2][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[2][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[2][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[2][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[2][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[2][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[2][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[2][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[2][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[2][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[2][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_27 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[2][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[30][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[30][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[30][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[30][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[30][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[30][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[30][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[30][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[30][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[30][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[30][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[30][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[30][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[30][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[30][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[30][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[30][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[30][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[30][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[30][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[30][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[30][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[30][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[30][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[30][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[30][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[30][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[30][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[30][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[30][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[30][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[30][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26] ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[30][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][0] 
       (.C(CLK),
        .CE(E),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[31][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][10] 
       (.C(CLK),
        .CE(E),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[31][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][11] 
       (.C(CLK),
        .CE(E),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[31][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][12] 
       (.C(CLK),
        .CE(E),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[31][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][13] 
       (.C(CLK),
        .CE(E),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[31][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][14] 
       (.C(CLK),
        .CE(E),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[31][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][15] 
       (.C(CLK),
        .CE(E),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[31][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][16] 
       (.C(CLK),
        .CE(E),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[31][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][17] 
       (.C(CLK),
        .CE(E),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[31][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][18] 
       (.C(CLK),
        .CE(E),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[31][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][19] 
       (.C(CLK),
        .CE(E),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[31][19] ),
        .R(reset_IBUF));
  MUXF8 \array_reg_reg[31][19]_i_20 
       (.I0(\pc_reg_reg[19]_i_8_n_0 ),
        .I1(\pc_reg_reg[19]_i_7_n_0 ),
        .O(\array_reg_reg[31][19]_0 ),
        .S(RsC[3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][1] 
       (.C(CLK),
        .CE(E),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[31][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][20] 
       (.C(CLK),
        .CE(E),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[31][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][21] 
       (.C(CLK),
        .CE(E),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[31][21] ),
        .R(reset_IBUF));
  MUXF8 \array_reg_reg[31][21]_i_44 
       (.I0(\pc_reg_reg[16]_0 ),
        .I1(\pc_reg_reg[16] ),
        .O(\array_reg_reg[31][21]_i_44_n_0 ),
        .S(RsC[3]));
  MUXF8 \array_reg_reg[31][21]_i_45 
       (.I0(\pc_reg_reg[15]_0 ),
        .I1(\pc_reg_reg[15] ),
        .O(\array_reg_reg[31][21]_i_45_n_0 ),
        .S(RsC[3]));
  MUXF8 \array_reg_reg[31][21]_i_46 
       (.I0(\pc_reg_reg[31]_0 ),
        .I1(\pc_reg_reg[31] ),
        .O(\array_reg_reg[31][21]_i_46_n_0 ),
        .S(RsC[3]));
  MUXF8 \array_reg_reg[31][21]_i_47 
       (.I0(\pc_reg_reg[29]_0 ),
        .I1(\pc_reg_reg[29] ),
        .O(\array_reg_reg[31][21]_i_47_n_0 ),
        .S(RsC[3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][22] 
       (.C(CLK),
        .CE(E),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[31][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][23] 
       (.C(CLK),
        .CE(E),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[31][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][24] 
       (.C(CLK),
        .CE(E),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[31][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][25] 
       (.C(CLK),
        .CE(E),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[31][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][26] 
       (.C(CLK),
        .CE(E),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[31][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][27] 
       (.C(CLK),
        .CE(E),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[31][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][28] 
       (.C(CLK),
        .CE(E),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[31][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][29] 
       (.C(CLK),
        .CE(E),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[31][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][2] 
       (.C(CLK),
        .CE(E),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[31][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][30] 
       (.C(CLK),
        .CE(E),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[31][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][31] 
       (.C(CLK),
        .CE(E),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[31][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][3] 
       (.C(CLK),
        .CE(E),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[31][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][4] 
       (.C(CLK),
        .CE(E),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[31][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][5] 
       (.C(CLK),
        .CE(E),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[31][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][6] 
       (.C(CLK),
        .CE(E),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[31][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][7] 
       (.C(CLK),
        .CE(E),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[31][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][8] 
       (.C(CLK),
        .CE(E),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[31][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[31][9] 
       (.C(CLK),
        .CE(E),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[31][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[3][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[3][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[3][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[3][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[3][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[3][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[3][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[3][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[3][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[3][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[3][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[3][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[3][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[3][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[3][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[3][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[3][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[3][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[3][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[3][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[3][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[3][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[3][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[3][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[3][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[3][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[3][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[3][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[3][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[3][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[3][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[3][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_26 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[3][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[4][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[4][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[4][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[4][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[4][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[4][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[4][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[4][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[4][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[4][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[4][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[4][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[4][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[4][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[4][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[4][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[4][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[4][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[4][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[4][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[4][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[4][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[4][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[4][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[4][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[4][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[4][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[4][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[4][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[4][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[4][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[4][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_25 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[4][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[5][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[5][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[5][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[5][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[5][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[5][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[5][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[5][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[5][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[5][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[5][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[5][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[5][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[5][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[5][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[5][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[5][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[5][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[5][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[5][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[5][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[5][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[5][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[5][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[5][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[5][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[5][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[5][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[5][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[5][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[5][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[5][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_24 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[5][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[6][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[6][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[6][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[6][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[6][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[6][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[6][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[6][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[6][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[6][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[6][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[6][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[6][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[6][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[6][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[6][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[6][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[6][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[6][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[6][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[6][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[6][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[6][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[6][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[6][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[6][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[6][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[6][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[6][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[6][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[6][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[6][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_23 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[6][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[7][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[7][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[7][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[7][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[7][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[7][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[7][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[7][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[7][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[7][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[7][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[7][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[7][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[7][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[7][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[7][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[7][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[7][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[7][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[7][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[7][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[7][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[7][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[7][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[7][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[7][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[7][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[7][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[7][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[7][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[7][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[7][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_22 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[7][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[8][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[8][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[8][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[8][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[8][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[8][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[8][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[8][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[8][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[8][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[8][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[8][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[8][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[8][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[8][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[8][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[8][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[8][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[8][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[8][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[8][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[8][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[8][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[8][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[8][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[8][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[8][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[8][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[8][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[8][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[8][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[8][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_21 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[8][9] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][0] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[0]),
        .Q(\array_reg_reg_n_0_[9][0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][10] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[10]),
        .Q(\array_reg_reg_n_0_[9][10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][11] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[11]),
        .Q(\array_reg_reg_n_0_[9][11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][12] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[12]),
        .Q(\array_reg_reg_n_0_[9][12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][13] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[13]),
        .Q(\array_reg_reg_n_0_[9][13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][14] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[14]),
        .Q(\array_reg_reg_n_0_[9][14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][15] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[15]),
        .Q(\array_reg_reg_n_0_[9][15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][16] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[16]),
        .Q(\array_reg_reg_n_0_[9][16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][17] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[17]),
        .Q(\array_reg_reg_n_0_[9][17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][18] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[18]),
        .Q(\array_reg_reg_n_0_[9][18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][19] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[19]),
        .Q(\array_reg_reg_n_0_[9][19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][1] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[1]),
        .Q(\array_reg_reg_n_0_[9][1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][20] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[20]),
        .Q(\array_reg_reg_n_0_[9][20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][21] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[21]),
        .Q(\array_reg_reg_n_0_[9][21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][22] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[22]),
        .Q(\array_reg_reg_n_0_[9][22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][23] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[23]),
        .Q(\array_reg_reg_n_0_[9][23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][24] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[24]),
        .Q(\array_reg_reg_n_0_[9][24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][25] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[25]),
        .Q(\array_reg_reg_n_0_[9][25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][26] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[26]),
        .Q(\array_reg_reg_n_0_[9][26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][27] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[27]),
        .Q(\array_reg_reg_n_0_[9][27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][28] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[28]),
        .Q(\array_reg_reg_n_0_[9][28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][29] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[29]),
        .Q(\array_reg_reg_n_0_[9][29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][2] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[2]),
        .Q(\array_reg_reg_n_0_[9][2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][30] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[30]),
        .Q(\array_reg_reg_n_0_[9][30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][31] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[31]),
        .Q(\array_reg_reg_n_0_[9][31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][3] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[3]),
        .Q(\array_reg_reg_n_0_[9][3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][4] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[4]),
        .Q(\array_reg_reg_n_0_[9][4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][5] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[5]),
        .Q(\array_reg_reg_n_0_[9][5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][6] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[6]),
        .Q(\array_reg_reg_n_0_[9][6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][7] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[7]),
        .Q(\array_reg_reg_n_0_[9][7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][8] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[8]),
        .Q(\array_reg_reg_n_0_[9][8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \array_reg_reg[9][9] 
       (.C(CLK),
        .CE(\bbstub_spo[26]_20 ),
        .D(D[9]),
        .Q(\array_reg_reg_n_0_[9][9] ),
        .R(reset_IBUF));
  MUXF7 dmem_reg_0_31_0_0_i_10
       (.I0(dmem_reg_0_31_0_0_i_40_n_0),
        .I1(dmem_reg_0_31_0_0_i_41_n_0),
        .O(dmem_reg_0_31_0_0_i_10_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_0_0_i_12
       (.I0(dmem_reg_0_31_0_0_i_43_n_0),
        .I1(dmem_reg_0_31_0_0_i_44_n_0),
        .O(dmem_reg_0_31_0_0_i_12_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    dmem_reg_0_31_0_0_i_138
       (.I0(dmem_reg_0_31_0_0_i_258_n_0),
        .I1(\array_reg_reg[31][6]_2 ),
        .I2(dmem_reg_0_31_0_0_i_260_n_0),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][20]_0 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg_reg[31][6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    dmem_reg_0_31_0_0_i_139
       (.I0(RF_Rs_out[12]),
        .I1(RF_Rs_out[5]),
        .I2(\bbstub_spo[3] ),
        .O(\array_reg_reg[31][6]_4 ));
  MUXF7 dmem_reg_0_31_0_0_i_14
       (.I0(dmem_reg_0_31_0_0_i_45_n_0),
        .I1(dmem_reg_0_31_0_0_i_46_n_0),
        .O(dmem_reg_0_31_0_0_i_14_n_0),
        .S(RtC[2]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dmem_reg_0_31_0_0_i_140
       (.I0(RF_Rs_out[15]),
        .I1(RF_Rs_out[16]),
        .I2(\bbstub_spo[3] ),
        .I3(RF_Rs_out[19]),
        .I4(RF_Rs_out[28]),
        .O(\array_reg_reg[31][6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_2
       (.I0(dmem_reg_0_31_0_0_i_9_n_0),
        .I1(dmem_reg_0_31_0_0_i_10_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_0_0_i_12_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_0_0_i_14_n_0),
        .O(DMEM_data_in[0]));
  MUXF8 dmem_reg_0_31_0_0_i_202
       (.I0(dmem_reg_0_31_2_2_i_3_n_0),
        .I1(dmem_reg_0_31_2_2_i_2_n_0),
        .O(\array_reg_reg[31][18]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_203
       (.I0(dmem_reg_0_31_2_2_i_5_n_0),
        .I1(dmem_reg_0_31_2_2_i_4_n_0),
        .O(\array_reg_reg[31][18]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_210
       (.I0(\pc_reg_reg[5]_i_8_n_0 ),
        .I1(\pc_reg_reg[5]_i_7_n_0 ),
        .O(\array_reg_reg[31][0]_0 ),
        .S(RsC[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dmem_reg_0_31_0_0_i_217
       (.I0(dmem_reg_0_31_0_0_i_336_n_0),
        .I1(dmem_reg_0_31_0_0_i_337_n_0),
        .I2(\array_reg_reg[31][6]_0 ),
        .I3(\array_reg_reg[31][7]_1 ),
        .I4(dmem_reg_0_31_0_0_i_339_n_0),
        .I5(dmem_reg_0_31_0_0_i_340_n_0),
        .O(\array_reg_reg[31][7]_0 ));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    dmem_reg_0_31_0_0_i_256
       (.I0(dmem_reg_0_31_0_0_i_375_n_0),
        .I1(\array_reg_reg[31][8]_0 ),
        .I2(dmem_reg_0_31_0_0_i_377_n_0),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][6]_3 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg_reg[31][21]_4 ));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    dmem_reg_0_31_0_0_i_257
       (.I0(dmem_reg_0_31_0_0_i_378_n_0),
        .I1(\array_reg_reg[31][24]_0 ),
        .I2(dmem_reg_0_31_0_0_i_380_n_0),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][10]_0 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg_reg[31][21]_5 ));
  MUXF8 dmem_reg_0_31_0_0_i_258
       (.I0(\pc_reg_reg[27]_0 ),
        .I1(\pc_reg_reg[27] ),
        .O(dmem_reg_0_31_0_0_i_258_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_259
       (.I0(\pc_reg_reg[27]_i_8_n_0 ),
        .I1(\pc_reg_reg[27]_i_7_n_0 ),
        .O(\array_reg_reg[31][6]_2 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_260
       (.I0(\pc_reg_reg[20]_0 ),
        .I1(\pc_reg_reg[20] ),
        .O(dmem_reg_0_31_0_0_i_260_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_261
       (.I0(\pc_reg_reg[20]_i_8_n_0 ),
        .I1(\pc_reg_reg[20]_i_7_n_0 ),
        .O(\array_reg_reg[31][20]_0 ),
        .S(RsC[3]));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    dmem_reg_0_31_0_0_i_266
       (.I0(dmem_reg_0_31_0_0_i_386_n_0),
        .I1(\array_reg_reg[31][14]_0 ),
        .I2(dmem_reg_0_31_0_0_i_388_n_0),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][13]_0 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg_reg[31][21]_2 ));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    dmem_reg_0_31_0_0_i_267
       (.I0(dmem_reg_0_31_0_0_i_390_n_0),
        .I1(\array_reg_reg[31][18]_0 ),
        .I2(dmem_reg_0_31_0_0_i_392_n_0),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][17]_0 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg_reg[31][21]_3 ));
  MUXF8 dmem_reg_0_31_0_0_i_289
       (.I0(dmem_reg_0_31_3_3_i_3_n_0),
        .I1(dmem_reg_0_31_3_3_i_2_n_0),
        .O(\array_reg_reg[31][19]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_290
       (.I0(dmem_reg_0_31_3_3_i_5_n_0),
        .I1(dmem_reg_0_31_3_3_i_4_n_0),
        .O(\array_reg_reg[31][19]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_292
       (.I0(dmem_reg_0_31_4_4_i_3_n_0),
        .I1(dmem_reg_0_31_4_4_i_2_n_0),
        .O(\array_reg_reg[31][20]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_293
       (.I0(dmem_reg_0_31_4_4_i_5_n_0),
        .I1(dmem_reg_0_31_4_4_i_4_n_0),
        .O(\array_reg_reg[31][20]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_299
       (.I0(\pc_reg_reg[7]_i_8_n_0 ),
        .I1(\pc_reg_reg[7]_i_7_n_0 ),
        .O(\array_reg_reg[31][7]_2 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_300
       (.I0(\pc_reg_reg[6]_i_8_n_0 ),
        .I1(\pc_reg_reg[6]_i_7_n_0 ),
        .O(\array_reg_reg[31][6]_3 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_310
       (.I0(dmem_reg_0_31_5_5_i_3_n_0),
        .I1(dmem_reg_0_31_5_5_i_2_n_0),
        .O(\array_reg_reg[31][21]_8 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_311
       (.I0(dmem_reg_0_31_5_5_i_5_n_0),
        .I1(dmem_reg_0_31_5_5_i_4_n_0),
        .O(\array_reg_reg[31][21]_7 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_313
       (.I0(dmem_reg_0_31_6_6_i_3_n_0),
        .I1(dmem_reg_0_31_6_6_i_2_n_0),
        .O(\array_reg_reg[31][22]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_314
       (.I0(dmem_reg_0_31_6_6_i_5_n_0),
        .I1(dmem_reg_0_31_6_6_i_4_n_0),
        .O(\array_reg_reg[31][22]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_323
       (.I0(dmem_reg_0_31_0_0_i_10_n_0),
        .I1(dmem_reg_0_31_0_0_i_9_n_0),
        .O(\array_reg_reg[31][16]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_324
       (.I0(dmem_reg_0_31_0_0_i_14_n_0),
        .I1(dmem_reg_0_31_0_0_i_12_n_0),
        .O(\array_reg_reg[31][16]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_325
       (.I0(dmem_reg_0_31_1_1_i_3_n_0),
        .I1(dmem_reg_0_31_1_1_i_2_n_0),
        .O(\array_reg_reg[31][17]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_326
       (.I0(dmem_reg_0_31_1_1_i_5_n_0),
        .I1(dmem_reg_0_31_1_1_i_4_n_0),
        .O(\array_reg_reg[31][17]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_327
       (.I0(dmem_reg_0_31_31_31_i_3_n_0),
        .I1(dmem_reg_0_31_31_31_i_2_n_0),
        .O(\array_reg_reg[31][30]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_328
       (.I0(dmem_reg_0_31_31_31_i_5_n_0),
        .I1(dmem_reg_0_31_31_31_i_4_n_0),
        .O(\array_reg_reg[31][30]_3 ),
        .S(RtC[3]));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    dmem_reg_0_31_0_0_i_330
       (.I0(dmem_reg_0_31_0_0_i_401_n_0),
        .I1(\array_reg_reg[31][28]_0 ),
        .I2(dmem_reg_0_31_0_0_i_403_n_0),
        .I3(RsC[4]),
        .I4(\array_reg_reg[31][19]_0 ),
        .I5(\bbstub_spo[3] ),
        .O(\array_reg_reg[31][21]_1 ));
  MUXF8 dmem_reg_0_31_0_0_i_334
       (.I0(dmem_reg_0_31_25_25_i_3_n_0),
        .I1(dmem_reg_0_31_25_25_i_2_n_0),
        .O(\array_reg_reg[31][25]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_335
       (.I0(dmem_reg_0_31_25_25_i_5_n_0),
        .I1(dmem_reg_0_31_25_25_i_4_n_0),
        .O(\array_reg_reg[31][25]_1 ),
        .S(RtC[3]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dmem_reg_0_31_0_0_i_336
       (.I0(RF_Rs_out[17]),
        .I1(RF_Rs_out[18]),
        .I2(\bbstub_spo[3] ),
        .I3(RF_Rs_out[13]),
        .I4(RF_Rs_out[14]),
        .O(dmem_reg_0_31_0_0_i_336_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dmem_reg_0_31_0_0_i_337
       (.I0(RF_Rs_out[25]),
        .I1(RF_Rs_out[26]),
        .I2(\bbstub_spo[3] ),
        .I3(RF_Rs_out[21]),
        .I4(RF_Rs_out[22]),
        .O(dmem_reg_0_31_0_0_i_337_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dmem_reg_0_31_0_0_i_338
       (.I0(RF_Rs_out[20]),
        .I1(RF_Rs_out[27]),
        .I2(\bbstub_spo[3] ),
        .I3(RF_Rs_out[5]),
        .I4(RF_Rs_out[12]),
        .O(\array_reg_reg[31][7]_1 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dmem_reg_0_31_0_0_i_339
       (.I0(RF_Rs_out[7]),
        .I1(RF_Rs_out[23]),
        .I2(\bbstub_spo[3] ),
        .I3(RF_Rs_out[9]),
        .I4(RF_Rs_out[11]),
        .O(dmem_reg_0_31_0_0_i_339_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dmem_reg_0_31_0_0_i_340
       (.I0(RF_Rs_out[10]),
        .I1(RF_Rs_out[24]),
        .I2(\bbstub_spo[3] ),
        .I3(RF_Rs_out[6]),
        .I4(RF_Rs_out[8]),
        .O(dmem_reg_0_31_0_0_i_340_n_0));
  MUXF8 dmem_reg_0_31_0_0_i_341
       (.I0(dmem_reg_0_31_29_29_i_3_n_0),
        .I1(dmem_reg_0_31_29_29_i_2_n_0),
        .O(\array_reg_reg[31][29]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_342
       (.I0(dmem_reg_0_31_29_29_i_5_n_0),
        .I1(dmem_reg_0_31_29_29_i_4_n_0),
        .O(\array_reg_reg[31][29]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_343
       (.I0(dmem_reg_0_31_21_21_i_3_n_0),
        .I1(dmem_reg_0_31_21_21_i_2_n_0),
        .O(\array_reg_reg[31][21]_10 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_344
       (.I0(dmem_reg_0_31_21_21_i_5_n_0),
        .I1(dmem_reg_0_31_21_21_i_4_n_0),
        .O(\array_reg_reg[31][21]_9 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_345
       (.I0(dmem_reg_0_31_15_15_i_3_n_0),
        .I1(dmem_reg_0_31_15_15_i_2_n_0),
        .O(\array_reg_reg[31][31]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_346
       (.I0(dmem_reg_0_31_15_15_i_5_n_0),
        .I1(dmem_reg_0_31_15_15_i_4_n_0),
        .O(\array_reg_reg[31][31]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_347
       (.I0(dmem_reg_0_31_27_27_i_3_n_0),
        .I1(dmem_reg_0_31_27_27_i_2_n_0),
        .O(\array_reg_reg[31][27]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_348
       (.I0(dmem_reg_0_31_27_27_i_5_n_0),
        .I1(dmem_reg_0_31_27_27_i_4_n_0),
        .O(\array_reg_reg[31][27]_0 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_349
       (.I0(dmem_reg_0_31_24_24_i_3_n_0),
        .I1(dmem_reg_0_31_24_24_i_2_n_0),
        .O(\array_reg_reg[31][24]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_350
       (.I0(dmem_reg_0_31_24_24_i_5_n_0),
        .I1(dmem_reg_0_31_24_24_i_4_n_0),
        .O(\array_reg_reg[31][24]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_351
       (.I0(dmem_reg_0_31_12_12_i_3_n_0),
        .I1(dmem_reg_0_31_12_12_i_2_n_0),
        .O(\array_reg_reg[31][28]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_352
       (.I0(dmem_reg_0_31_12_12_i_5_n_0),
        .I1(dmem_reg_0_31_12_12_i_4_n_0),
        .O(\array_reg_reg[31][28]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_353
       (.I0(dmem_reg_0_31_28_28_i_3_n_0),
        .I1(dmem_reg_0_31_28_28_i_2_n_0),
        .O(\array_reg_reg[31][28]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_354
       (.I0(dmem_reg_0_31_28_28_i_5_n_0),
        .I1(dmem_reg_0_31_28_28_i_4_n_0),
        .O(\array_reg_reg[31][28]_3 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_355
       (.I0(dmem_reg_0_31_30_30_i_3_n_0),
        .I1(dmem_reg_0_31_30_30_i_2_n_0),
        .O(\array_reg_reg[31][30]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_356
       (.I0(dmem_reg_0_31_30_30_i_5_n_0),
        .I1(dmem_reg_0_31_30_30_i_4_n_0),
        .O(\array_reg_reg[31][30]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_357
       (.I0(dmem_reg_0_31_22_22_i_3_n_0),
        .I1(dmem_reg_0_31_22_22_i_2_n_0),
        .O(\array_reg_reg[31][22]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_358
       (.I0(dmem_reg_0_31_22_22_i_5_n_0),
        .I1(dmem_reg_0_31_22_22_i_4_n_0),
        .O(\array_reg_reg[31][22]_3 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_359
       (.I0(dmem_reg_0_31_26_26_i_3_n_0),
        .I1(dmem_reg_0_31_26_26_i_2_n_0),
        .O(\array_reg_reg[31][26]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_360
       (.I0(dmem_reg_0_31_26_26_i_5_n_0),
        .I1(dmem_reg_0_31_26_26_i_4_n_0),
        .O(\array_reg_reg[31][26]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_361
       (.I0(dmem_reg_0_31_17_17_i_3_n_0),
        .I1(dmem_reg_0_31_17_17_i_2_n_0),
        .O(\array_reg_reg[31][19]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_362
       (.I0(dmem_reg_0_31_17_17_i_5_n_0),
        .I1(dmem_reg_0_31_17_17_i_4_n_0),
        .O(\array_reg_reg[31][19]_3 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_363
       (.I0(dmem_reg_0_31_23_23_i_3_n_0),
        .I1(dmem_reg_0_31_23_23_i_2_n_0),
        .O(\array_reg_reg[31][23]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_364
       (.I0(dmem_reg_0_31_23_23_i_5_n_0),
        .I1(dmem_reg_0_31_23_23_i_4_n_0),
        .O(\array_reg_reg[31][23]_3 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_365
       (.I0(dmem_reg_0_31_7_7_i_3_n_0),
        .I1(dmem_reg_0_31_7_7_i_2_n_0),
        .O(\array_reg_reg[31][23]_2 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_366
       (.I0(dmem_reg_0_31_7_7_i_5_n_0),
        .I1(dmem_reg_0_31_7_7_i_4_n_0),
        .O(\array_reg_reg[31][23]_1 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_367
       (.I0(dmem_reg_0_31_19_19_i_3_n_0),
        .I1(dmem_reg_0_31_19_19_i_2_n_0),
        .O(\array_reg_reg[31][19]_6 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_368
       (.I0(dmem_reg_0_31_19_19_i_5_n_0),
        .I1(dmem_reg_0_31_19_19_i_4_n_0),
        .O(\array_reg_reg[31][19]_5 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_369
       (.I0(\pc_reg_reg[30]_i_7_n_0 ),
        .I1(\pc_reg_reg[30]_i_6_n_0 ),
        .O(\array_reg_reg[31][30]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_370
       (.I0(\pc_reg_reg[29]_i_7_n_0 ),
        .I1(\pc_reg_reg[29]_i_6_n_0 ),
        .O(\array_reg_reg[31][29]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_371
       (.I0(\pc_reg_reg[31]_i_9_n_0 ),
        .I1(\pc_reg_reg[31]_i_8_n_0 ),
        .O(\array_reg_reg[31][31]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_372
       (.I0(\pc_reg_reg[11]_i_8_n_0 ),
        .I1(\pc_reg_reg[11]_i_7_n_0 ),
        .O(\array_reg_reg[31][11]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_373
       (.I0(\pc_reg_reg[9]_i_8_n_0 ),
        .I1(\pc_reg_reg[9]_i_7_n_0 ),
        .O(\array_reg_reg[31][9]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_374
       (.I0(\pc_reg_reg[23]_i_8_n_0 ),
        .I1(\pc_reg_reg[23]_i_7_n_0 ),
        .O(\array_reg_reg[31][23]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_375
       (.I0(\pc_reg_reg[8]_0 ),
        .I1(\pc_reg_reg[8] ),
        .O(dmem_reg_0_31_0_0_i_375_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_376
       (.I0(\pc_reg_reg[8]_i_8_n_0 ),
        .I1(\pc_reg_reg[8]_i_7_n_0 ),
        .O(\array_reg_reg[31][8]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_377
       (.I0(\pc_reg_reg[6]_0 ),
        .I1(\pc_reg_reg[6] ),
        .O(dmem_reg_0_31_0_0_i_377_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_378
       (.I0(\pc_reg_reg[24]_0 ),
        .I1(\pc_reg_reg[24] ),
        .O(dmem_reg_0_31_0_0_i_378_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_379
       (.I0(\pc_reg_reg[24]_i_8_n_0 ),
        .I1(\pc_reg_reg[24]_i_7_n_0 ),
        .O(\array_reg_reg[31][24]_0 ),
        .S(RsC[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_38
       (.I0(\array_reg_reg_n_0_[27][0] ),
        .I1(\array_reg_reg_n_0_[26][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][0] ),
        .O(dmem_reg_0_31_0_0_i_38_n_0));
  MUXF8 dmem_reg_0_31_0_0_i_380
       (.I0(\pc_reg_reg[10]_0 ),
        .I1(\pc_reg_reg[10] ),
        .O(dmem_reg_0_31_0_0_i_380_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_381
       (.I0(\pc_reg_reg[10]_i_8_n_0 ),
        .I1(\pc_reg_reg[10]_i_7_n_0 ),
        .O(\array_reg_reg[31][10]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_382
       (.I0(\pc_reg_reg[22]_i_8_n_0 ),
        .I1(\pc_reg_reg[22]_i_7_n_0 ),
        .O(\array_reg_reg[31][22]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_383
       (.I0(\pc_reg_reg[21]_i_8_n_0 ),
        .I1(\pc_reg_reg[21]_i_7_n_0 ),
        .O(\array_reg_reg[31][21]_6 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_384
       (.I0(\pc_reg_reg[26]_i_8_n_0 ),
        .I1(\pc_reg_reg[26]_i_7_n_0 ),
        .O(\array_reg_reg[31][26]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_385
       (.I0(\pc_reg_reg[25]_i_8_n_0 ),
        .I1(\pc_reg_reg[25]_i_7_n_0 ),
        .O(\array_reg_reg[31][25]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_386
       (.I0(\pc_reg_reg[14]_0 ),
        .I1(\pc_reg_reg[14] ),
        .O(dmem_reg_0_31_0_0_i_386_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_387
       (.I0(\pc_reg_reg[14]_i_8_n_0 ),
        .I1(\pc_reg_reg[14]_i_7_n_0 ),
        .O(\array_reg_reg[31][14]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_388
       (.I0(\pc_reg_reg[13]_0 ),
        .I1(\pc_reg_reg[13] ),
        .O(dmem_reg_0_31_0_0_i_388_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_389
       (.I0(\pc_reg_reg[13]_i_8_n_0 ),
        .I1(\pc_reg_reg[13]_i_7_n_0 ),
        .O(\array_reg_reg[31][13]_0 ),
        .S(RsC[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_39
       (.I0(\array_reg_reg_n_0_[31][0] ),
        .I1(\array_reg_reg_n_0_[30][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][0] ),
        .O(dmem_reg_0_31_0_0_i_39_n_0));
  MUXF8 dmem_reg_0_31_0_0_i_390
       (.I0(\pc_reg_reg[18]_0 ),
        .I1(\pc_reg_reg[18] ),
        .O(dmem_reg_0_31_0_0_i_390_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_391
       (.I0(\pc_reg_reg[18]_i_8_n_0 ),
        .I1(\pc_reg_reg[18]_i_7_n_0 ),
        .O(\array_reg_reg[31][18]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_392
       (.I0(\pc_reg_reg[17]_0 ),
        .I1(\pc_reg_reg[17] ),
        .O(dmem_reg_0_31_0_0_i_392_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_393
       (.I0(\pc_reg_reg[17]_i_8_n_0 ),
        .I1(\pc_reg_reg[17]_i_7_n_0 ),
        .O(\array_reg_reg[31][17]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_394
       (.I0(dmem_reg_0_31_16_16_i_3_n_0),
        .I1(dmem_reg_0_31_16_16_i_2_n_0),
        .O(\array_reg_reg[31][16]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_395
       (.I0(dmem_reg_0_31_16_16_i_5_n_0),
        .I1(dmem_reg_0_31_16_16_i_4_n_0),
        .O(\array_reg_reg[31][16]_3 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_396
       (.I0(dmem_reg_0_31_20_20_i_3_n_0),
        .I1(dmem_reg_0_31_20_20_i_2_n_0),
        .O(\array_reg_reg[31][20]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_397
       (.I0(dmem_reg_0_31_20_20_i_5_n_0),
        .I1(dmem_reg_0_31_20_20_i_4_n_0),
        .O(\array_reg_reg[31][20]_3 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_398
       (.I0(dmem_reg_0_31_18_18_i_3_n_0),
        .I1(dmem_reg_0_31_18_18_i_2_n_0),
        .O(\array_reg_reg[31][18]_4 ),
        .S(RtC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_399
       (.I0(dmem_reg_0_31_18_18_i_5_n_0),
        .I1(dmem_reg_0_31_18_18_i_4_n_0),
        .O(\array_reg_reg[31][18]_3 ),
        .S(RtC[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_40
       (.I0(\array_reg_reg_n_0_[19][0] ),
        .I1(\array_reg_reg_n_0_[18][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][0] ),
        .O(dmem_reg_0_31_0_0_i_40_n_0));
  MUXF8 dmem_reg_0_31_0_0_i_401
       (.I0(\pc_reg_reg[28]_0 ),
        .I1(\pc_reg_reg[28] ),
        .O(dmem_reg_0_31_0_0_i_401_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_402
       (.I0(\pc_reg_reg[28]_i_7_n_0 ),
        .I1(\pc_reg_reg[28]_i_6_n_0 ),
        .O(\array_reg_reg[31][28]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_403
       (.I0(\pc_reg_reg[19]_0 ),
        .I1(\pc_reg_reg[19] ),
        .O(dmem_reg_0_31_0_0_i_403_n_0),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_404
       (.I0(\pc_reg_reg[16]_i_8_n_0 ),
        .I1(\pc_reg_reg[16]_i_7_n_0 ),
        .O(\array_reg_reg[31][16]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_405
       (.I0(\pc_reg_reg[15]_i_8_n_0 ),
        .I1(\pc_reg_reg[15]_i_7_n_0 ),
        .O(\array_reg_reg[31][15]_0 ),
        .S(RsC[3]));
  MUXF8 dmem_reg_0_31_0_0_i_406
       (.I0(\pc_reg_reg[12]_i_8_n_0 ),
        .I1(\pc_reg_reg[12]_i_7_n_0 ),
        .O(\array_reg_reg[31][12]_0 ),
        .S(RsC[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_41
       (.I0(\array_reg_reg_n_0_[23][0] ),
        .I1(\array_reg_reg_n_0_[22][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][0] ),
        .O(dmem_reg_0_31_0_0_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_43
       (.I0(\array_reg_reg_n_0_[11][0] ),
        .I1(\array_reg_reg_n_0_[10][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][0] ),
        .O(dmem_reg_0_31_0_0_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_44
       (.I0(\array_reg_reg_n_0_[15][0] ),
        .I1(\array_reg_reg_n_0_[14][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][0] ),
        .O(dmem_reg_0_31_0_0_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_45
       (.I0(\array_reg_reg_n_0_[3][0] ),
        .I1(\array_reg_reg_n_0_[2][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][0] ),
        .O(dmem_reg_0_31_0_0_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_0_0_i_46
       (.I0(\array_reg_reg_n_0_[7][0] ),
        .I1(\array_reg_reg_n_0_[6][0] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][0] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][0] ),
        .O(dmem_reg_0_31_0_0_i_46_n_0));
  MUXF7 dmem_reg_0_31_0_0_i_9
       (.I0(dmem_reg_0_31_0_0_i_38_n_0),
        .I1(dmem_reg_0_31_0_0_i_39_n_0),
        .O(dmem_reg_0_31_0_0_i_9_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_1
       (.I0(dmem_reg_0_31_10_10_i_2_n_0),
        .I1(dmem_reg_0_31_10_10_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_10_10_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_10_10_i_5_n_0),
        .O(DMEM_data_in[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_10
       (.I0(\array_reg_reg_n_0_[11][10] ),
        .I1(\array_reg_reg_n_0_[10][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][10] ),
        .O(dmem_reg_0_31_10_10_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_11
       (.I0(\array_reg_reg_n_0_[15][10] ),
        .I1(\array_reg_reg_n_0_[14][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][10] ),
        .O(dmem_reg_0_31_10_10_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_12
       (.I0(\array_reg_reg_n_0_[3][10] ),
        .I1(\array_reg_reg_n_0_[2][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][10] ),
        .O(dmem_reg_0_31_10_10_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_13
       (.I0(\array_reg_reg_n_0_[7][10] ),
        .I1(\array_reg_reg_n_0_[6][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][10] ),
        .O(dmem_reg_0_31_10_10_i_13_n_0));
  MUXF7 dmem_reg_0_31_10_10_i_2
       (.I0(dmem_reg_0_31_10_10_i_6_n_0),
        .I1(dmem_reg_0_31_10_10_i_7_n_0),
        .O(dmem_reg_0_31_10_10_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_10_10_i_3
       (.I0(dmem_reg_0_31_10_10_i_8_n_0),
        .I1(dmem_reg_0_31_10_10_i_9_n_0),
        .O(dmem_reg_0_31_10_10_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_10_10_i_4
       (.I0(dmem_reg_0_31_10_10_i_10_n_0),
        .I1(dmem_reg_0_31_10_10_i_11_n_0),
        .O(dmem_reg_0_31_10_10_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_10_10_i_5
       (.I0(dmem_reg_0_31_10_10_i_12_n_0),
        .I1(dmem_reg_0_31_10_10_i_13_n_0),
        .O(dmem_reg_0_31_10_10_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_6
       (.I0(\array_reg_reg_n_0_[27][10] ),
        .I1(\array_reg_reg_n_0_[26][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][10] ),
        .O(dmem_reg_0_31_10_10_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_7
       (.I0(\array_reg_reg_n_0_[31][10] ),
        .I1(\array_reg_reg_n_0_[30][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][10] ),
        .O(dmem_reg_0_31_10_10_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_8
       (.I0(\array_reg_reg_n_0_[19][10] ),
        .I1(\array_reg_reg_n_0_[18][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][10] ),
        .O(dmem_reg_0_31_10_10_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_10_10_i_9
       (.I0(\array_reg_reg_n_0_[23][10] ),
        .I1(\array_reg_reg_n_0_[22][10] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][10] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][10] ),
        .O(dmem_reg_0_31_10_10_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_1
       (.I0(dmem_reg_0_31_11_11_i_2_n_0),
        .I1(dmem_reg_0_31_11_11_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_11_11_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_11_11_i_5_n_0),
        .O(DMEM_data_in[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_10
       (.I0(\array_reg_reg_n_0_[11][11] ),
        .I1(\array_reg_reg_n_0_[10][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][11] ),
        .O(dmem_reg_0_31_11_11_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_11
       (.I0(\array_reg_reg_n_0_[15][11] ),
        .I1(\array_reg_reg_n_0_[14][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][11] ),
        .O(dmem_reg_0_31_11_11_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_12
       (.I0(\array_reg_reg_n_0_[3][11] ),
        .I1(\array_reg_reg_n_0_[2][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][11] ),
        .O(dmem_reg_0_31_11_11_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_13
       (.I0(\array_reg_reg_n_0_[7][11] ),
        .I1(\array_reg_reg_n_0_[6][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][11] ),
        .O(dmem_reg_0_31_11_11_i_13_n_0));
  MUXF7 dmem_reg_0_31_11_11_i_2
       (.I0(dmem_reg_0_31_11_11_i_6_n_0),
        .I1(dmem_reg_0_31_11_11_i_7_n_0),
        .O(dmem_reg_0_31_11_11_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_11_11_i_3
       (.I0(dmem_reg_0_31_11_11_i_8_n_0),
        .I1(dmem_reg_0_31_11_11_i_9_n_0),
        .O(dmem_reg_0_31_11_11_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_11_11_i_4
       (.I0(dmem_reg_0_31_11_11_i_10_n_0),
        .I1(dmem_reg_0_31_11_11_i_11_n_0),
        .O(dmem_reg_0_31_11_11_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_11_11_i_5
       (.I0(dmem_reg_0_31_11_11_i_12_n_0),
        .I1(dmem_reg_0_31_11_11_i_13_n_0),
        .O(dmem_reg_0_31_11_11_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_6
       (.I0(\array_reg_reg_n_0_[27][11] ),
        .I1(\array_reg_reg_n_0_[26][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][11] ),
        .O(dmem_reg_0_31_11_11_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_7
       (.I0(\array_reg_reg_n_0_[31][11] ),
        .I1(\array_reg_reg_n_0_[30][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][11] ),
        .O(dmem_reg_0_31_11_11_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_8
       (.I0(\array_reg_reg_n_0_[19][11] ),
        .I1(\array_reg_reg_n_0_[18][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][11] ),
        .O(dmem_reg_0_31_11_11_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_11_11_i_9
       (.I0(\array_reg_reg_n_0_[23][11] ),
        .I1(\array_reg_reg_n_0_[22][11] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][11] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][11] ),
        .O(dmem_reg_0_31_11_11_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_1
       (.I0(dmem_reg_0_31_12_12_i_2_n_0),
        .I1(dmem_reg_0_31_12_12_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_12_12_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_12_12_i_5_n_0),
        .O(DMEM_data_in[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_10
       (.I0(\array_reg_reg_n_0_[11][12] ),
        .I1(\array_reg_reg_n_0_[10][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][12] ),
        .O(dmem_reg_0_31_12_12_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_11
       (.I0(\array_reg_reg_n_0_[15][12] ),
        .I1(\array_reg_reg_n_0_[14][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][12] ),
        .O(dmem_reg_0_31_12_12_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_12
       (.I0(\array_reg_reg_n_0_[3][12] ),
        .I1(\array_reg_reg_n_0_[2][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][12] ),
        .O(dmem_reg_0_31_12_12_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_13
       (.I0(\array_reg_reg_n_0_[7][12] ),
        .I1(\array_reg_reg_n_0_[6][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][12] ),
        .O(dmem_reg_0_31_12_12_i_13_n_0));
  MUXF7 dmem_reg_0_31_12_12_i_2
       (.I0(dmem_reg_0_31_12_12_i_6_n_0),
        .I1(dmem_reg_0_31_12_12_i_7_n_0),
        .O(dmem_reg_0_31_12_12_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_12_12_i_3
       (.I0(dmem_reg_0_31_12_12_i_8_n_0),
        .I1(dmem_reg_0_31_12_12_i_9_n_0),
        .O(dmem_reg_0_31_12_12_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_12_12_i_4
       (.I0(dmem_reg_0_31_12_12_i_10_n_0),
        .I1(dmem_reg_0_31_12_12_i_11_n_0),
        .O(dmem_reg_0_31_12_12_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_12_12_i_5
       (.I0(dmem_reg_0_31_12_12_i_12_n_0),
        .I1(dmem_reg_0_31_12_12_i_13_n_0),
        .O(dmem_reg_0_31_12_12_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_6
       (.I0(\array_reg_reg_n_0_[27][12] ),
        .I1(\array_reg_reg_n_0_[26][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][12] ),
        .O(dmem_reg_0_31_12_12_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_7
       (.I0(\array_reg_reg_n_0_[31][12] ),
        .I1(\array_reg_reg_n_0_[30][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][12] ),
        .O(dmem_reg_0_31_12_12_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_8
       (.I0(\array_reg_reg_n_0_[19][12] ),
        .I1(\array_reg_reg_n_0_[18][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][12] ),
        .O(dmem_reg_0_31_12_12_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_12_12_i_9
       (.I0(\array_reg_reg_n_0_[23][12] ),
        .I1(\array_reg_reg_n_0_[22][12] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][12] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][12] ),
        .O(dmem_reg_0_31_12_12_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_1
       (.I0(dmem_reg_0_31_13_13_i_2_n_0),
        .I1(dmem_reg_0_31_13_13_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_13_13_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_13_13_i_5_n_0),
        .O(DMEM_data_in[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_10
       (.I0(\array_reg_reg_n_0_[11][13] ),
        .I1(\array_reg_reg_n_0_[10][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][13] ),
        .O(dmem_reg_0_31_13_13_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_11
       (.I0(\array_reg_reg_n_0_[15][13] ),
        .I1(\array_reg_reg_n_0_[14][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][13] ),
        .O(dmem_reg_0_31_13_13_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_12
       (.I0(\array_reg_reg_n_0_[3][13] ),
        .I1(\array_reg_reg_n_0_[2][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][13] ),
        .O(dmem_reg_0_31_13_13_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_13
       (.I0(\array_reg_reg_n_0_[7][13] ),
        .I1(\array_reg_reg_n_0_[6][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][13] ),
        .O(dmem_reg_0_31_13_13_i_13_n_0));
  MUXF7 dmem_reg_0_31_13_13_i_2
       (.I0(dmem_reg_0_31_13_13_i_6_n_0),
        .I1(dmem_reg_0_31_13_13_i_7_n_0),
        .O(dmem_reg_0_31_13_13_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_13_13_i_3
       (.I0(dmem_reg_0_31_13_13_i_8_n_0),
        .I1(dmem_reg_0_31_13_13_i_9_n_0),
        .O(dmem_reg_0_31_13_13_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_13_13_i_4
       (.I0(dmem_reg_0_31_13_13_i_10_n_0),
        .I1(dmem_reg_0_31_13_13_i_11_n_0),
        .O(dmem_reg_0_31_13_13_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_13_13_i_5
       (.I0(dmem_reg_0_31_13_13_i_12_n_0),
        .I1(dmem_reg_0_31_13_13_i_13_n_0),
        .O(dmem_reg_0_31_13_13_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_6
       (.I0(\array_reg_reg_n_0_[27][13] ),
        .I1(\array_reg_reg_n_0_[26][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][13] ),
        .O(dmem_reg_0_31_13_13_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_7
       (.I0(\array_reg_reg_n_0_[31][13] ),
        .I1(\array_reg_reg_n_0_[30][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][13] ),
        .O(dmem_reg_0_31_13_13_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_8
       (.I0(\array_reg_reg_n_0_[19][13] ),
        .I1(\array_reg_reg_n_0_[18][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][13] ),
        .O(dmem_reg_0_31_13_13_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_13_13_i_9
       (.I0(\array_reg_reg_n_0_[23][13] ),
        .I1(\array_reg_reg_n_0_[22][13] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][13] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][13] ),
        .O(dmem_reg_0_31_13_13_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_1
       (.I0(dmem_reg_0_31_14_14_i_2_n_0),
        .I1(dmem_reg_0_31_14_14_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_14_14_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_14_14_i_5_n_0),
        .O(DMEM_data_in[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_10
       (.I0(\array_reg_reg_n_0_[11][14] ),
        .I1(\array_reg_reg_n_0_[10][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][14] ),
        .O(dmem_reg_0_31_14_14_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_11
       (.I0(\array_reg_reg_n_0_[15][14] ),
        .I1(\array_reg_reg_n_0_[14][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][14] ),
        .O(dmem_reg_0_31_14_14_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_12
       (.I0(\array_reg_reg_n_0_[3][14] ),
        .I1(\array_reg_reg_n_0_[2][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][14] ),
        .O(dmem_reg_0_31_14_14_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_13
       (.I0(\array_reg_reg_n_0_[7][14] ),
        .I1(\array_reg_reg_n_0_[6][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][14] ),
        .O(dmem_reg_0_31_14_14_i_13_n_0));
  MUXF7 dmem_reg_0_31_14_14_i_2
       (.I0(dmem_reg_0_31_14_14_i_6_n_0),
        .I1(dmem_reg_0_31_14_14_i_7_n_0),
        .O(dmem_reg_0_31_14_14_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_14_14_i_3
       (.I0(dmem_reg_0_31_14_14_i_8_n_0),
        .I1(dmem_reg_0_31_14_14_i_9_n_0),
        .O(dmem_reg_0_31_14_14_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_14_14_i_4
       (.I0(dmem_reg_0_31_14_14_i_10_n_0),
        .I1(dmem_reg_0_31_14_14_i_11_n_0),
        .O(dmem_reg_0_31_14_14_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_14_14_i_5
       (.I0(dmem_reg_0_31_14_14_i_12_n_0),
        .I1(dmem_reg_0_31_14_14_i_13_n_0),
        .O(dmem_reg_0_31_14_14_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_6
       (.I0(\array_reg_reg_n_0_[27][14] ),
        .I1(\array_reg_reg_n_0_[26][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][14] ),
        .O(dmem_reg_0_31_14_14_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_7
       (.I0(\array_reg_reg_n_0_[31][14] ),
        .I1(\array_reg_reg_n_0_[30][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][14] ),
        .O(dmem_reg_0_31_14_14_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_8
       (.I0(\array_reg_reg_n_0_[19][14] ),
        .I1(\array_reg_reg_n_0_[18][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][14] ),
        .O(dmem_reg_0_31_14_14_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_14_14_i_9
       (.I0(\array_reg_reg_n_0_[23][14] ),
        .I1(\array_reg_reg_n_0_[22][14] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][14] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][14] ),
        .O(dmem_reg_0_31_14_14_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_1
       (.I0(dmem_reg_0_31_15_15_i_2_n_0),
        .I1(dmem_reg_0_31_15_15_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_15_15_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_15_15_i_5_n_0),
        .O(DMEM_data_in[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_10
       (.I0(\array_reg_reg_n_0_[11][15] ),
        .I1(\array_reg_reg_n_0_[10][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][15] ),
        .O(dmem_reg_0_31_15_15_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_11
       (.I0(\array_reg_reg_n_0_[15][15] ),
        .I1(\array_reg_reg_n_0_[14][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][15] ),
        .O(dmem_reg_0_31_15_15_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_12
       (.I0(\array_reg_reg_n_0_[3][15] ),
        .I1(\array_reg_reg_n_0_[2][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][15] ),
        .O(dmem_reg_0_31_15_15_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_13
       (.I0(\array_reg_reg_n_0_[7][15] ),
        .I1(\array_reg_reg_n_0_[6][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][15] ),
        .O(dmem_reg_0_31_15_15_i_13_n_0));
  MUXF7 dmem_reg_0_31_15_15_i_2
       (.I0(dmem_reg_0_31_15_15_i_6_n_0),
        .I1(dmem_reg_0_31_15_15_i_7_n_0),
        .O(dmem_reg_0_31_15_15_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_15_15_i_3
       (.I0(dmem_reg_0_31_15_15_i_8_n_0),
        .I1(dmem_reg_0_31_15_15_i_9_n_0),
        .O(dmem_reg_0_31_15_15_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_15_15_i_4
       (.I0(dmem_reg_0_31_15_15_i_10_n_0),
        .I1(dmem_reg_0_31_15_15_i_11_n_0),
        .O(dmem_reg_0_31_15_15_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_15_15_i_5
       (.I0(dmem_reg_0_31_15_15_i_12_n_0),
        .I1(dmem_reg_0_31_15_15_i_13_n_0),
        .O(dmem_reg_0_31_15_15_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_6
       (.I0(\array_reg_reg_n_0_[27][15] ),
        .I1(\array_reg_reg_n_0_[26][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][15] ),
        .O(dmem_reg_0_31_15_15_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_7
       (.I0(\array_reg_reg_n_0_[31][15] ),
        .I1(\array_reg_reg_n_0_[30][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][15] ),
        .O(dmem_reg_0_31_15_15_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_8
       (.I0(\array_reg_reg_n_0_[19][15] ),
        .I1(\array_reg_reg_n_0_[18][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][15] ),
        .O(dmem_reg_0_31_15_15_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_15_15_i_9
       (.I0(\array_reg_reg_n_0_[23][15] ),
        .I1(\array_reg_reg_n_0_[22][15] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][15] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][15] ),
        .O(dmem_reg_0_31_15_15_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_1
       (.I0(dmem_reg_0_31_16_16_i_2_n_0),
        .I1(dmem_reg_0_31_16_16_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_16_16_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_16_16_i_5_n_0),
        .O(DMEM_data_in[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_10
       (.I0(\array_reg_reg_n_0_[11][16] ),
        .I1(\array_reg_reg_n_0_[10][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][16] ),
        .O(dmem_reg_0_31_16_16_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_11
       (.I0(\array_reg_reg_n_0_[15][16] ),
        .I1(\array_reg_reg_n_0_[14][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][16] ),
        .O(dmem_reg_0_31_16_16_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_12
       (.I0(\array_reg_reg_n_0_[3][16] ),
        .I1(\array_reg_reg_n_0_[2][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][16] ),
        .O(dmem_reg_0_31_16_16_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_13
       (.I0(\array_reg_reg_n_0_[7][16] ),
        .I1(\array_reg_reg_n_0_[6][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][16] ),
        .O(dmem_reg_0_31_16_16_i_13_n_0));
  MUXF7 dmem_reg_0_31_16_16_i_2
       (.I0(dmem_reg_0_31_16_16_i_6_n_0),
        .I1(dmem_reg_0_31_16_16_i_7_n_0),
        .O(dmem_reg_0_31_16_16_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_16_16_i_3
       (.I0(dmem_reg_0_31_16_16_i_8_n_0),
        .I1(dmem_reg_0_31_16_16_i_9_n_0),
        .O(dmem_reg_0_31_16_16_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_16_16_i_4
       (.I0(dmem_reg_0_31_16_16_i_10_n_0),
        .I1(dmem_reg_0_31_16_16_i_11_n_0),
        .O(dmem_reg_0_31_16_16_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_16_16_i_5
       (.I0(dmem_reg_0_31_16_16_i_12_n_0),
        .I1(dmem_reg_0_31_16_16_i_13_n_0),
        .O(dmem_reg_0_31_16_16_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_6
       (.I0(\array_reg_reg_n_0_[27][16] ),
        .I1(\array_reg_reg_n_0_[26][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][16] ),
        .O(dmem_reg_0_31_16_16_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_7
       (.I0(\array_reg_reg_n_0_[31][16] ),
        .I1(\array_reg_reg_n_0_[30][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][16] ),
        .O(dmem_reg_0_31_16_16_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_8
       (.I0(\array_reg_reg_n_0_[19][16] ),
        .I1(\array_reg_reg_n_0_[18][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][16] ),
        .O(dmem_reg_0_31_16_16_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_16_16_i_9
       (.I0(\array_reg_reg_n_0_[23][16] ),
        .I1(\array_reg_reg_n_0_[22][16] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][16] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][16] ),
        .O(dmem_reg_0_31_16_16_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_1
       (.I0(dmem_reg_0_31_17_17_i_2_n_0),
        .I1(dmem_reg_0_31_17_17_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_17_17_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_17_17_i_5_n_0),
        .O(DMEM_data_in[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_10
       (.I0(\array_reg_reg_n_0_[11][17] ),
        .I1(\array_reg_reg_n_0_[10][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][17] ),
        .O(dmem_reg_0_31_17_17_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_11
       (.I0(\array_reg_reg_n_0_[15][17] ),
        .I1(\array_reg_reg_n_0_[14][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][17] ),
        .O(dmem_reg_0_31_17_17_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_12
       (.I0(\array_reg_reg_n_0_[3][17] ),
        .I1(\array_reg_reg_n_0_[2][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][17] ),
        .O(dmem_reg_0_31_17_17_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_13
       (.I0(\array_reg_reg_n_0_[7][17] ),
        .I1(\array_reg_reg_n_0_[6][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][17] ),
        .O(dmem_reg_0_31_17_17_i_13_n_0));
  MUXF7 dmem_reg_0_31_17_17_i_2
       (.I0(dmem_reg_0_31_17_17_i_6_n_0),
        .I1(dmem_reg_0_31_17_17_i_7_n_0),
        .O(dmem_reg_0_31_17_17_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_17_17_i_3
       (.I0(dmem_reg_0_31_17_17_i_8_n_0),
        .I1(dmem_reg_0_31_17_17_i_9_n_0),
        .O(dmem_reg_0_31_17_17_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_17_17_i_4
       (.I0(dmem_reg_0_31_17_17_i_10_n_0),
        .I1(dmem_reg_0_31_17_17_i_11_n_0),
        .O(dmem_reg_0_31_17_17_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_17_17_i_5
       (.I0(dmem_reg_0_31_17_17_i_12_n_0),
        .I1(dmem_reg_0_31_17_17_i_13_n_0),
        .O(dmem_reg_0_31_17_17_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_6
       (.I0(\array_reg_reg_n_0_[27][17] ),
        .I1(\array_reg_reg_n_0_[26][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][17] ),
        .O(dmem_reg_0_31_17_17_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_7
       (.I0(\array_reg_reg_n_0_[31][17] ),
        .I1(\array_reg_reg_n_0_[30][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][17] ),
        .O(dmem_reg_0_31_17_17_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_8
       (.I0(\array_reg_reg_n_0_[19][17] ),
        .I1(\array_reg_reg_n_0_[18][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][17] ),
        .O(dmem_reg_0_31_17_17_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_17_17_i_9
       (.I0(\array_reg_reg_n_0_[23][17] ),
        .I1(\array_reg_reg_n_0_[22][17] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][17] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][17] ),
        .O(dmem_reg_0_31_17_17_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_1
       (.I0(dmem_reg_0_31_18_18_i_2_n_0),
        .I1(dmem_reg_0_31_18_18_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_18_18_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_18_18_i_5_n_0),
        .O(DMEM_data_in[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_10
       (.I0(\array_reg_reg_n_0_[11][18] ),
        .I1(\array_reg_reg_n_0_[10][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][18] ),
        .O(dmem_reg_0_31_18_18_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_11
       (.I0(\array_reg_reg_n_0_[15][18] ),
        .I1(\array_reg_reg_n_0_[14][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][18] ),
        .O(dmem_reg_0_31_18_18_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_12
       (.I0(\array_reg_reg_n_0_[3][18] ),
        .I1(\array_reg_reg_n_0_[2][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][18] ),
        .O(dmem_reg_0_31_18_18_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_13
       (.I0(\array_reg_reg_n_0_[7][18] ),
        .I1(\array_reg_reg_n_0_[6][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][18] ),
        .O(dmem_reg_0_31_18_18_i_13_n_0));
  MUXF7 dmem_reg_0_31_18_18_i_2
       (.I0(dmem_reg_0_31_18_18_i_6_n_0),
        .I1(dmem_reg_0_31_18_18_i_7_n_0),
        .O(dmem_reg_0_31_18_18_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_18_18_i_3
       (.I0(dmem_reg_0_31_18_18_i_8_n_0),
        .I1(dmem_reg_0_31_18_18_i_9_n_0),
        .O(dmem_reg_0_31_18_18_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_18_18_i_4
       (.I0(dmem_reg_0_31_18_18_i_10_n_0),
        .I1(dmem_reg_0_31_18_18_i_11_n_0),
        .O(dmem_reg_0_31_18_18_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_18_18_i_5
       (.I0(dmem_reg_0_31_18_18_i_12_n_0),
        .I1(dmem_reg_0_31_18_18_i_13_n_0),
        .O(dmem_reg_0_31_18_18_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_6
       (.I0(\array_reg_reg_n_0_[27][18] ),
        .I1(\array_reg_reg_n_0_[26][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][18] ),
        .O(dmem_reg_0_31_18_18_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_7
       (.I0(\array_reg_reg_n_0_[31][18] ),
        .I1(\array_reg_reg_n_0_[30][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][18] ),
        .O(dmem_reg_0_31_18_18_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_8
       (.I0(\array_reg_reg_n_0_[19][18] ),
        .I1(\array_reg_reg_n_0_[18][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][18] ),
        .O(dmem_reg_0_31_18_18_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_18_18_i_9
       (.I0(\array_reg_reg_n_0_[23][18] ),
        .I1(\array_reg_reg_n_0_[22][18] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][18] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][18] ),
        .O(dmem_reg_0_31_18_18_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_1
       (.I0(dmem_reg_0_31_19_19_i_2_n_0),
        .I1(dmem_reg_0_31_19_19_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_19_19_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_19_19_i_5_n_0),
        .O(DMEM_data_in[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_10
       (.I0(\array_reg_reg_n_0_[11][19] ),
        .I1(\array_reg_reg_n_0_[10][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][19] ),
        .O(dmem_reg_0_31_19_19_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_11
       (.I0(\array_reg_reg_n_0_[15][19] ),
        .I1(\array_reg_reg_n_0_[14][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][19] ),
        .O(dmem_reg_0_31_19_19_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_12
       (.I0(\array_reg_reg_n_0_[3][19] ),
        .I1(\array_reg_reg_n_0_[2][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][19] ),
        .O(dmem_reg_0_31_19_19_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_13
       (.I0(\array_reg_reg_n_0_[7][19] ),
        .I1(\array_reg_reg_n_0_[6][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][19] ),
        .O(dmem_reg_0_31_19_19_i_13_n_0));
  MUXF7 dmem_reg_0_31_19_19_i_2
       (.I0(dmem_reg_0_31_19_19_i_6_n_0),
        .I1(dmem_reg_0_31_19_19_i_7_n_0),
        .O(dmem_reg_0_31_19_19_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_19_19_i_3
       (.I0(dmem_reg_0_31_19_19_i_8_n_0),
        .I1(dmem_reg_0_31_19_19_i_9_n_0),
        .O(dmem_reg_0_31_19_19_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_19_19_i_4
       (.I0(dmem_reg_0_31_19_19_i_10_n_0),
        .I1(dmem_reg_0_31_19_19_i_11_n_0),
        .O(dmem_reg_0_31_19_19_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_19_19_i_5
       (.I0(dmem_reg_0_31_19_19_i_12_n_0),
        .I1(dmem_reg_0_31_19_19_i_13_n_0),
        .O(dmem_reg_0_31_19_19_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_6
       (.I0(\array_reg_reg_n_0_[27][19] ),
        .I1(\array_reg_reg_n_0_[26][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][19] ),
        .O(dmem_reg_0_31_19_19_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_7
       (.I0(\array_reg_reg_n_0_[31][19] ),
        .I1(\array_reg_reg_n_0_[30][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][19] ),
        .O(dmem_reg_0_31_19_19_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_8
       (.I0(\array_reg_reg_n_0_[19][19] ),
        .I1(\array_reg_reg_n_0_[18][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][19] ),
        .O(dmem_reg_0_31_19_19_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_19_19_i_9
       (.I0(\array_reg_reg_n_0_[23][19] ),
        .I1(\array_reg_reg_n_0_[22][19] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][19] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][19] ),
        .O(dmem_reg_0_31_19_19_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_1
       (.I0(dmem_reg_0_31_1_1_i_2_n_0),
        .I1(dmem_reg_0_31_1_1_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_1_1_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_1_1_i_5_n_0),
        .O(DMEM_data_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_10
       (.I0(\array_reg_reg_n_0_[11][1] ),
        .I1(\array_reg_reg_n_0_[10][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][1] ),
        .O(dmem_reg_0_31_1_1_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_11
       (.I0(\array_reg_reg_n_0_[15][1] ),
        .I1(\array_reg_reg_n_0_[14][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][1] ),
        .O(dmem_reg_0_31_1_1_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_12
       (.I0(\array_reg_reg_n_0_[3][1] ),
        .I1(\array_reg_reg_n_0_[2][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][1] ),
        .O(dmem_reg_0_31_1_1_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_13
       (.I0(\array_reg_reg_n_0_[7][1] ),
        .I1(\array_reg_reg_n_0_[6][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][1] ),
        .O(dmem_reg_0_31_1_1_i_13_n_0));
  MUXF7 dmem_reg_0_31_1_1_i_2
       (.I0(dmem_reg_0_31_1_1_i_6_n_0),
        .I1(dmem_reg_0_31_1_1_i_7_n_0),
        .O(dmem_reg_0_31_1_1_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_1_1_i_3
       (.I0(dmem_reg_0_31_1_1_i_8_n_0),
        .I1(dmem_reg_0_31_1_1_i_9_n_0),
        .O(dmem_reg_0_31_1_1_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_1_1_i_4
       (.I0(dmem_reg_0_31_1_1_i_10_n_0),
        .I1(dmem_reg_0_31_1_1_i_11_n_0),
        .O(dmem_reg_0_31_1_1_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_1_1_i_5
       (.I0(dmem_reg_0_31_1_1_i_12_n_0),
        .I1(dmem_reg_0_31_1_1_i_13_n_0),
        .O(dmem_reg_0_31_1_1_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_6
       (.I0(\array_reg_reg_n_0_[27][1] ),
        .I1(\array_reg_reg_n_0_[26][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][1] ),
        .O(dmem_reg_0_31_1_1_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_7
       (.I0(\array_reg_reg_n_0_[31][1] ),
        .I1(\array_reg_reg_n_0_[30][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][1] ),
        .O(dmem_reg_0_31_1_1_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_8
       (.I0(\array_reg_reg_n_0_[19][1] ),
        .I1(\array_reg_reg_n_0_[18][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][1] ),
        .O(dmem_reg_0_31_1_1_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_1_1_i_9
       (.I0(\array_reg_reg_n_0_[23][1] ),
        .I1(\array_reg_reg_n_0_[22][1] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][1] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][1] ),
        .O(dmem_reg_0_31_1_1_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_1
       (.I0(dmem_reg_0_31_20_20_i_2_n_0),
        .I1(dmem_reg_0_31_20_20_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_20_20_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_20_20_i_5_n_0),
        .O(DMEM_data_in[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_10
       (.I0(\array_reg_reg_n_0_[11][20] ),
        .I1(\array_reg_reg_n_0_[10][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][20] ),
        .O(dmem_reg_0_31_20_20_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_11
       (.I0(\array_reg_reg_n_0_[15][20] ),
        .I1(\array_reg_reg_n_0_[14][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][20] ),
        .O(dmem_reg_0_31_20_20_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_12
       (.I0(\array_reg_reg_n_0_[3][20] ),
        .I1(\array_reg_reg_n_0_[2][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][20] ),
        .O(dmem_reg_0_31_20_20_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_13
       (.I0(\array_reg_reg_n_0_[7][20] ),
        .I1(\array_reg_reg_n_0_[6][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][20] ),
        .O(dmem_reg_0_31_20_20_i_13_n_0));
  MUXF7 dmem_reg_0_31_20_20_i_2
       (.I0(dmem_reg_0_31_20_20_i_6_n_0),
        .I1(dmem_reg_0_31_20_20_i_7_n_0),
        .O(dmem_reg_0_31_20_20_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_20_20_i_3
       (.I0(dmem_reg_0_31_20_20_i_8_n_0),
        .I1(dmem_reg_0_31_20_20_i_9_n_0),
        .O(dmem_reg_0_31_20_20_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_20_20_i_4
       (.I0(dmem_reg_0_31_20_20_i_10_n_0),
        .I1(dmem_reg_0_31_20_20_i_11_n_0),
        .O(dmem_reg_0_31_20_20_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_20_20_i_5
       (.I0(dmem_reg_0_31_20_20_i_12_n_0),
        .I1(dmem_reg_0_31_20_20_i_13_n_0),
        .O(dmem_reg_0_31_20_20_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_6
       (.I0(\array_reg_reg_n_0_[27][20] ),
        .I1(\array_reg_reg_n_0_[26][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][20] ),
        .O(dmem_reg_0_31_20_20_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_7
       (.I0(\array_reg_reg_n_0_[31][20] ),
        .I1(\array_reg_reg_n_0_[30][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][20] ),
        .O(dmem_reg_0_31_20_20_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_8
       (.I0(\array_reg_reg_n_0_[19][20] ),
        .I1(\array_reg_reg_n_0_[18][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][20] ),
        .O(dmem_reg_0_31_20_20_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_20_20_i_9
       (.I0(\array_reg_reg_n_0_[23][20] ),
        .I1(\array_reg_reg_n_0_[22][20] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][20] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][20] ),
        .O(dmem_reg_0_31_20_20_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_1
       (.I0(dmem_reg_0_31_21_21_i_2_n_0),
        .I1(dmem_reg_0_31_21_21_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_21_21_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_21_21_i_5_n_0),
        .O(DMEM_data_in[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_10
       (.I0(\array_reg_reg_n_0_[11][21] ),
        .I1(\array_reg_reg_n_0_[10][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][21] ),
        .O(dmem_reg_0_31_21_21_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_11
       (.I0(\array_reg_reg_n_0_[15][21] ),
        .I1(\array_reg_reg_n_0_[14][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][21] ),
        .O(dmem_reg_0_31_21_21_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_12
       (.I0(\array_reg_reg_n_0_[3][21] ),
        .I1(\array_reg_reg_n_0_[2][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][21] ),
        .O(dmem_reg_0_31_21_21_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_13
       (.I0(\array_reg_reg_n_0_[7][21] ),
        .I1(\array_reg_reg_n_0_[6][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][21] ),
        .O(dmem_reg_0_31_21_21_i_13_n_0));
  MUXF7 dmem_reg_0_31_21_21_i_2
       (.I0(dmem_reg_0_31_21_21_i_6_n_0),
        .I1(dmem_reg_0_31_21_21_i_7_n_0),
        .O(dmem_reg_0_31_21_21_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_21_21_i_3
       (.I0(dmem_reg_0_31_21_21_i_8_n_0),
        .I1(dmem_reg_0_31_21_21_i_9_n_0),
        .O(dmem_reg_0_31_21_21_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_21_21_i_4
       (.I0(dmem_reg_0_31_21_21_i_10_n_0),
        .I1(dmem_reg_0_31_21_21_i_11_n_0),
        .O(dmem_reg_0_31_21_21_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_21_21_i_5
       (.I0(dmem_reg_0_31_21_21_i_12_n_0),
        .I1(dmem_reg_0_31_21_21_i_13_n_0),
        .O(dmem_reg_0_31_21_21_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_6
       (.I0(\array_reg_reg_n_0_[27][21] ),
        .I1(\array_reg_reg_n_0_[26][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][21] ),
        .O(dmem_reg_0_31_21_21_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_7
       (.I0(\array_reg_reg_n_0_[31][21] ),
        .I1(\array_reg_reg_n_0_[30][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][21] ),
        .O(dmem_reg_0_31_21_21_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_8
       (.I0(\array_reg_reg_n_0_[19][21] ),
        .I1(\array_reg_reg_n_0_[18][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][21] ),
        .O(dmem_reg_0_31_21_21_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_21_21_i_9
       (.I0(\array_reg_reg_n_0_[23][21] ),
        .I1(\array_reg_reg_n_0_[22][21] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][21] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][21] ),
        .O(dmem_reg_0_31_21_21_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_1
       (.I0(dmem_reg_0_31_22_22_i_2_n_0),
        .I1(dmem_reg_0_31_22_22_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_22_22_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_22_22_i_5_n_0),
        .O(DMEM_data_in[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_10
       (.I0(\array_reg_reg_n_0_[11][22] ),
        .I1(\array_reg_reg_n_0_[10][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][22] ),
        .O(dmem_reg_0_31_22_22_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_11
       (.I0(\array_reg_reg_n_0_[15][22] ),
        .I1(\array_reg_reg_n_0_[14][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][22] ),
        .O(dmem_reg_0_31_22_22_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_12
       (.I0(\array_reg_reg_n_0_[3][22] ),
        .I1(\array_reg_reg_n_0_[2][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][22] ),
        .O(dmem_reg_0_31_22_22_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_13
       (.I0(\array_reg_reg_n_0_[7][22] ),
        .I1(\array_reg_reg_n_0_[6][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][22] ),
        .O(dmem_reg_0_31_22_22_i_13_n_0));
  MUXF7 dmem_reg_0_31_22_22_i_2
       (.I0(dmem_reg_0_31_22_22_i_6_n_0),
        .I1(dmem_reg_0_31_22_22_i_7_n_0),
        .O(dmem_reg_0_31_22_22_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_22_22_i_3
       (.I0(dmem_reg_0_31_22_22_i_8_n_0),
        .I1(dmem_reg_0_31_22_22_i_9_n_0),
        .O(dmem_reg_0_31_22_22_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_22_22_i_4
       (.I0(dmem_reg_0_31_22_22_i_10_n_0),
        .I1(dmem_reg_0_31_22_22_i_11_n_0),
        .O(dmem_reg_0_31_22_22_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_22_22_i_5
       (.I0(dmem_reg_0_31_22_22_i_12_n_0),
        .I1(dmem_reg_0_31_22_22_i_13_n_0),
        .O(dmem_reg_0_31_22_22_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_6
       (.I0(\array_reg_reg_n_0_[27][22] ),
        .I1(\array_reg_reg_n_0_[26][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][22] ),
        .O(dmem_reg_0_31_22_22_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_7
       (.I0(\array_reg_reg_n_0_[31][22] ),
        .I1(\array_reg_reg_n_0_[30][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][22] ),
        .O(dmem_reg_0_31_22_22_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_8
       (.I0(\array_reg_reg_n_0_[19][22] ),
        .I1(\array_reg_reg_n_0_[18][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][22] ),
        .O(dmem_reg_0_31_22_22_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_22_22_i_9
       (.I0(\array_reg_reg_n_0_[23][22] ),
        .I1(\array_reg_reg_n_0_[22][22] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][22] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][22] ),
        .O(dmem_reg_0_31_22_22_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_1
       (.I0(dmem_reg_0_31_23_23_i_2_n_0),
        .I1(dmem_reg_0_31_23_23_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_23_23_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_23_23_i_5_n_0),
        .O(DMEM_data_in[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_10
       (.I0(\array_reg_reg_n_0_[11][23] ),
        .I1(\array_reg_reg_n_0_[10][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][23] ),
        .O(dmem_reg_0_31_23_23_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_11
       (.I0(\array_reg_reg_n_0_[15][23] ),
        .I1(\array_reg_reg_n_0_[14][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][23] ),
        .O(dmem_reg_0_31_23_23_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_12
       (.I0(\array_reg_reg_n_0_[3][23] ),
        .I1(\array_reg_reg_n_0_[2][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][23] ),
        .O(dmem_reg_0_31_23_23_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_13
       (.I0(\array_reg_reg_n_0_[7][23] ),
        .I1(\array_reg_reg_n_0_[6][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][23] ),
        .O(dmem_reg_0_31_23_23_i_13_n_0));
  MUXF7 dmem_reg_0_31_23_23_i_2
       (.I0(dmem_reg_0_31_23_23_i_6_n_0),
        .I1(dmem_reg_0_31_23_23_i_7_n_0),
        .O(dmem_reg_0_31_23_23_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_23_23_i_3
       (.I0(dmem_reg_0_31_23_23_i_8_n_0),
        .I1(dmem_reg_0_31_23_23_i_9_n_0),
        .O(dmem_reg_0_31_23_23_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_23_23_i_4
       (.I0(dmem_reg_0_31_23_23_i_10_n_0),
        .I1(dmem_reg_0_31_23_23_i_11_n_0),
        .O(dmem_reg_0_31_23_23_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_23_23_i_5
       (.I0(dmem_reg_0_31_23_23_i_12_n_0),
        .I1(dmem_reg_0_31_23_23_i_13_n_0),
        .O(dmem_reg_0_31_23_23_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_6
       (.I0(\array_reg_reg_n_0_[27][23] ),
        .I1(\array_reg_reg_n_0_[26][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][23] ),
        .O(dmem_reg_0_31_23_23_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_7
       (.I0(\array_reg_reg_n_0_[31][23] ),
        .I1(\array_reg_reg_n_0_[30][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][23] ),
        .O(dmem_reg_0_31_23_23_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_8
       (.I0(\array_reg_reg_n_0_[19][23] ),
        .I1(\array_reg_reg_n_0_[18][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][23] ),
        .O(dmem_reg_0_31_23_23_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_23_23_i_9
       (.I0(\array_reg_reg_n_0_[23][23] ),
        .I1(\array_reg_reg_n_0_[22][23] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][23] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][23] ),
        .O(dmem_reg_0_31_23_23_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_1
       (.I0(dmem_reg_0_31_24_24_i_2_n_0),
        .I1(dmem_reg_0_31_24_24_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_24_24_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_24_24_i_5_n_0),
        .O(DMEM_data_in[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_10
       (.I0(\array_reg_reg_n_0_[11][24] ),
        .I1(\array_reg_reg_n_0_[10][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][24] ),
        .O(dmem_reg_0_31_24_24_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_11
       (.I0(\array_reg_reg_n_0_[15][24] ),
        .I1(\array_reg_reg_n_0_[14][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][24] ),
        .O(dmem_reg_0_31_24_24_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_12
       (.I0(\array_reg_reg_n_0_[3][24] ),
        .I1(\array_reg_reg_n_0_[2][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][24] ),
        .O(dmem_reg_0_31_24_24_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_13
       (.I0(\array_reg_reg_n_0_[7][24] ),
        .I1(\array_reg_reg_n_0_[6][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][24] ),
        .O(dmem_reg_0_31_24_24_i_13_n_0));
  MUXF7 dmem_reg_0_31_24_24_i_2
       (.I0(dmem_reg_0_31_24_24_i_6_n_0),
        .I1(dmem_reg_0_31_24_24_i_7_n_0),
        .O(dmem_reg_0_31_24_24_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_24_24_i_3
       (.I0(dmem_reg_0_31_24_24_i_8_n_0),
        .I1(dmem_reg_0_31_24_24_i_9_n_0),
        .O(dmem_reg_0_31_24_24_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_24_24_i_4
       (.I0(dmem_reg_0_31_24_24_i_10_n_0),
        .I1(dmem_reg_0_31_24_24_i_11_n_0),
        .O(dmem_reg_0_31_24_24_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_24_24_i_5
       (.I0(dmem_reg_0_31_24_24_i_12_n_0),
        .I1(dmem_reg_0_31_24_24_i_13_n_0),
        .O(dmem_reg_0_31_24_24_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_6
       (.I0(\array_reg_reg_n_0_[27][24] ),
        .I1(\array_reg_reg_n_0_[26][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][24] ),
        .O(dmem_reg_0_31_24_24_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_7
       (.I0(\array_reg_reg_n_0_[31][24] ),
        .I1(\array_reg_reg_n_0_[30][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][24] ),
        .O(dmem_reg_0_31_24_24_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_8
       (.I0(\array_reg_reg_n_0_[19][24] ),
        .I1(\array_reg_reg_n_0_[18][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][24] ),
        .O(dmem_reg_0_31_24_24_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_24_24_i_9
       (.I0(\array_reg_reg_n_0_[23][24] ),
        .I1(\array_reg_reg_n_0_[22][24] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][24] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][24] ),
        .O(dmem_reg_0_31_24_24_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_1
       (.I0(dmem_reg_0_31_25_25_i_2_n_0),
        .I1(dmem_reg_0_31_25_25_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_25_25_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_25_25_i_5_n_0),
        .O(DMEM_data_in[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_10
       (.I0(\array_reg_reg_n_0_[11][25] ),
        .I1(\array_reg_reg_n_0_[10][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][25] ),
        .O(dmem_reg_0_31_25_25_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_11
       (.I0(\array_reg_reg_n_0_[15][25] ),
        .I1(\array_reg_reg_n_0_[14][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][25] ),
        .O(dmem_reg_0_31_25_25_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_12
       (.I0(\array_reg_reg_n_0_[3][25] ),
        .I1(\array_reg_reg_n_0_[2][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][25] ),
        .O(dmem_reg_0_31_25_25_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_13
       (.I0(\array_reg_reg_n_0_[7][25] ),
        .I1(\array_reg_reg_n_0_[6][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][25] ),
        .O(dmem_reg_0_31_25_25_i_13_n_0));
  MUXF7 dmem_reg_0_31_25_25_i_2
       (.I0(dmem_reg_0_31_25_25_i_6_n_0),
        .I1(dmem_reg_0_31_25_25_i_7_n_0),
        .O(dmem_reg_0_31_25_25_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_25_25_i_3
       (.I0(dmem_reg_0_31_25_25_i_8_n_0),
        .I1(dmem_reg_0_31_25_25_i_9_n_0),
        .O(dmem_reg_0_31_25_25_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_25_25_i_4
       (.I0(dmem_reg_0_31_25_25_i_10_n_0),
        .I1(dmem_reg_0_31_25_25_i_11_n_0),
        .O(dmem_reg_0_31_25_25_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_25_25_i_5
       (.I0(dmem_reg_0_31_25_25_i_12_n_0),
        .I1(dmem_reg_0_31_25_25_i_13_n_0),
        .O(dmem_reg_0_31_25_25_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_6
       (.I0(\array_reg_reg_n_0_[27][25] ),
        .I1(\array_reg_reg_n_0_[26][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][25] ),
        .O(dmem_reg_0_31_25_25_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_7
       (.I0(\array_reg_reg_n_0_[31][25] ),
        .I1(\array_reg_reg_n_0_[30][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][25] ),
        .O(dmem_reg_0_31_25_25_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_8
       (.I0(\array_reg_reg_n_0_[19][25] ),
        .I1(\array_reg_reg_n_0_[18][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][25] ),
        .O(dmem_reg_0_31_25_25_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_25_25_i_9
       (.I0(\array_reg_reg_n_0_[23][25] ),
        .I1(\array_reg_reg_n_0_[22][25] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][25] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][25] ),
        .O(dmem_reg_0_31_25_25_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_1
       (.I0(dmem_reg_0_31_26_26_i_2_n_0),
        .I1(dmem_reg_0_31_26_26_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_26_26_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_26_26_i_5_n_0),
        .O(DMEM_data_in[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_10
       (.I0(\array_reg_reg_n_0_[11][26] ),
        .I1(\array_reg_reg_n_0_[10][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][26] ),
        .O(dmem_reg_0_31_26_26_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_11
       (.I0(\array_reg_reg_n_0_[15][26] ),
        .I1(\array_reg_reg_n_0_[14][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][26] ),
        .O(dmem_reg_0_31_26_26_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_12
       (.I0(\array_reg_reg_n_0_[3][26] ),
        .I1(\array_reg_reg_n_0_[2][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][26] ),
        .O(dmem_reg_0_31_26_26_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_13
       (.I0(\array_reg_reg_n_0_[7][26] ),
        .I1(\array_reg_reg_n_0_[6][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][26] ),
        .O(dmem_reg_0_31_26_26_i_13_n_0));
  MUXF7 dmem_reg_0_31_26_26_i_2
       (.I0(dmem_reg_0_31_26_26_i_6_n_0),
        .I1(dmem_reg_0_31_26_26_i_7_n_0),
        .O(dmem_reg_0_31_26_26_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_26_26_i_3
       (.I0(dmem_reg_0_31_26_26_i_8_n_0),
        .I1(dmem_reg_0_31_26_26_i_9_n_0),
        .O(dmem_reg_0_31_26_26_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_26_26_i_4
       (.I0(dmem_reg_0_31_26_26_i_10_n_0),
        .I1(dmem_reg_0_31_26_26_i_11_n_0),
        .O(dmem_reg_0_31_26_26_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_26_26_i_5
       (.I0(dmem_reg_0_31_26_26_i_12_n_0),
        .I1(dmem_reg_0_31_26_26_i_13_n_0),
        .O(dmem_reg_0_31_26_26_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_6
       (.I0(\array_reg_reg_n_0_[27][26] ),
        .I1(\array_reg_reg_n_0_[26][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][26] ),
        .O(dmem_reg_0_31_26_26_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_7
       (.I0(\array_reg_reg_n_0_[31][26] ),
        .I1(\array_reg_reg_n_0_[30][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][26] ),
        .O(dmem_reg_0_31_26_26_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_8
       (.I0(\array_reg_reg_n_0_[19][26] ),
        .I1(\array_reg_reg_n_0_[18][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][26] ),
        .O(dmem_reg_0_31_26_26_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_26_26_i_9
       (.I0(\array_reg_reg_n_0_[23][26] ),
        .I1(\array_reg_reg_n_0_[22][26] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][26] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][26] ),
        .O(dmem_reg_0_31_26_26_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_1
       (.I0(dmem_reg_0_31_27_27_i_2_n_0),
        .I1(dmem_reg_0_31_27_27_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_27_27_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_27_27_i_5_n_0),
        .O(DMEM_data_in[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_10
       (.I0(\array_reg_reg_n_0_[11][27] ),
        .I1(\array_reg_reg_n_0_[10][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][27] ),
        .O(dmem_reg_0_31_27_27_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_11
       (.I0(\array_reg_reg_n_0_[15][27] ),
        .I1(\array_reg_reg_n_0_[14][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][27] ),
        .O(dmem_reg_0_31_27_27_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_12
       (.I0(\array_reg_reg_n_0_[3][27] ),
        .I1(\array_reg_reg_n_0_[2][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][27] ),
        .O(dmem_reg_0_31_27_27_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_13
       (.I0(\array_reg_reg_n_0_[7][27] ),
        .I1(\array_reg_reg_n_0_[6][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][27] ),
        .O(dmem_reg_0_31_27_27_i_13_n_0));
  MUXF7 dmem_reg_0_31_27_27_i_2
       (.I0(dmem_reg_0_31_27_27_i_6_n_0),
        .I1(dmem_reg_0_31_27_27_i_7_n_0),
        .O(dmem_reg_0_31_27_27_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_27_27_i_3
       (.I0(dmem_reg_0_31_27_27_i_8_n_0),
        .I1(dmem_reg_0_31_27_27_i_9_n_0),
        .O(dmem_reg_0_31_27_27_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_27_27_i_4
       (.I0(dmem_reg_0_31_27_27_i_10_n_0),
        .I1(dmem_reg_0_31_27_27_i_11_n_0),
        .O(dmem_reg_0_31_27_27_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_27_27_i_5
       (.I0(dmem_reg_0_31_27_27_i_12_n_0),
        .I1(dmem_reg_0_31_27_27_i_13_n_0),
        .O(dmem_reg_0_31_27_27_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_6
       (.I0(\array_reg_reg_n_0_[27][27] ),
        .I1(\array_reg_reg_n_0_[26][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][27] ),
        .O(dmem_reg_0_31_27_27_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_7
       (.I0(\array_reg_reg_n_0_[31][27] ),
        .I1(\array_reg_reg_n_0_[30][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][27] ),
        .O(dmem_reg_0_31_27_27_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_8
       (.I0(\array_reg_reg_n_0_[19][27] ),
        .I1(\array_reg_reg_n_0_[18][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][27] ),
        .O(dmem_reg_0_31_27_27_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_27_27_i_9
       (.I0(\array_reg_reg_n_0_[23][27] ),
        .I1(\array_reg_reg_n_0_[22][27] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][27] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][27] ),
        .O(dmem_reg_0_31_27_27_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_1
       (.I0(dmem_reg_0_31_28_28_i_2_n_0),
        .I1(dmem_reg_0_31_28_28_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_28_28_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_28_28_i_5_n_0),
        .O(DMEM_data_in[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_10
       (.I0(\array_reg_reg_n_0_[11][28] ),
        .I1(\array_reg_reg_n_0_[10][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][28] ),
        .O(dmem_reg_0_31_28_28_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_11
       (.I0(\array_reg_reg_n_0_[15][28] ),
        .I1(\array_reg_reg_n_0_[14][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][28] ),
        .O(dmem_reg_0_31_28_28_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_12
       (.I0(\array_reg_reg_n_0_[3][28] ),
        .I1(\array_reg_reg_n_0_[2][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][28] ),
        .O(dmem_reg_0_31_28_28_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_13
       (.I0(\array_reg_reg_n_0_[7][28] ),
        .I1(\array_reg_reg_n_0_[6][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][28] ),
        .O(dmem_reg_0_31_28_28_i_13_n_0));
  MUXF7 dmem_reg_0_31_28_28_i_2
       (.I0(dmem_reg_0_31_28_28_i_6_n_0),
        .I1(dmem_reg_0_31_28_28_i_7_n_0),
        .O(dmem_reg_0_31_28_28_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_28_28_i_3
       (.I0(dmem_reg_0_31_28_28_i_8_n_0),
        .I1(dmem_reg_0_31_28_28_i_9_n_0),
        .O(dmem_reg_0_31_28_28_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_28_28_i_4
       (.I0(dmem_reg_0_31_28_28_i_10_n_0),
        .I1(dmem_reg_0_31_28_28_i_11_n_0),
        .O(dmem_reg_0_31_28_28_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_28_28_i_5
       (.I0(dmem_reg_0_31_28_28_i_12_n_0),
        .I1(dmem_reg_0_31_28_28_i_13_n_0),
        .O(dmem_reg_0_31_28_28_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_6
       (.I0(\array_reg_reg_n_0_[27][28] ),
        .I1(\array_reg_reg_n_0_[26][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][28] ),
        .O(dmem_reg_0_31_28_28_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_7
       (.I0(\array_reg_reg_n_0_[31][28] ),
        .I1(\array_reg_reg_n_0_[30][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][28] ),
        .O(dmem_reg_0_31_28_28_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_8
       (.I0(\array_reg_reg_n_0_[19][28] ),
        .I1(\array_reg_reg_n_0_[18][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][28] ),
        .O(dmem_reg_0_31_28_28_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_28_28_i_9
       (.I0(\array_reg_reg_n_0_[23][28] ),
        .I1(\array_reg_reg_n_0_[22][28] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][28] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][28] ),
        .O(dmem_reg_0_31_28_28_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_1
       (.I0(dmem_reg_0_31_29_29_i_2_n_0),
        .I1(dmem_reg_0_31_29_29_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_29_29_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_29_29_i_5_n_0),
        .O(DMEM_data_in[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_10
       (.I0(\array_reg_reg_n_0_[11][29] ),
        .I1(\array_reg_reg_n_0_[10][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][29] ),
        .O(dmem_reg_0_31_29_29_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_11
       (.I0(\array_reg_reg_n_0_[15][29] ),
        .I1(\array_reg_reg_n_0_[14][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][29] ),
        .O(dmem_reg_0_31_29_29_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_12
       (.I0(\array_reg_reg_n_0_[3][29] ),
        .I1(\array_reg_reg_n_0_[2][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][29] ),
        .O(dmem_reg_0_31_29_29_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_13
       (.I0(\array_reg_reg_n_0_[7][29] ),
        .I1(\array_reg_reg_n_0_[6][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][29] ),
        .O(dmem_reg_0_31_29_29_i_13_n_0));
  MUXF7 dmem_reg_0_31_29_29_i_2
       (.I0(dmem_reg_0_31_29_29_i_6_n_0),
        .I1(dmem_reg_0_31_29_29_i_7_n_0),
        .O(dmem_reg_0_31_29_29_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_29_29_i_3
       (.I0(dmem_reg_0_31_29_29_i_8_n_0),
        .I1(dmem_reg_0_31_29_29_i_9_n_0),
        .O(dmem_reg_0_31_29_29_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_29_29_i_4
       (.I0(dmem_reg_0_31_29_29_i_10_n_0),
        .I1(dmem_reg_0_31_29_29_i_11_n_0),
        .O(dmem_reg_0_31_29_29_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_29_29_i_5
       (.I0(dmem_reg_0_31_29_29_i_12_n_0),
        .I1(dmem_reg_0_31_29_29_i_13_n_0),
        .O(dmem_reg_0_31_29_29_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_6
       (.I0(\array_reg_reg_n_0_[27][29] ),
        .I1(\array_reg_reg_n_0_[26][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][29] ),
        .O(dmem_reg_0_31_29_29_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_7
       (.I0(\array_reg_reg_n_0_[31][29] ),
        .I1(\array_reg_reg_n_0_[30][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][29] ),
        .O(dmem_reg_0_31_29_29_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_8
       (.I0(\array_reg_reg_n_0_[19][29] ),
        .I1(\array_reg_reg_n_0_[18][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][29] ),
        .O(dmem_reg_0_31_29_29_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_29_29_i_9
       (.I0(\array_reg_reg_n_0_[23][29] ),
        .I1(\array_reg_reg_n_0_[22][29] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][29] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][29] ),
        .O(dmem_reg_0_31_29_29_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_1
       (.I0(dmem_reg_0_31_2_2_i_2_n_0),
        .I1(dmem_reg_0_31_2_2_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_2_2_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_2_2_i_5_n_0),
        .O(DMEM_data_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_10
       (.I0(\array_reg_reg_n_0_[11][2] ),
        .I1(\array_reg_reg_n_0_[10][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][2] ),
        .O(dmem_reg_0_31_2_2_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_11
       (.I0(\array_reg_reg_n_0_[15][2] ),
        .I1(\array_reg_reg_n_0_[14][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][2] ),
        .O(dmem_reg_0_31_2_2_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_12
       (.I0(\array_reg_reg_n_0_[3][2] ),
        .I1(\array_reg_reg_n_0_[2][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][2] ),
        .O(dmem_reg_0_31_2_2_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_13
       (.I0(\array_reg_reg_n_0_[7][2] ),
        .I1(\array_reg_reg_n_0_[6][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][2] ),
        .O(dmem_reg_0_31_2_2_i_13_n_0));
  MUXF7 dmem_reg_0_31_2_2_i_2
       (.I0(dmem_reg_0_31_2_2_i_6_n_0),
        .I1(dmem_reg_0_31_2_2_i_7_n_0),
        .O(dmem_reg_0_31_2_2_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_2_2_i_3
       (.I0(dmem_reg_0_31_2_2_i_8_n_0),
        .I1(dmem_reg_0_31_2_2_i_9_n_0),
        .O(dmem_reg_0_31_2_2_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_2_2_i_4
       (.I0(dmem_reg_0_31_2_2_i_10_n_0),
        .I1(dmem_reg_0_31_2_2_i_11_n_0),
        .O(dmem_reg_0_31_2_2_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_2_2_i_5
       (.I0(dmem_reg_0_31_2_2_i_12_n_0),
        .I1(dmem_reg_0_31_2_2_i_13_n_0),
        .O(dmem_reg_0_31_2_2_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_6
       (.I0(\array_reg_reg_n_0_[27][2] ),
        .I1(\array_reg_reg_n_0_[26][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][2] ),
        .O(dmem_reg_0_31_2_2_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_7
       (.I0(\array_reg_reg_n_0_[31][2] ),
        .I1(\array_reg_reg_n_0_[30][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][2] ),
        .O(dmem_reg_0_31_2_2_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_8
       (.I0(\array_reg_reg_n_0_[19][2] ),
        .I1(\array_reg_reg_n_0_[18][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][2] ),
        .O(dmem_reg_0_31_2_2_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_2_2_i_9
       (.I0(\array_reg_reg_n_0_[23][2] ),
        .I1(\array_reg_reg_n_0_[22][2] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][2] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][2] ),
        .O(dmem_reg_0_31_2_2_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_1
       (.I0(dmem_reg_0_31_30_30_i_2_n_0),
        .I1(dmem_reg_0_31_30_30_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_30_30_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_30_30_i_5_n_0),
        .O(DMEM_data_in[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_10
       (.I0(\array_reg_reg_n_0_[11][30] ),
        .I1(\array_reg_reg_n_0_[10][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][30] ),
        .O(dmem_reg_0_31_30_30_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_11
       (.I0(\array_reg_reg_n_0_[15][30] ),
        .I1(\array_reg_reg_n_0_[14][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][30] ),
        .O(dmem_reg_0_31_30_30_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_12
       (.I0(\array_reg_reg_n_0_[3][30] ),
        .I1(\array_reg_reg_n_0_[2][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][30] ),
        .O(dmem_reg_0_31_30_30_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_13
       (.I0(\array_reg_reg_n_0_[7][30] ),
        .I1(\array_reg_reg_n_0_[6][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][30] ),
        .O(dmem_reg_0_31_30_30_i_13_n_0));
  MUXF7 dmem_reg_0_31_30_30_i_2
       (.I0(dmem_reg_0_31_30_30_i_6_n_0),
        .I1(dmem_reg_0_31_30_30_i_7_n_0),
        .O(dmem_reg_0_31_30_30_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_30_30_i_3
       (.I0(dmem_reg_0_31_30_30_i_8_n_0),
        .I1(dmem_reg_0_31_30_30_i_9_n_0),
        .O(dmem_reg_0_31_30_30_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_30_30_i_4
       (.I0(dmem_reg_0_31_30_30_i_10_n_0),
        .I1(dmem_reg_0_31_30_30_i_11_n_0),
        .O(dmem_reg_0_31_30_30_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_30_30_i_5
       (.I0(dmem_reg_0_31_30_30_i_12_n_0),
        .I1(dmem_reg_0_31_30_30_i_13_n_0),
        .O(dmem_reg_0_31_30_30_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_6
       (.I0(\array_reg_reg_n_0_[27][30] ),
        .I1(\array_reg_reg_n_0_[26][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][30] ),
        .O(dmem_reg_0_31_30_30_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_7
       (.I0(\array_reg_reg_n_0_[31][30] ),
        .I1(\array_reg_reg_n_0_[30][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][30] ),
        .O(dmem_reg_0_31_30_30_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_8
       (.I0(\array_reg_reg_n_0_[19][30] ),
        .I1(\array_reg_reg_n_0_[18][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][30] ),
        .O(dmem_reg_0_31_30_30_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_30_30_i_9
       (.I0(\array_reg_reg_n_0_[23][30] ),
        .I1(\array_reg_reg_n_0_[22][30] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][30] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][30] ),
        .O(dmem_reg_0_31_30_30_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_1
       (.I0(dmem_reg_0_31_31_31_i_2_n_0),
        .I1(dmem_reg_0_31_31_31_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_31_31_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_31_31_i_5_n_0),
        .O(DMEM_data_in[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_10
       (.I0(\array_reg_reg_n_0_[11][31] ),
        .I1(\array_reg_reg_n_0_[10][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][31] ),
        .O(dmem_reg_0_31_31_31_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_11
       (.I0(\array_reg_reg_n_0_[15][31] ),
        .I1(\array_reg_reg_n_0_[14][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][31] ),
        .O(dmem_reg_0_31_31_31_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_12
       (.I0(\array_reg_reg_n_0_[3][31] ),
        .I1(\array_reg_reg_n_0_[2][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][31] ),
        .O(dmem_reg_0_31_31_31_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_13
       (.I0(\array_reg_reg_n_0_[7][31] ),
        .I1(\array_reg_reg_n_0_[6][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][31] ),
        .O(dmem_reg_0_31_31_31_i_13_n_0));
  MUXF7 dmem_reg_0_31_31_31_i_2
       (.I0(dmem_reg_0_31_31_31_i_6_n_0),
        .I1(dmem_reg_0_31_31_31_i_7_n_0),
        .O(dmem_reg_0_31_31_31_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_31_31_i_3
       (.I0(dmem_reg_0_31_31_31_i_8_n_0),
        .I1(dmem_reg_0_31_31_31_i_9_n_0),
        .O(dmem_reg_0_31_31_31_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_31_31_i_4
       (.I0(dmem_reg_0_31_31_31_i_10_n_0),
        .I1(dmem_reg_0_31_31_31_i_11_n_0),
        .O(dmem_reg_0_31_31_31_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_31_31_i_5
       (.I0(dmem_reg_0_31_31_31_i_12_n_0),
        .I1(dmem_reg_0_31_31_31_i_13_n_0),
        .O(dmem_reg_0_31_31_31_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_6
       (.I0(\array_reg_reg_n_0_[27][31] ),
        .I1(\array_reg_reg_n_0_[26][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][31] ),
        .O(dmem_reg_0_31_31_31_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_7
       (.I0(\array_reg_reg_n_0_[31][31] ),
        .I1(\array_reg_reg_n_0_[30][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][31] ),
        .O(dmem_reg_0_31_31_31_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_8
       (.I0(\array_reg_reg_n_0_[19][31] ),
        .I1(\array_reg_reg_n_0_[18][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][31] ),
        .O(dmem_reg_0_31_31_31_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_31_31_i_9
       (.I0(\array_reg_reg_n_0_[23][31] ),
        .I1(\array_reg_reg_n_0_[22][31] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][31] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][31] ),
        .O(dmem_reg_0_31_31_31_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_1
       (.I0(dmem_reg_0_31_3_3_i_2_n_0),
        .I1(dmem_reg_0_31_3_3_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_3_3_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_3_3_i_5_n_0),
        .O(DMEM_data_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_10
       (.I0(\array_reg_reg_n_0_[11][3] ),
        .I1(\array_reg_reg_n_0_[10][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][3] ),
        .O(dmem_reg_0_31_3_3_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_11
       (.I0(\array_reg_reg_n_0_[15][3] ),
        .I1(\array_reg_reg_n_0_[14][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][3] ),
        .O(dmem_reg_0_31_3_3_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_12
       (.I0(\array_reg_reg_n_0_[3][3] ),
        .I1(\array_reg_reg_n_0_[2][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][3] ),
        .O(dmem_reg_0_31_3_3_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_13
       (.I0(\array_reg_reg_n_0_[7][3] ),
        .I1(\array_reg_reg_n_0_[6][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][3] ),
        .O(dmem_reg_0_31_3_3_i_13_n_0));
  MUXF7 dmem_reg_0_31_3_3_i_2
       (.I0(dmem_reg_0_31_3_3_i_6_n_0),
        .I1(dmem_reg_0_31_3_3_i_7_n_0),
        .O(dmem_reg_0_31_3_3_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_3_3_i_3
       (.I0(dmem_reg_0_31_3_3_i_8_n_0),
        .I1(dmem_reg_0_31_3_3_i_9_n_0),
        .O(dmem_reg_0_31_3_3_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_3_3_i_4
       (.I0(dmem_reg_0_31_3_3_i_10_n_0),
        .I1(dmem_reg_0_31_3_3_i_11_n_0),
        .O(dmem_reg_0_31_3_3_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_3_3_i_5
       (.I0(dmem_reg_0_31_3_3_i_12_n_0),
        .I1(dmem_reg_0_31_3_3_i_13_n_0),
        .O(dmem_reg_0_31_3_3_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_6
       (.I0(\array_reg_reg_n_0_[27][3] ),
        .I1(\array_reg_reg_n_0_[26][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][3] ),
        .O(dmem_reg_0_31_3_3_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_7
       (.I0(\array_reg_reg_n_0_[31][3] ),
        .I1(\array_reg_reg_n_0_[30][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][3] ),
        .O(dmem_reg_0_31_3_3_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_8
       (.I0(\array_reg_reg_n_0_[19][3] ),
        .I1(\array_reg_reg_n_0_[18][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][3] ),
        .O(dmem_reg_0_31_3_3_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_3_3_i_9
       (.I0(\array_reg_reg_n_0_[23][3] ),
        .I1(\array_reg_reg_n_0_[22][3] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][3] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][3] ),
        .O(dmem_reg_0_31_3_3_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_1
       (.I0(dmem_reg_0_31_4_4_i_2_n_0),
        .I1(dmem_reg_0_31_4_4_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_4_4_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_4_4_i_5_n_0),
        .O(DMEM_data_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_10
       (.I0(\array_reg_reg_n_0_[11][4] ),
        .I1(\array_reg_reg_n_0_[10][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][4] ),
        .O(dmem_reg_0_31_4_4_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_11
       (.I0(\array_reg_reg_n_0_[15][4] ),
        .I1(\array_reg_reg_n_0_[14][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][4] ),
        .O(dmem_reg_0_31_4_4_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_12
       (.I0(\array_reg_reg_n_0_[3][4] ),
        .I1(\array_reg_reg_n_0_[2][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][4] ),
        .O(dmem_reg_0_31_4_4_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_13
       (.I0(\array_reg_reg_n_0_[7][4] ),
        .I1(\array_reg_reg_n_0_[6][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][4] ),
        .O(dmem_reg_0_31_4_4_i_13_n_0));
  MUXF7 dmem_reg_0_31_4_4_i_2
       (.I0(dmem_reg_0_31_4_4_i_6_n_0),
        .I1(dmem_reg_0_31_4_4_i_7_n_0),
        .O(dmem_reg_0_31_4_4_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_4_4_i_3
       (.I0(dmem_reg_0_31_4_4_i_8_n_0),
        .I1(dmem_reg_0_31_4_4_i_9_n_0),
        .O(dmem_reg_0_31_4_4_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_4_4_i_4
       (.I0(dmem_reg_0_31_4_4_i_10_n_0),
        .I1(dmem_reg_0_31_4_4_i_11_n_0),
        .O(dmem_reg_0_31_4_4_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_4_4_i_5
       (.I0(dmem_reg_0_31_4_4_i_12_n_0),
        .I1(dmem_reg_0_31_4_4_i_13_n_0),
        .O(dmem_reg_0_31_4_4_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_6
       (.I0(\array_reg_reg_n_0_[27][4] ),
        .I1(\array_reg_reg_n_0_[26][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][4] ),
        .O(dmem_reg_0_31_4_4_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_7
       (.I0(\array_reg_reg_n_0_[31][4] ),
        .I1(\array_reg_reg_n_0_[30][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][4] ),
        .O(dmem_reg_0_31_4_4_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_8
       (.I0(\array_reg_reg_n_0_[19][4] ),
        .I1(\array_reg_reg_n_0_[18][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][4] ),
        .O(dmem_reg_0_31_4_4_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_4_4_i_9
       (.I0(\array_reg_reg_n_0_[23][4] ),
        .I1(\array_reg_reg_n_0_[22][4] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][4] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][4] ),
        .O(dmem_reg_0_31_4_4_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_1
       (.I0(dmem_reg_0_31_5_5_i_2_n_0),
        .I1(dmem_reg_0_31_5_5_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_5_5_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_5_5_i_5_n_0),
        .O(DMEM_data_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_10
       (.I0(\array_reg_reg_n_0_[11][5] ),
        .I1(\array_reg_reg_n_0_[10][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][5] ),
        .O(dmem_reg_0_31_5_5_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_11
       (.I0(\array_reg_reg_n_0_[15][5] ),
        .I1(\array_reg_reg_n_0_[14][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][5] ),
        .O(dmem_reg_0_31_5_5_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_12
       (.I0(\array_reg_reg_n_0_[3][5] ),
        .I1(\array_reg_reg_n_0_[2][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][5] ),
        .O(dmem_reg_0_31_5_5_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_13
       (.I0(\array_reg_reg_n_0_[7][5] ),
        .I1(\array_reg_reg_n_0_[6][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][5] ),
        .O(dmem_reg_0_31_5_5_i_13_n_0));
  MUXF7 dmem_reg_0_31_5_5_i_2
       (.I0(dmem_reg_0_31_5_5_i_6_n_0),
        .I1(dmem_reg_0_31_5_5_i_7_n_0),
        .O(dmem_reg_0_31_5_5_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_5_5_i_3
       (.I0(dmem_reg_0_31_5_5_i_8_n_0),
        .I1(dmem_reg_0_31_5_5_i_9_n_0),
        .O(dmem_reg_0_31_5_5_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_5_5_i_4
       (.I0(dmem_reg_0_31_5_5_i_10_n_0),
        .I1(dmem_reg_0_31_5_5_i_11_n_0),
        .O(dmem_reg_0_31_5_5_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_5_5_i_5
       (.I0(dmem_reg_0_31_5_5_i_12_n_0),
        .I1(dmem_reg_0_31_5_5_i_13_n_0),
        .O(dmem_reg_0_31_5_5_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_6
       (.I0(\array_reg_reg_n_0_[27][5] ),
        .I1(\array_reg_reg_n_0_[26][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][5] ),
        .O(dmem_reg_0_31_5_5_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_7
       (.I0(\array_reg_reg_n_0_[31][5] ),
        .I1(\array_reg_reg_n_0_[30][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][5] ),
        .O(dmem_reg_0_31_5_5_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_8
       (.I0(\array_reg_reg_n_0_[19][5] ),
        .I1(\array_reg_reg_n_0_[18][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][5] ),
        .O(dmem_reg_0_31_5_5_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_5_5_i_9
       (.I0(\array_reg_reg_n_0_[23][5] ),
        .I1(\array_reg_reg_n_0_[22][5] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][5] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][5] ),
        .O(dmem_reg_0_31_5_5_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_1
       (.I0(dmem_reg_0_31_6_6_i_2_n_0),
        .I1(dmem_reg_0_31_6_6_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_6_6_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_6_6_i_5_n_0),
        .O(DMEM_data_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_10
       (.I0(\array_reg_reg_n_0_[11][6] ),
        .I1(\array_reg_reg_n_0_[10][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][6] ),
        .O(dmem_reg_0_31_6_6_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_11
       (.I0(\array_reg_reg_n_0_[15][6] ),
        .I1(\array_reg_reg_n_0_[14][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][6] ),
        .O(dmem_reg_0_31_6_6_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_12
       (.I0(\array_reg_reg_n_0_[3][6] ),
        .I1(\array_reg_reg_n_0_[2][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][6] ),
        .O(dmem_reg_0_31_6_6_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_13
       (.I0(\array_reg_reg_n_0_[7][6] ),
        .I1(\array_reg_reg_n_0_[6][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][6] ),
        .O(dmem_reg_0_31_6_6_i_13_n_0));
  MUXF7 dmem_reg_0_31_6_6_i_2
       (.I0(dmem_reg_0_31_6_6_i_6_n_0),
        .I1(dmem_reg_0_31_6_6_i_7_n_0),
        .O(dmem_reg_0_31_6_6_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_6_6_i_3
       (.I0(dmem_reg_0_31_6_6_i_8_n_0),
        .I1(dmem_reg_0_31_6_6_i_9_n_0),
        .O(dmem_reg_0_31_6_6_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_6_6_i_4
       (.I0(dmem_reg_0_31_6_6_i_10_n_0),
        .I1(dmem_reg_0_31_6_6_i_11_n_0),
        .O(dmem_reg_0_31_6_6_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_6_6_i_5
       (.I0(dmem_reg_0_31_6_6_i_12_n_0),
        .I1(dmem_reg_0_31_6_6_i_13_n_0),
        .O(dmem_reg_0_31_6_6_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_6
       (.I0(\array_reg_reg_n_0_[27][6] ),
        .I1(\array_reg_reg_n_0_[26][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][6] ),
        .O(dmem_reg_0_31_6_6_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_7
       (.I0(\array_reg_reg_n_0_[31][6] ),
        .I1(\array_reg_reg_n_0_[30][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][6] ),
        .O(dmem_reg_0_31_6_6_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_8
       (.I0(\array_reg_reg_n_0_[19][6] ),
        .I1(\array_reg_reg_n_0_[18][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][6] ),
        .O(dmem_reg_0_31_6_6_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_6_6_i_9
       (.I0(\array_reg_reg_n_0_[23][6] ),
        .I1(\array_reg_reg_n_0_[22][6] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][6] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][6] ),
        .O(dmem_reg_0_31_6_6_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_1
       (.I0(dmem_reg_0_31_7_7_i_2_n_0),
        .I1(dmem_reg_0_31_7_7_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_7_7_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_7_7_i_5_n_0),
        .O(DMEM_data_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_10
       (.I0(\array_reg_reg_n_0_[11][7] ),
        .I1(\array_reg_reg_n_0_[10][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][7] ),
        .O(dmem_reg_0_31_7_7_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_11
       (.I0(\array_reg_reg_n_0_[15][7] ),
        .I1(\array_reg_reg_n_0_[14][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][7] ),
        .O(dmem_reg_0_31_7_7_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_12
       (.I0(\array_reg_reg_n_0_[3][7] ),
        .I1(\array_reg_reg_n_0_[2][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][7] ),
        .O(dmem_reg_0_31_7_7_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_13
       (.I0(\array_reg_reg_n_0_[7][7] ),
        .I1(\array_reg_reg_n_0_[6][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][7] ),
        .O(dmem_reg_0_31_7_7_i_13_n_0));
  MUXF7 dmem_reg_0_31_7_7_i_2
       (.I0(dmem_reg_0_31_7_7_i_6_n_0),
        .I1(dmem_reg_0_31_7_7_i_7_n_0),
        .O(dmem_reg_0_31_7_7_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_7_7_i_3
       (.I0(dmem_reg_0_31_7_7_i_8_n_0),
        .I1(dmem_reg_0_31_7_7_i_9_n_0),
        .O(dmem_reg_0_31_7_7_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_7_7_i_4
       (.I0(dmem_reg_0_31_7_7_i_10_n_0),
        .I1(dmem_reg_0_31_7_7_i_11_n_0),
        .O(dmem_reg_0_31_7_7_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_7_7_i_5
       (.I0(dmem_reg_0_31_7_7_i_12_n_0),
        .I1(dmem_reg_0_31_7_7_i_13_n_0),
        .O(dmem_reg_0_31_7_7_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_6
       (.I0(\array_reg_reg_n_0_[27][7] ),
        .I1(\array_reg_reg_n_0_[26][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][7] ),
        .O(dmem_reg_0_31_7_7_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_7
       (.I0(\array_reg_reg_n_0_[31][7] ),
        .I1(\array_reg_reg_n_0_[30][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][7] ),
        .O(dmem_reg_0_31_7_7_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_8
       (.I0(\array_reg_reg_n_0_[19][7] ),
        .I1(\array_reg_reg_n_0_[18][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][7] ),
        .O(dmem_reg_0_31_7_7_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_7_7_i_9
       (.I0(\array_reg_reg_n_0_[23][7] ),
        .I1(\array_reg_reg_n_0_[22][7] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][7] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][7] ),
        .O(dmem_reg_0_31_7_7_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_1
       (.I0(dmem_reg_0_31_8_8_i_2_n_0),
        .I1(dmem_reg_0_31_8_8_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_8_8_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_8_8_i_5_n_0),
        .O(DMEM_data_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_10
       (.I0(\array_reg_reg_n_0_[11][8] ),
        .I1(\array_reg_reg_n_0_[10][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][8] ),
        .O(dmem_reg_0_31_8_8_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_11
       (.I0(\array_reg_reg_n_0_[15][8] ),
        .I1(\array_reg_reg_n_0_[14][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][8] ),
        .O(dmem_reg_0_31_8_8_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_12
       (.I0(\array_reg_reg_n_0_[3][8] ),
        .I1(\array_reg_reg_n_0_[2][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][8] ),
        .O(dmem_reg_0_31_8_8_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_13
       (.I0(\array_reg_reg_n_0_[7][8] ),
        .I1(\array_reg_reg_n_0_[6][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][8] ),
        .O(dmem_reg_0_31_8_8_i_13_n_0));
  MUXF7 dmem_reg_0_31_8_8_i_2
       (.I0(dmem_reg_0_31_8_8_i_6_n_0),
        .I1(dmem_reg_0_31_8_8_i_7_n_0),
        .O(dmem_reg_0_31_8_8_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_8_8_i_3
       (.I0(dmem_reg_0_31_8_8_i_8_n_0),
        .I1(dmem_reg_0_31_8_8_i_9_n_0),
        .O(dmem_reg_0_31_8_8_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_8_8_i_4
       (.I0(dmem_reg_0_31_8_8_i_10_n_0),
        .I1(dmem_reg_0_31_8_8_i_11_n_0),
        .O(dmem_reg_0_31_8_8_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_8_8_i_5
       (.I0(dmem_reg_0_31_8_8_i_12_n_0),
        .I1(dmem_reg_0_31_8_8_i_13_n_0),
        .O(dmem_reg_0_31_8_8_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_6
       (.I0(\array_reg_reg_n_0_[27][8] ),
        .I1(\array_reg_reg_n_0_[26][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][8] ),
        .O(dmem_reg_0_31_8_8_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_7
       (.I0(\array_reg_reg_n_0_[31][8] ),
        .I1(\array_reg_reg_n_0_[30][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][8] ),
        .O(dmem_reg_0_31_8_8_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_8
       (.I0(\array_reg_reg_n_0_[19][8] ),
        .I1(\array_reg_reg_n_0_[18][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][8] ),
        .O(dmem_reg_0_31_8_8_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_8_8_i_9
       (.I0(\array_reg_reg_n_0_[23][8] ),
        .I1(\array_reg_reg_n_0_[22][8] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][8] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][8] ),
        .O(dmem_reg_0_31_8_8_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_1
       (.I0(dmem_reg_0_31_9_9_i_2_n_0),
        .I1(dmem_reg_0_31_9_9_i_3_n_0),
        .I2(RtC[4]),
        .I3(dmem_reg_0_31_9_9_i_4_n_0),
        .I4(RtC[3]),
        .I5(dmem_reg_0_31_9_9_i_5_n_0),
        .O(DMEM_data_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_10
       (.I0(\array_reg_reg_n_0_[11][9] ),
        .I1(\array_reg_reg_n_0_[10][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[9][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[8][9] ),
        .O(dmem_reg_0_31_9_9_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_11
       (.I0(\array_reg_reg_n_0_[15][9] ),
        .I1(\array_reg_reg_n_0_[14][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[13][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[12][9] ),
        .O(dmem_reg_0_31_9_9_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_12
       (.I0(\array_reg_reg_n_0_[3][9] ),
        .I1(\array_reg_reg_n_0_[2][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[1][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[0][9] ),
        .O(dmem_reg_0_31_9_9_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_13
       (.I0(\array_reg_reg_n_0_[7][9] ),
        .I1(\array_reg_reg_n_0_[6][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[5][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[4][9] ),
        .O(dmem_reg_0_31_9_9_i_13_n_0));
  MUXF7 dmem_reg_0_31_9_9_i_2
       (.I0(dmem_reg_0_31_9_9_i_6_n_0),
        .I1(dmem_reg_0_31_9_9_i_7_n_0),
        .O(dmem_reg_0_31_9_9_i_2_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_9_9_i_3
       (.I0(dmem_reg_0_31_9_9_i_8_n_0),
        .I1(dmem_reg_0_31_9_9_i_9_n_0),
        .O(dmem_reg_0_31_9_9_i_3_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_9_9_i_4
       (.I0(dmem_reg_0_31_9_9_i_10_n_0),
        .I1(dmem_reg_0_31_9_9_i_11_n_0),
        .O(dmem_reg_0_31_9_9_i_4_n_0),
        .S(RtC[2]));
  MUXF7 dmem_reg_0_31_9_9_i_5
       (.I0(dmem_reg_0_31_9_9_i_12_n_0),
        .I1(dmem_reg_0_31_9_9_i_13_n_0),
        .O(dmem_reg_0_31_9_9_i_5_n_0),
        .S(RtC[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_6
       (.I0(\array_reg_reg_n_0_[27][9] ),
        .I1(\array_reg_reg_n_0_[26][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[25][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[24][9] ),
        .O(dmem_reg_0_31_9_9_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_7
       (.I0(\array_reg_reg_n_0_[31][9] ),
        .I1(\array_reg_reg_n_0_[30][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[29][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[28][9] ),
        .O(dmem_reg_0_31_9_9_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_8
       (.I0(\array_reg_reg_n_0_[19][9] ),
        .I1(\array_reg_reg_n_0_[18][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[17][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[16][9] ),
        .O(dmem_reg_0_31_9_9_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dmem_reg_0_31_9_9_i_9
       (.I0(\array_reg_reg_n_0_[23][9] ),
        .I1(\array_reg_reg_n_0_[22][9] ),
        .I2(RtC[1]),
        .I3(\array_reg_reg_n_0_[21][9] ),
        .I4(RtC[0]),
        .I5(\array_reg_reg_n_0_[20][9] ),
        .O(dmem_reg_0_31_9_9_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_10 
       (.I0(\array_reg_reg_n_0_[23][0] ),
        .I1(\array_reg_reg_n_0_[22][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][0] ),
        .O(\pc_reg[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_11 
       (.I0(\array_reg_reg_n_0_[11][0] ),
        .I1(\array_reg_reg_n_0_[10][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][0] ),
        .O(\pc_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_12 
       (.I0(\array_reg_reg_n_0_[15][0] ),
        .I1(\array_reg_reg_n_0_[14][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][0] ),
        .O(\pc_reg[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_13 
       (.I0(\array_reg_reg_n_0_[3][0] ),
        .I1(\array_reg_reg_n_0_[2][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][0] ),
        .O(\pc_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_14 
       (.I0(\array_reg_reg_n_0_[7][0] ),
        .I1(\array_reg_reg_n_0_[6][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][0] ),
        .O(\pc_reg[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_2 
       (.I0(\pc_reg_reg[0]_i_3_n_0 ),
        .I1(\pc_reg_reg[0]_i_4_n_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[0]_i_5_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[0]_i_6_n_0 ),
        .O(RF_Rs_out[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_7 
       (.I0(\array_reg_reg_n_0_[27][0] ),
        .I1(\array_reg_reg_n_0_[26][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][0] ),
        .O(\pc_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_8 
       (.I0(\array_reg_reg_n_0_[31][0] ),
        .I1(\array_reg_reg_n_0_[30][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][0] ),
        .O(\pc_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[0]_i_9 
       (.I0(\array_reg_reg_n_0_[19][0] ),
        .I1(\array_reg_reg_n_0_[18][0] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][0] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][0] ),
        .O(\pc_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_10 
       (.I0(\array_reg_reg_n_0_[31][10] ),
        .I1(\array_reg_reg_n_0_[30][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][10] ),
        .O(\pc_reg[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_11 
       (.I0(\array_reg_reg_n_0_[19][10] ),
        .I1(\array_reg_reg_n_0_[18][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][10] ),
        .O(\pc_reg[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_12 
       (.I0(\array_reg_reg_n_0_[23][10] ),
        .I1(\array_reg_reg_n_0_[22][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][10] ),
        .O(\pc_reg[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_13 
       (.I0(\array_reg_reg_n_0_[11][10] ),
        .I1(\array_reg_reg_n_0_[10][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][10] ),
        .O(\pc_reg[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_14 
       (.I0(\array_reg_reg_n_0_[15][10] ),
        .I1(\array_reg_reg_n_0_[14][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][10] ),
        .O(\pc_reg[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_15 
       (.I0(\array_reg_reg_n_0_[3][10] ),
        .I1(\array_reg_reg_n_0_[2][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][10] ),
        .O(\pc_reg[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_16 
       (.I0(\array_reg_reg_n_0_[7][10] ),
        .I1(\array_reg_reg_n_0_[6][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][10] ),
        .O(\pc_reg[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_3 
       (.I0(\pc_reg_reg[10] ),
        .I1(\pc_reg_reg[10]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[10]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[10]_i_8_n_0 ),
        .O(RF_Rs_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[10]_i_9 
       (.I0(\array_reg_reg_n_0_[27][10] ),
        .I1(\array_reg_reg_n_0_[26][10] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][10] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][10] ),
        .O(\pc_reg[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_10 
       (.I0(\array_reg_reg_n_0_[31][11] ),
        .I1(\array_reg_reg_n_0_[30][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][11] ),
        .O(\pc_reg[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_11 
       (.I0(\array_reg_reg_n_0_[19][11] ),
        .I1(\array_reg_reg_n_0_[18][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][11] ),
        .O(\pc_reg[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_12 
       (.I0(\array_reg_reg_n_0_[23][11] ),
        .I1(\array_reg_reg_n_0_[22][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][11] ),
        .O(\pc_reg[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_13 
       (.I0(\array_reg_reg_n_0_[11][11] ),
        .I1(\array_reg_reg_n_0_[10][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][11] ),
        .O(\pc_reg[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_14 
       (.I0(\array_reg_reg_n_0_[15][11] ),
        .I1(\array_reg_reg_n_0_[14][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][11] ),
        .O(\pc_reg[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_15 
       (.I0(\array_reg_reg_n_0_[3][11] ),
        .I1(\array_reg_reg_n_0_[2][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][11] ),
        .O(\pc_reg[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_16 
       (.I0(\array_reg_reg_n_0_[7][11] ),
        .I1(\array_reg_reg_n_0_[6][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][11] ),
        .O(\pc_reg[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_3 
       (.I0(\pc_reg_reg[11] ),
        .I1(\pc_reg_reg[11]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[11]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[11]_i_8_n_0 ),
        .O(RF_Rs_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[11]_i_9 
       (.I0(\array_reg_reg_n_0_[27][11] ),
        .I1(\array_reg_reg_n_0_[26][11] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][11] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][11] ),
        .O(\pc_reg[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_10 
       (.I0(\array_reg_reg_n_0_[31][12] ),
        .I1(\array_reg_reg_n_0_[30][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][12] ),
        .O(\pc_reg[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_11 
       (.I0(\array_reg_reg_n_0_[19][12] ),
        .I1(\array_reg_reg_n_0_[18][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][12] ),
        .O(\pc_reg[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_12 
       (.I0(\array_reg_reg_n_0_[23][12] ),
        .I1(\array_reg_reg_n_0_[22][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][12] ),
        .O(\pc_reg[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_13 
       (.I0(\array_reg_reg_n_0_[11][12] ),
        .I1(\array_reg_reg_n_0_[10][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][12] ),
        .O(\pc_reg[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_14 
       (.I0(\array_reg_reg_n_0_[15][12] ),
        .I1(\array_reg_reg_n_0_[14][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][12] ),
        .O(\pc_reg[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_15 
       (.I0(\array_reg_reg_n_0_[3][12] ),
        .I1(\array_reg_reg_n_0_[2][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][12] ),
        .O(\pc_reg[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_16 
       (.I0(\array_reg_reg_n_0_[7][12] ),
        .I1(\array_reg_reg_n_0_[6][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][12] ),
        .O(\pc_reg[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_3 
       (.I0(\pc_reg_reg[12] ),
        .I1(\pc_reg_reg[12]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[12]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[12]_i_8_n_0 ),
        .O(RF_Rs_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[12]_i_9 
       (.I0(\array_reg_reg_n_0_[27][12] ),
        .I1(\array_reg_reg_n_0_[26][12] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][12] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][12] ),
        .O(\pc_reg[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_10 
       (.I0(\array_reg_reg_n_0_[31][13] ),
        .I1(\array_reg_reg_n_0_[30][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][13] ),
        .O(\pc_reg[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_11 
       (.I0(\array_reg_reg_n_0_[19][13] ),
        .I1(\array_reg_reg_n_0_[18][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][13] ),
        .O(\pc_reg[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_12 
       (.I0(\array_reg_reg_n_0_[23][13] ),
        .I1(\array_reg_reg_n_0_[22][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][13] ),
        .O(\pc_reg[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_13 
       (.I0(\array_reg_reg_n_0_[11][13] ),
        .I1(\array_reg_reg_n_0_[10][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][13] ),
        .O(\pc_reg[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_14 
       (.I0(\array_reg_reg_n_0_[15][13] ),
        .I1(\array_reg_reg_n_0_[14][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][13] ),
        .O(\pc_reg[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_15 
       (.I0(\array_reg_reg_n_0_[3][13] ),
        .I1(\array_reg_reg_n_0_[2][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][13] ),
        .O(\pc_reg[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_16 
       (.I0(\array_reg_reg_n_0_[7][13] ),
        .I1(\array_reg_reg_n_0_[6][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][13] ),
        .O(\pc_reg[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_3 
       (.I0(\pc_reg_reg[13] ),
        .I1(\pc_reg_reg[13]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[13]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[13]_i_8_n_0 ),
        .O(RF_Rs_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[13]_i_9 
       (.I0(\array_reg_reg_n_0_[27][13] ),
        .I1(\array_reg_reg_n_0_[26][13] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][13] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][13] ),
        .O(\pc_reg[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_10 
       (.I0(\array_reg_reg_n_0_[31][14] ),
        .I1(\array_reg_reg_n_0_[30][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][14] ),
        .O(\pc_reg[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_11 
       (.I0(\array_reg_reg_n_0_[19][14] ),
        .I1(\array_reg_reg_n_0_[18][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][14] ),
        .O(\pc_reg[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_12 
       (.I0(\array_reg_reg_n_0_[23][14] ),
        .I1(\array_reg_reg_n_0_[22][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][14] ),
        .O(\pc_reg[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_13 
       (.I0(\array_reg_reg_n_0_[11][14] ),
        .I1(\array_reg_reg_n_0_[10][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][14] ),
        .O(\pc_reg[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_14 
       (.I0(\array_reg_reg_n_0_[15][14] ),
        .I1(\array_reg_reg_n_0_[14][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][14] ),
        .O(\pc_reg[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_15 
       (.I0(\array_reg_reg_n_0_[3][14] ),
        .I1(\array_reg_reg_n_0_[2][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][14] ),
        .O(\pc_reg[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_16 
       (.I0(\array_reg_reg_n_0_[7][14] ),
        .I1(\array_reg_reg_n_0_[6][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][14] ),
        .O(\pc_reg[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_3 
       (.I0(\pc_reg_reg[14] ),
        .I1(\pc_reg_reg[14]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[14]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[14]_i_8_n_0 ),
        .O(RF_Rs_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[14]_i_9 
       (.I0(\array_reg_reg_n_0_[27][14] ),
        .I1(\array_reg_reg_n_0_[26][14] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][14] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][14] ),
        .O(\pc_reg[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_10 
       (.I0(\array_reg_reg_n_0_[31][15] ),
        .I1(\array_reg_reg_n_0_[30][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][15] ),
        .O(\pc_reg[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_11 
       (.I0(\array_reg_reg_n_0_[19][15] ),
        .I1(\array_reg_reg_n_0_[18][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][15] ),
        .O(\pc_reg[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_12 
       (.I0(\array_reg_reg_n_0_[23][15] ),
        .I1(\array_reg_reg_n_0_[22][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][15] ),
        .O(\pc_reg[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_13 
       (.I0(\array_reg_reg_n_0_[11][15] ),
        .I1(\array_reg_reg_n_0_[10][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][15] ),
        .O(\pc_reg[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_14 
       (.I0(\array_reg_reg_n_0_[15][15] ),
        .I1(\array_reg_reg_n_0_[14][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][15] ),
        .O(\pc_reg[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_15 
       (.I0(\array_reg_reg_n_0_[3][15] ),
        .I1(\array_reg_reg_n_0_[2][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][15] ),
        .O(\pc_reg[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_16 
       (.I0(\array_reg_reg_n_0_[7][15] ),
        .I1(\array_reg_reg_n_0_[6][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][15] ),
        .O(\pc_reg[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_3 
       (.I0(\pc_reg_reg[15] ),
        .I1(\pc_reg_reg[15]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[15]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[15]_i_8_n_0 ),
        .O(RF_Rs_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[15]_i_9 
       (.I0(\array_reg_reg_n_0_[27][15] ),
        .I1(\array_reg_reg_n_0_[26][15] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][15] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][15] ),
        .O(\pc_reg[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_10 
       (.I0(\array_reg_reg_n_0_[31][16] ),
        .I1(\array_reg_reg_n_0_[30][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][16] ),
        .O(\pc_reg[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_11 
       (.I0(\array_reg_reg_n_0_[19][16] ),
        .I1(\array_reg_reg_n_0_[18][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][16] ),
        .O(\pc_reg[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_12 
       (.I0(\array_reg_reg_n_0_[23][16] ),
        .I1(\array_reg_reg_n_0_[22][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][16] ),
        .O(\pc_reg[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_13 
       (.I0(\array_reg_reg_n_0_[11][16] ),
        .I1(\array_reg_reg_n_0_[10][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][16] ),
        .O(\pc_reg[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_14 
       (.I0(\array_reg_reg_n_0_[15][16] ),
        .I1(\array_reg_reg_n_0_[14][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][16] ),
        .O(\pc_reg[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_15 
       (.I0(\array_reg_reg_n_0_[3][16] ),
        .I1(\array_reg_reg_n_0_[2][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][16] ),
        .O(\pc_reg[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_16 
       (.I0(\array_reg_reg_n_0_[7][16] ),
        .I1(\array_reg_reg_n_0_[6][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][16] ),
        .O(\pc_reg[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_3 
       (.I0(\pc_reg_reg[16] ),
        .I1(\pc_reg_reg[16]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[16]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[16]_i_8_n_0 ),
        .O(RF_Rs_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[16]_i_9 
       (.I0(\array_reg_reg_n_0_[27][16] ),
        .I1(\array_reg_reg_n_0_[26][16] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][16] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][16] ),
        .O(\pc_reg[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_10 
       (.I0(\array_reg_reg_n_0_[31][17] ),
        .I1(\array_reg_reg_n_0_[30][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][17] ),
        .O(\pc_reg[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_11 
       (.I0(\array_reg_reg_n_0_[19][17] ),
        .I1(\array_reg_reg_n_0_[18][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][17] ),
        .O(\pc_reg[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_12 
       (.I0(\array_reg_reg_n_0_[23][17] ),
        .I1(\array_reg_reg_n_0_[22][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][17] ),
        .O(\pc_reg[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_13 
       (.I0(\array_reg_reg_n_0_[11][17] ),
        .I1(\array_reg_reg_n_0_[10][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][17] ),
        .O(\pc_reg[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_14 
       (.I0(\array_reg_reg_n_0_[15][17] ),
        .I1(\array_reg_reg_n_0_[14][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][17] ),
        .O(\pc_reg[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_15 
       (.I0(\array_reg_reg_n_0_[3][17] ),
        .I1(\array_reg_reg_n_0_[2][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][17] ),
        .O(\pc_reg[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_16 
       (.I0(\array_reg_reg_n_0_[7][17] ),
        .I1(\array_reg_reg_n_0_[6][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][17] ),
        .O(\pc_reg[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_3 
       (.I0(\pc_reg_reg[17] ),
        .I1(\pc_reg_reg[17]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[17]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[17]_i_8_n_0 ),
        .O(RF_Rs_out[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[17]_i_9 
       (.I0(\array_reg_reg_n_0_[27][17] ),
        .I1(\array_reg_reg_n_0_[26][17] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][17] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][17] ),
        .O(\pc_reg[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_10 
       (.I0(\array_reg_reg_n_0_[31][18] ),
        .I1(\array_reg_reg_n_0_[30][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][18] ),
        .O(\pc_reg[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_11 
       (.I0(\array_reg_reg_n_0_[19][18] ),
        .I1(\array_reg_reg_n_0_[18][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][18] ),
        .O(\pc_reg[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_12 
       (.I0(\array_reg_reg_n_0_[23][18] ),
        .I1(\array_reg_reg_n_0_[22][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][18] ),
        .O(\pc_reg[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_13 
       (.I0(\array_reg_reg_n_0_[11][18] ),
        .I1(\array_reg_reg_n_0_[10][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][18] ),
        .O(\pc_reg[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_14 
       (.I0(\array_reg_reg_n_0_[15][18] ),
        .I1(\array_reg_reg_n_0_[14][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][18] ),
        .O(\pc_reg[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_15 
       (.I0(\array_reg_reg_n_0_[3][18] ),
        .I1(\array_reg_reg_n_0_[2][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][18] ),
        .O(\pc_reg[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_16 
       (.I0(\array_reg_reg_n_0_[7][18] ),
        .I1(\array_reg_reg_n_0_[6][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][18] ),
        .O(\pc_reg[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_3 
       (.I0(\pc_reg_reg[18] ),
        .I1(\pc_reg_reg[18]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[18]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[18]_i_8_n_0 ),
        .O(RF_Rs_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[18]_i_9 
       (.I0(\array_reg_reg_n_0_[27][18] ),
        .I1(\array_reg_reg_n_0_[26][18] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][18] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][18] ),
        .O(\pc_reg[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_10 
       (.I0(\array_reg_reg_n_0_[31][19] ),
        .I1(\array_reg_reg_n_0_[30][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][19] ),
        .O(\pc_reg[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_11 
       (.I0(\array_reg_reg_n_0_[19][19] ),
        .I1(\array_reg_reg_n_0_[18][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][19] ),
        .O(\pc_reg[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_12 
       (.I0(\array_reg_reg_n_0_[23][19] ),
        .I1(\array_reg_reg_n_0_[22][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][19] ),
        .O(\pc_reg[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_13 
       (.I0(\array_reg_reg_n_0_[11][19] ),
        .I1(\array_reg_reg_n_0_[10][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][19] ),
        .O(\pc_reg[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_14 
       (.I0(\array_reg_reg_n_0_[15][19] ),
        .I1(\array_reg_reg_n_0_[14][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][19] ),
        .O(\pc_reg[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_15 
       (.I0(\array_reg_reg_n_0_[3][19] ),
        .I1(\array_reg_reg_n_0_[2][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][19] ),
        .O(\pc_reg[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_16 
       (.I0(\array_reg_reg_n_0_[7][19] ),
        .I1(\array_reg_reg_n_0_[6][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][19] ),
        .O(\pc_reg[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_3 
       (.I0(\pc_reg_reg[19] ),
        .I1(\pc_reg_reg[19]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[19]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[19]_i_8_n_0 ),
        .O(RF_Rs_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[19]_i_9 
       (.I0(\array_reg_reg_n_0_[27][19] ),
        .I1(\array_reg_reg_n_0_[26][19] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][19] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][19] ),
        .O(\pc_reg[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_14 
       (.I0(\array_reg_reg_n_0_[27][1] ),
        .I1(\array_reg_reg_n_0_[26][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][1] ),
        .O(\pc_reg[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_15 
       (.I0(\array_reg_reg_n_0_[31][1] ),
        .I1(\array_reg_reg_n_0_[30][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][1] ),
        .O(\pc_reg[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_16 
       (.I0(\array_reg_reg_n_0_[19][1] ),
        .I1(\array_reg_reg_n_0_[18][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][1] ),
        .O(\pc_reg[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_17 
       (.I0(\array_reg_reg_n_0_[23][1] ),
        .I1(\array_reg_reg_n_0_[22][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][1] ),
        .O(\pc_reg[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_19 
       (.I0(\array_reg_reg_n_0_[11][1] ),
        .I1(\array_reg_reg_n_0_[10][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][1] ),
        .O(\pc_reg[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_20 
       (.I0(\array_reg_reg_n_0_[15][1] ),
        .I1(\array_reg_reg_n_0_[14][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][1] ),
        .O(\pc_reg[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_21 
       (.I0(\array_reg_reg_n_0_[3][1] ),
        .I1(\array_reg_reg_n_0_[2][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][1] ),
        .O(\pc_reg[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_22 
       (.I0(\array_reg_reg_n_0_[7][1] ),
        .I1(\array_reg_reg_n_0_[6][1] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][1] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][1] ),
        .O(\pc_reg[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[1]_i_4 
       (.I0(\pc_reg_reg[1]_i_6_n_0 ),
        .I1(\pc_reg_reg[1]_i_7_n_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[1]_i_9_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[1]_i_11_n_0 ),
        .O(RF_Rs_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_10 
       (.I0(\array_reg_reg_n_0_[31][20] ),
        .I1(\array_reg_reg_n_0_[30][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][20] ),
        .O(\pc_reg[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_11 
       (.I0(\array_reg_reg_n_0_[19][20] ),
        .I1(\array_reg_reg_n_0_[18][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][20] ),
        .O(\pc_reg[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_12 
       (.I0(\array_reg_reg_n_0_[23][20] ),
        .I1(\array_reg_reg_n_0_[22][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][20] ),
        .O(\pc_reg[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_13 
       (.I0(\array_reg_reg_n_0_[11][20] ),
        .I1(\array_reg_reg_n_0_[10][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][20] ),
        .O(\pc_reg[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_14 
       (.I0(\array_reg_reg_n_0_[15][20] ),
        .I1(\array_reg_reg_n_0_[14][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][20] ),
        .O(\pc_reg[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_15 
       (.I0(\array_reg_reg_n_0_[3][20] ),
        .I1(\array_reg_reg_n_0_[2][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][20] ),
        .O(\pc_reg[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_16 
       (.I0(\array_reg_reg_n_0_[7][20] ),
        .I1(\array_reg_reg_n_0_[6][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][20] ),
        .O(\pc_reg[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_3 
       (.I0(\pc_reg_reg[20] ),
        .I1(\pc_reg_reg[20]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[20]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[20]_i_8_n_0 ),
        .O(RF_Rs_out[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[20]_i_9 
       (.I0(\array_reg_reg_n_0_[27][20] ),
        .I1(\array_reg_reg_n_0_[26][20] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][20] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][20] ),
        .O(\pc_reg[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_10 
       (.I0(\array_reg_reg_n_0_[31][21] ),
        .I1(\array_reg_reg_n_0_[30][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][21] ),
        .O(\pc_reg[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_11 
       (.I0(\array_reg_reg_n_0_[19][21] ),
        .I1(\array_reg_reg_n_0_[18][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][21] ),
        .O(\pc_reg[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_12 
       (.I0(\array_reg_reg_n_0_[23][21] ),
        .I1(\array_reg_reg_n_0_[22][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][21] ),
        .O(\pc_reg[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_13 
       (.I0(\array_reg_reg_n_0_[11][21] ),
        .I1(\array_reg_reg_n_0_[10][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][21] ),
        .O(\pc_reg[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_14 
       (.I0(\array_reg_reg_n_0_[15][21] ),
        .I1(\array_reg_reg_n_0_[14][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][21] ),
        .O(\pc_reg[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_15 
       (.I0(\array_reg_reg_n_0_[3][21] ),
        .I1(\array_reg_reg_n_0_[2][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][21] ),
        .O(\pc_reg[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_16 
       (.I0(\array_reg_reg_n_0_[7][21] ),
        .I1(\array_reg_reg_n_0_[6][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][21] ),
        .O(\pc_reg[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_3 
       (.I0(\pc_reg_reg[21] ),
        .I1(\pc_reg_reg[21]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[21]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[21]_i_8_n_0 ),
        .O(RF_Rs_out[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[21]_i_9 
       (.I0(\array_reg_reg_n_0_[27][21] ),
        .I1(\array_reg_reg_n_0_[26][21] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][21] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][21] ),
        .O(\pc_reg[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_10 
       (.I0(\array_reg_reg_n_0_[31][22] ),
        .I1(\array_reg_reg_n_0_[30][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][22] ),
        .O(\pc_reg[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_11 
       (.I0(\array_reg_reg_n_0_[19][22] ),
        .I1(\array_reg_reg_n_0_[18][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][22] ),
        .O(\pc_reg[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_12 
       (.I0(\array_reg_reg_n_0_[23][22] ),
        .I1(\array_reg_reg_n_0_[22][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][22] ),
        .O(\pc_reg[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_13 
       (.I0(\array_reg_reg_n_0_[11][22] ),
        .I1(\array_reg_reg_n_0_[10][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][22] ),
        .O(\pc_reg[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_14 
       (.I0(\array_reg_reg_n_0_[15][22] ),
        .I1(\array_reg_reg_n_0_[14][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][22] ),
        .O(\pc_reg[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_15 
       (.I0(\array_reg_reg_n_0_[3][22] ),
        .I1(\array_reg_reg_n_0_[2][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][22] ),
        .O(\pc_reg[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_16 
       (.I0(\array_reg_reg_n_0_[7][22] ),
        .I1(\array_reg_reg_n_0_[6][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][22] ),
        .O(\pc_reg[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_3 
       (.I0(\pc_reg_reg[22] ),
        .I1(\pc_reg_reg[22]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[22]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[22]_i_8_n_0 ),
        .O(RF_Rs_out[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[22]_i_9 
       (.I0(\array_reg_reg_n_0_[27][22] ),
        .I1(\array_reg_reg_n_0_[26][22] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][22] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][22] ),
        .O(\pc_reg[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_10 
       (.I0(\array_reg_reg_n_0_[31][23] ),
        .I1(\array_reg_reg_n_0_[30][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][23] ),
        .O(\pc_reg[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_11 
       (.I0(\array_reg_reg_n_0_[19][23] ),
        .I1(\array_reg_reg_n_0_[18][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][23] ),
        .O(\pc_reg[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_12 
       (.I0(\array_reg_reg_n_0_[23][23] ),
        .I1(\array_reg_reg_n_0_[22][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][23] ),
        .O(\pc_reg[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_13 
       (.I0(\array_reg_reg_n_0_[11][23] ),
        .I1(\array_reg_reg_n_0_[10][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][23] ),
        .O(\pc_reg[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_14 
       (.I0(\array_reg_reg_n_0_[15][23] ),
        .I1(\array_reg_reg_n_0_[14][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][23] ),
        .O(\pc_reg[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_15 
       (.I0(\array_reg_reg_n_0_[3][23] ),
        .I1(\array_reg_reg_n_0_[2][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][23] ),
        .O(\pc_reg[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_16 
       (.I0(\array_reg_reg_n_0_[7][23] ),
        .I1(\array_reg_reg_n_0_[6][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][23] ),
        .O(\pc_reg[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_3 
       (.I0(\pc_reg_reg[23] ),
        .I1(\pc_reg_reg[23]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[23]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[23]_i_8_n_0 ),
        .O(RF_Rs_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[23]_i_9 
       (.I0(\array_reg_reg_n_0_[27][23] ),
        .I1(\array_reg_reg_n_0_[26][23] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][23] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][23] ),
        .O(\pc_reg[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_10 
       (.I0(\array_reg_reg_n_0_[31][24] ),
        .I1(\array_reg_reg_n_0_[30][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][24] ),
        .O(\pc_reg[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_11 
       (.I0(\array_reg_reg_n_0_[19][24] ),
        .I1(\array_reg_reg_n_0_[18][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][24] ),
        .O(\pc_reg[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_12 
       (.I0(\array_reg_reg_n_0_[23][24] ),
        .I1(\array_reg_reg_n_0_[22][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][24] ),
        .O(\pc_reg[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_13 
       (.I0(\array_reg_reg_n_0_[11][24] ),
        .I1(\array_reg_reg_n_0_[10][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][24] ),
        .O(\pc_reg[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_14 
       (.I0(\array_reg_reg_n_0_[15][24] ),
        .I1(\array_reg_reg_n_0_[14][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][24] ),
        .O(\pc_reg[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_15 
       (.I0(\array_reg_reg_n_0_[3][24] ),
        .I1(\array_reg_reg_n_0_[2][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][24] ),
        .O(\pc_reg[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_16 
       (.I0(\array_reg_reg_n_0_[7][24] ),
        .I1(\array_reg_reg_n_0_[6][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][24] ),
        .O(\pc_reg[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_3 
       (.I0(\pc_reg_reg[24] ),
        .I1(\pc_reg_reg[24]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[24]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[24]_i_8_n_0 ),
        .O(RF_Rs_out[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[24]_i_9 
       (.I0(\array_reg_reg_n_0_[27][24] ),
        .I1(\array_reg_reg_n_0_[26][24] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][24] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][24] ),
        .O(\pc_reg[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_10 
       (.I0(\array_reg_reg_n_0_[31][25] ),
        .I1(\array_reg_reg_n_0_[30][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][25] ),
        .O(\pc_reg[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_11 
       (.I0(\array_reg_reg_n_0_[19][25] ),
        .I1(\array_reg_reg_n_0_[18][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][25] ),
        .O(\pc_reg[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_12 
       (.I0(\array_reg_reg_n_0_[23][25] ),
        .I1(\array_reg_reg_n_0_[22][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][25] ),
        .O(\pc_reg[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_13 
       (.I0(\array_reg_reg_n_0_[11][25] ),
        .I1(\array_reg_reg_n_0_[10][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][25] ),
        .O(\pc_reg[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_14 
       (.I0(\array_reg_reg_n_0_[15][25] ),
        .I1(\array_reg_reg_n_0_[14][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][25] ),
        .O(\pc_reg[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_15 
       (.I0(\array_reg_reg_n_0_[3][25] ),
        .I1(\array_reg_reg_n_0_[2][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][25] ),
        .O(\pc_reg[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_16 
       (.I0(\array_reg_reg_n_0_[7][25] ),
        .I1(\array_reg_reg_n_0_[6][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][25] ),
        .O(\pc_reg[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_3 
       (.I0(\pc_reg_reg[25] ),
        .I1(\pc_reg_reg[25]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[25]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[25]_i_8_n_0 ),
        .O(RF_Rs_out[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[25]_i_9 
       (.I0(\array_reg_reg_n_0_[27][25] ),
        .I1(\array_reg_reg_n_0_[26][25] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][25] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][25] ),
        .O(\pc_reg[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_10 
       (.I0(\array_reg_reg_n_0_[31][26] ),
        .I1(\array_reg_reg_n_0_[30][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][26] ),
        .O(\pc_reg[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_11 
       (.I0(\array_reg_reg_n_0_[19][26] ),
        .I1(\array_reg_reg_n_0_[18][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][26] ),
        .O(\pc_reg[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_12 
       (.I0(\array_reg_reg_n_0_[23][26] ),
        .I1(\array_reg_reg_n_0_[22][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][26] ),
        .O(\pc_reg[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_13 
       (.I0(\array_reg_reg_n_0_[11][26] ),
        .I1(\array_reg_reg_n_0_[10][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][26] ),
        .O(\pc_reg[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_14 
       (.I0(\array_reg_reg_n_0_[15][26] ),
        .I1(\array_reg_reg_n_0_[14][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][26] ),
        .O(\pc_reg[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_15 
       (.I0(\array_reg_reg_n_0_[3][26] ),
        .I1(\array_reg_reg_n_0_[2][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][26] ),
        .O(\pc_reg[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_16 
       (.I0(\array_reg_reg_n_0_[7][26] ),
        .I1(\array_reg_reg_n_0_[6][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][26] ),
        .O(\pc_reg[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_3 
       (.I0(\pc_reg_reg[26] ),
        .I1(\pc_reg_reg[26]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[26]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[26]_i_8_n_0 ),
        .O(RF_Rs_out[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[26]_i_9 
       (.I0(\array_reg_reg_n_0_[27][26] ),
        .I1(\array_reg_reg_n_0_[26][26] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][26] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][26] ),
        .O(\pc_reg[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_10 
       (.I0(\array_reg_reg_n_0_[31][27] ),
        .I1(\array_reg_reg_n_0_[30][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][27] ),
        .O(\pc_reg[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_11 
       (.I0(\array_reg_reg_n_0_[19][27] ),
        .I1(\array_reg_reg_n_0_[18][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][27] ),
        .O(\pc_reg[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_12 
       (.I0(\array_reg_reg_n_0_[23][27] ),
        .I1(\array_reg_reg_n_0_[22][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][27] ),
        .O(\pc_reg[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_13 
       (.I0(\array_reg_reg_n_0_[11][27] ),
        .I1(\array_reg_reg_n_0_[10][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][27] ),
        .O(\pc_reg[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_14 
       (.I0(\array_reg_reg_n_0_[15][27] ),
        .I1(\array_reg_reg_n_0_[14][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][27] ),
        .O(\pc_reg[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_15 
       (.I0(\array_reg_reg_n_0_[3][27] ),
        .I1(\array_reg_reg_n_0_[2][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][27] ),
        .O(\pc_reg[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_16 
       (.I0(\array_reg_reg_n_0_[7][27] ),
        .I1(\array_reg_reg_n_0_[6][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][27] ),
        .O(\pc_reg[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_3 
       (.I0(\pc_reg_reg[27] ),
        .I1(\pc_reg_reg[27]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[27]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[27]_i_8_n_0 ),
        .O(RF_Rs_out[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[27]_i_9 
       (.I0(\array_reg_reg_n_0_[27][27] ),
        .I1(\array_reg_reg_n_0_[26][27] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][27] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][27] ),
        .O(\pc_reg[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_10 
       (.I0(\array_reg_reg_n_0_[19][28] ),
        .I1(\array_reg_reg_n_0_[18][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][28] ),
        .O(\pc_reg[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_11 
       (.I0(\array_reg_reg_n_0_[23][28] ),
        .I1(\array_reg_reg_n_0_[22][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][28] ),
        .O(\pc_reg[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_12 
       (.I0(\array_reg_reg_n_0_[11][28] ),
        .I1(\array_reg_reg_n_0_[10][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][28] ),
        .O(\pc_reg[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_13 
       (.I0(\array_reg_reg_n_0_[15][28] ),
        .I1(\array_reg_reg_n_0_[14][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][28] ),
        .O(\pc_reg[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_14 
       (.I0(\array_reg_reg_n_0_[3][28] ),
        .I1(\array_reg_reg_n_0_[2][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][28] ),
        .O(\pc_reg[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_15 
       (.I0(\array_reg_reg_n_0_[7][28] ),
        .I1(\array_reg_reg_n_0_[6][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][28] ),
        .O(\pc_reg[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_3 
       (.I0(\pc_reg_reg[28] ),
        .I1(\pc_reg_reg[28]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[28]_i_6_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[28]_i_7_n_0 ),
        .O(RF_Rs_out[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_8 
       (.I0(\array_reg_reg_n_0_[27][28] ),
        .I1(\array_reg_reg_n_0_[26][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][28] ),
        .O(\pc_reg[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[28]_i_9 
       (.I0(\array_reg_reg_n_0_[31][28] ),
        .I1(\array_reg_reg_n_0_[30][28] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][28] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][28] ),
        .O(\pc_reg[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_10 
       (.I0(\array_reg_reg_n_0_[19][29] ),
        .I1(\array_reg_reg_n_0_[18][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][29] ),
        .O(\pc_reg[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_11 
       (.I0(\array_reg_reg_n_0_[23][29] ),
        .I1(\array_reg_reg_n_0_[22][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][29] ),
        .O(\pc_reg[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_12 
       (.I0(\array_reg_reg_n_0_[11][29] ),
        .I1(\array_reg_reg_n_0_[10][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][29] ),
        .O(\pc_reg[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_13 
       (.I0(\array_reg_reg_n_0_[15][29] ),
        .I1(\array_reg_reg_n_0_[14][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][29] ),
        .O(\pc_reg[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_14 
       (.I0(\array_reg_reg_n_0_[3][29] ),
        .I1(\array_reg_reg_n_0_[2][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][29] ),
        .O(\pc_reg[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_15 
       (.I0(\array_reg_reg_n_0_[7][29] ),
        .I1(\array_reg_reg_n_0_[6][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][29] ),
        .O(\pc_reg[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_3 
       (.I0(\pc_reg_reg[29] ),
        .I1(\pc_reg_reg[29]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[29]_i_6_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[29]_i_7_n_0 ),
        .O(RF_Rs_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_8 
       (.I0(\array_reg_reg_n_0_[27][29] ),
        .I1(\array_reg_reg_n_0_[26][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][29] ),
        .O(\pc_reg[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[29]_i_9 
       (.I0(\array_reg_reg_n_0_[31][29] ),
        .I1(\array_reg_reg_n_0_[30][29] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][29] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][29] ),
        .O(\pc_reg[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_10 
       (.I0(\array_reg_reg_n_0_[31][2] ),
        .I1(\array_reg_reg_n_0_[30][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][2] ),
        .O(\pc_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_11 
       (.I0(\array_reg_reg_n_0_[19][2] ),
        .I1(\array_reg_reg_n_0_[18][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][2] ),
        .O(\pc_reg[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_12 
       (.I0(\array_reg_reg_n_0_[23][2] ),
        .I1(\array_reg_reg_n_0_[22][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][2] ),
        .O(\pc_reg[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_13 
       (.I0(\array_reg_reg_n_0_[11][2] ),
        .I1(\array_reg_reg_n_0_[10][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][2] ),
        .O(\pc_reg[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_14 
       (.I0(\array_reg_reg_n_0_[15][2] ),
        .I1(\array_reg_reg_n_0_[14][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][2] ),
        .O(\pc_reg[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_15 
       (.I0(\array_reg_reg_n_0_[3][2] ),
        .I1(\array_reg_reg_n_0_[2][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][2] ),
        .O(\pc_reg[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_16 
       (.I0(\array_reg_reg_n_0_[7][2] ),
        .I1(\array_reg_reg_n_0_[6][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][2] ),
        .O(\pc_reg[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_3 
       (.I0(\pc_reg_reg[2]_i_5_n_0 ),
        .I1(\pc_reg_reg[2]_i_6_n_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[2]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[2]_i_8_n_0 ),
        .O(RF_Rs_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[2]_i_9 
       (.I0(\array_reg_reg_n_0_[27][2] ),
        .I1(\array_reg_reg_n_0_[26][2] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][2] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][2] ),
        .O(\pc_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_10 
       (.I0(\array_reg_reg_n_0_[19][30] ),
        .I1(\array_reg_reg_n_0_[18][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][30] ),
        .O(\pc_reg[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_11 
       (.I0(\array_reg_reg_n_0_[23][30] ),
        .I1(\array_reg_reg_n_0_[22][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][30] ),
        .O(\pc_reg[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_12 
       (.I0(\array_reg_reg_n_0_[11][30] ),
        .I1(\array_reg_reg_n_0_[10][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][30] ),
        .O(\pc_reg[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_13 
       (.I0(\array_reg_reg_n_0_[15][30] ),
        .I1(\array_reg_reg_n_0_[14][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][30] ),
        .O(\pc_reg[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_14 
       (.I0(\array_reg_reg_n_0_[3][30] ),
        .I1(\array_reg_reg_n_0_[2][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][30] ),
        .O(\pc_reg[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_15 
       (.I0(\array_reg_reg_n_0_[7][30] ),
        .I1(\array_reg_reg_n_0_[6][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][30] ),
        .O(\pc_reg[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_3 
       (.I0(\pc_reg_reg[30] ),
        .I1(\pc_reg_reg[30]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[30]_i_6_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[30]_i_7_n_0 ),
        .O(RF_Rs_out[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_8 
       (.I0(\array_reg_reg_n_0_[27][30] ),
        .I1(\array_reg_reg_n_0_[26][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][30] ),
        .O(\pc_reg[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[30]_i_9 
       (.I0(\array_reg_reg_n_0_[31][30] ),
        .I1(\array_reg_reg_n_0_[30][30] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][30] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][30] ),
        .O(\pc_reg[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_10 
       (.I0(\array_reg_reg_n_0_[27][31] ),
        .I1(\array_reg_reg_n_0_[26][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][31] ),
        .O(\pc_reg[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_11 
       (.I0(\array_reg_reg_n_0_[31][31] ),
        .I1(\array_reg_reg_n_0_[30][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][31] ),
        .O(\pc_reg[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_12 
       (.I0(\array_reg_reg_n_0_[19][31] ),
        .I1(\array_reg_reg_n_0_[18][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][31] ),
        .O(\pc_reg[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_13 
       (.I0(\array_reg_reg_n_0_[23][31] ),
        .I1(\array_reg_reg_n_0_[22][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][31] ),
        .O(\pc_reg[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_14 
       (.I0(\array_reg_reg_n_0_[11][31] ),
        .I1(\array_reg_reg_n_0_[10][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][31] ),
        .O(\pc_reg[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_15 
       (.I0(\array_reg_reg_n_0_[15][31] ),
        .I1(\array_reg_reg_n_0_[14][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][31] ),
        .O(\pc_reg[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_16 
       (.I0(\array_reg_reg_n_0_[3][31] ),
        .I1(\array_reg_reg_n_0_[2][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][31] ),
        .O(\pc_reg[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_17 
       (.I0(\array_reg_reg_n_0_[7][31] ),
        .I1(\array_reg_reg_n_0_[6][31] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][31] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][31] ),
        .O(\pc_reg[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[31]_i_5 
       (.I0(\pc_reg_reg[31] ),
        .I1(\pc_reg_reg[31]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[31]_i_8_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[31]_i_9_n_0 ),
        .O(RF_Rs_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_10 
       (.I0(\array_reg_reg_n_0_[31][3] ),
        .I1(\array_reg_reg_n_0_[30][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][3] ),
        .O(\pc_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_11 
       (.I0(\array_reg_reg_n_0_[19][3] ),
        .I1(\array_reg_reg_n_0_[18][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][3] ),
        .O(\pc_reg[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_12 
       (.I0(\array_reg_reg_n_0_[23][3] ),
        .I1(\array_reg_reg_n_0_[22][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][3] ),
        .O(\pc_reg[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_13 
       (.I0(\array_reg_reg_n_0_[11][3] ),
        .I1(\array_reg_reg_n_0_[10][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][3] ),
        .O(\pc_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_14 
       (.I0(\array_reg_reg_n_0_[15][3] ),
        .I1(\array_reg_reg_n_0_[14][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][3] ),
        .O(\pc_reg[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_15 
       (.I0(\array_reg_reg_n_0_[3][3] ),
        .I1(\array_reg_reg_n_0_[2][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][3] ),
        .O(\pc_reg[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_16 
       (.I0(\array_reg_reg_n_0_[7][3] ),
        .I1(\array_reg_reg_n_0_[6][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][3] ),
        .O(\pc_reg[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_3 
       (.I0(\pc_reg_reg[3]_i_5_n_0 ),
        .I1(\pc_reg_reg[3]_i_6_n_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[3]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[3]_i_8_n_0 ),
        .O(RF_Rs_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[3]_i_9 
       (.I0(\array_reg_reg_n_0_[27][3] ),
        .I1(\array_reg_reg_n_0_[26][3] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][3] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][3] ),
        .O(\pc_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_10 
       (.I0(\array_reg_reg_n_0_[31][4] ),
        .I1(\array_reg_reg_n_0_[30][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][4] ),
        .O(\pc_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_11 
       (.I0(\array_reg_reg_n_0_[19][4] ),
        .I1(\array_reg_reg_n_0_[18][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][4] ),
        .O(\pc_reg[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_12 
       (.I0(\array_reg_reg_n_0_[23][4] ),
        .I1(\array_reg_reg_n_0_[22][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][4] ),
        .O(\pc_reg[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_13 
       (.I0(\array_reg_reg_n_0_[11][4] ),
        .I1(\array_reg_reg_n_0_[10][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][4] ),
        .O(\pc_reg[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_14 
       (.I0(\array_reg_reg_n_0_[15][4] ),
        .I1(\array_reg_reg_n_0_[14][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][4] ),
        .O(\pc_reg[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_15 
       (.I0(\array_reg_reg_n_0_[3][4] ),
        .I1(\array_reg_reg_n_0_[2][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][4] ),
        .O(\pc_reg[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_16 
       (.I0(\array_reg_reg_n_0_[7][4] ),
        .I1(\array_reg_reg_n_0_[6][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][4] ),
        .O(\pc_reg[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_3 
       (.I0(\pc_reg_reg[4]_i_5_n_0 ),
        .I1(\pc_reg_reg[4]_i_6_n_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[4]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[4]_i_8_n_0 ),
        .O(RF_Rs_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[4]_i_9 
       (.I0(\array_reg_reg_n_0_[27][4] ),
        .I1(\array_reg_reg_n_0_[26][4] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][4] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][4] ),
        .O(\pc_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_10 
       (.I0(\array_reg_reg_n_0_[31][5] ),
        .I1(\array_reg_reg_n_0_[30][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][5] ),
        .O(\pc_reg[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_11 
       (.I0(\array_reg_reg_n_0_[19][5] ),
        .I1(\array_reg_reg_n_0_[18][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][5] ),
        .O(\pc_reg[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_12 
       (.I0(\array_reg_reg_n_0_[23][5] ),
        .I1(\array_reg_reg_n_0_[22][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][5] ),
        .O(\pc_reg[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_13 
       (.I0(\array_reg_reg_n_0_[11][5] ),
        .I1(\array_reg_reg_n_0_[10][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][5] ),
        .O(\pc_reg[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_14 
       (.I0(\array_reg_reg_n_0_[15][5] ),
        .I1(\array_reg_reg_n_0_[14][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][5] ),
        .O(\pc_reg[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_15 
       (.I0(\array_reg_reg_n_0_[3][5] ),
        .I1(\array_reg_reg_n_0_[2][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][5] ),
        .O(\pc_reg[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_16 
       (.I0(\array_reg_reg_n_0_[7][5] ),
        .I1(\array_reg_reg_n_0_[6][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][5] ),
        .O(\pc_reg[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_3 
       (.I0(\pc_reg_reg[5] ),
        .I1(\pc_reg_reg[5]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[5]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[5]_i_8_n_0 ),
        .O(RF_Rs_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[5]_i_9 
       (.I0(\array_reg_reg_n_0_[27][5] ),
        .I1(\array_reg_reg_n_0_[26][5] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][5] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][5] ),
        .O(\pc_reg[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_10 
       (.I0(\array_reg_reg_n_0_[31][6] ),
        .I1(\array_reg_reg_n_0_[30][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][6] ),
        .O(\pc_reg[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_11 
       (.I0(\array_reg_reg_n_0_[19][6] ),
        .I1(\array_reg_reg_n_0_[18][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][6] ),
        .O(\pc_reg[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_12 
       (.I0(\array_reg_reg_n_0_[23][6] ),
        .I1(\array_reg_reg_n_0_[22][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][6] ),
        .O(\pc_reg[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_13 
       (.I0(\array_reg_reg_n_0_[11][6] ),
        .I1(\array_reg_reg_n_0_[10][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][6] ),
        .O(\pc_reg[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_14 
       (.I0(\array_reg_reg_n_0_[15][6] ),
        .I1(\array_reg_reg_n_0_[14][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][6] ),
        .O(\pc_reg[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_15 
       (.I0(\array_reg_reg_n_0_[3][6] ),
        .I1(\array_reg_reg_n_0_[2][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][6] ),
        .O(\pc_reg[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_16 
       (.I0(\array_reg_reg_n_0_[7][6] ),
        .I1(\array_reg_reg_n_0_[6][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][6] ),
        .O(\pc_reg[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_3 
       (.I0(\pc_reg_reg[6] ),
        .I1(\pc_reg_reg[6]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[6]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[6]_i_8_n_0 ),
        .O(RF_Rs_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[6]_i_9 
       (.I0(\array_reg_reg_n_0_[27][6] ),
        .I1(\array_reg_reg_n_0_[26][6] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][6] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][6] ),
        .O(\pc_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_10 
       (.I0(\array_reg_reg_n_0_[31][7] ),
        .I1(\array_reg_reg_n_0_[30][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][7] ),
        .O(\pc_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_11 
       (.I0(\array_reg_reg_n_0_[19][7] ),
        .I1(\array_reg_reg_n_0_[18][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][7] ),
        .O(\pc_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_12 
       (.I0(\array_reg_reg_n_0_[23][7] ),
        .I1(\array_reg_reg_n_0_[22][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][7] ),
        .O(\pc_reg[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_13 
       (.I0(\array_reg_reg_n_0_[11][7] ),
        .I1(\array_reg_reg_n_0_[10][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][7] ),
        .O(\pc_reg[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_14 
       (.I0(\array_reg_reg_n_0_[15][7] ),
        .I1(\array_reg_reg_n_0_[14][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][7] ),
        .O(\pc_reg[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_15 
       (.I0(\array_reg_reg_n_0_[3][7] ),
        .I1(\array_reg_reg_n_0_[2][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][7] ),
        .O(\pc_reg[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_16 
       (.I0(\array_reg_reg_n_0_[7][7] ),
        .I1(\array_reg_reg_n_0_[6][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][7] ),
        .O(\pc_reg[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_3 
       (.I0(\pc_reg_reg[7] ),
        .I1(\pc_reg_reg[7]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[7]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[7]_i_8_n_0 ),
        .O(RF_Rs_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[7]_i_9 
       (.I0(\array_reg_reg_n_0_[27][7] ),
        .I1(\array_reg_reg_n_0_[26][7] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][7] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][7] ),
        .O(\pc_reg[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_10 
       (.I0(\array_reg_reg_n_0_[31][8] ),
        .I1(\array_reg_reg_n_0_[30][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][8] ),
        .O(\pc_reg[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_11 
       (.I0(\array_reg_reg_n_0_[19][8] ),
        .I1(\array_reg_reg_n_0_[18][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][8] ),
        .O(\pc_reg[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_12 
       (.I0(\array_reg_reg_n_0_[23][8] ),
        .I1(\array_reg_reg_n_0_[22][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][8] ),
        .O(\pc_reg[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_13 
       (.I0(\array_reg_reg_n_0_[11][8] ),
        .I1(\array_reg_reg_n_0_[10][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][8] ),
        .O(\pc_reg[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_14 
       (.I0(\array_reg_reg_n_0_[15][8] ),
        .I1(\array_reg_reg_n_0_[14][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][8] ),
        .O(\pc_reg[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_15 
       (.I0(\array_reg_reg_n_0_[3][8] ),
        .I1(\array_reg_reg_n_0_[2][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][8] ),
        .O(\pc_reg[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_16 
       (.I0(\array_reg_reg_n_0_[7][8] ),
        .I1(\array_reg_reg_n_0_[6][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][8] ),
        .O(\pc_reg[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_3 
       (.I0(\pc_reg_reg[8] ),
        .I1(\pc_reg_reg[8]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[8]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[8]_i_8_n_0 ),
        .O(RF_Rs_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[8]_i_9 
       (.I0(\array_reg_reg_n_0_[27][8] ),
        .I1(\array_reg_reg_n_0_[26][8] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][8] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][8] ),
        .O(\pc_reg[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_10 
       (.I0(\array_reg_reg_n_0_[31][9] ),
        .I1(\array_reg_reg_n_0_[30][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[29][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[28][9] ),
        .O(\pc_reg[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_11 
       (.I0(\array_reg_reg_n_0_[19][9] ),
        .I1(\array_reg_reg_n_0_[18][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[17][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[16][9] ),
        .O(\pc_reg[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_12 
       (.I0(\array_reg_reg_n_0_[23][9] ),
        .I1(\array_reg_reg_n_0_[22][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[21][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[20][9] ),
        .O(\pc_reg[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_13 
       (.I0(\array_reg_reg_n_0_[11][9] ),
        .I1(\array_reg_reg_n_0_[10][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[9][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[8][9] ),
        .O(\pc_reg[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_14 
       (.I0(\array_reg_reg_n_0_[15][9] ),
        .I1(\array_reg_reg_n_0_[14][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[13][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[12][9] ),
        .O(\pc_reg[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_15 
       (.I0(\array_reg_reg_n_0_[3][9] ),
        .I1(\array_reg_reg_n_0_[2][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[1][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[0][9] ),
        .O(\pc_reg[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_16 
       (.I0(\array_reg_reg_n_0_[7][9] ),
        .I1(\array_reg_reg_n_0_[6][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[5][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[4][9] ),
        .O(\pc_reg[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_3 
       (.I0(\pc_reg_reg[9] ),
        .I1(\pc_reg_reg[9]_0 ),
        .I2(RsC[4]),
        .I3(\pc_reg_reg[9]_i_7_n_0 ),
        .I4(RsC[3]),
        .I5(\pc_reg_reg[9]_i_8_n_0 ),
        .O(RF_Rs_out[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc_reg[9]_i_9 
       (.I0(\array_reg_reg_n_0_[27][9] ),
        .I1(\array_reg_reg_n_0_[26][9] ),
        .I2(RsC[1]),
        .I3(\array_reg_reg_n_0_[25][9] ),
        .I4(RsC[0]),
        .I5(\array_reg_reg_n_0_[24][9] ),
        .O(\pc_reg[9]_i_9_n_0 ));
  MUXF7 \pc_reg_reg[0]_i_3 
       (.I0(\pc_reg[0]_i_7_n_0 ),
        .I1(\pc_reg[0]_i_8_n_0 ),
        .O(\pc_reg_reg[0]_i_3_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[0]_i_4 
       (.I0(\pc_reg[0]_i_9_n_0 ),
        .I1(\pc_reg[0]_i_10_n_0 ),
        .O(\pc_reg_reg[0]_i_4_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[0]_i_5 
       (.I0(\pc_reg[0]_i_11_n_0 ),
        .I1(\pc_reg[0]_i_12_n_0 ),
        .O(\pc_reg_reg[0]_i_5_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[0]_i_6 
       (.I0(\pc_reg[0]_i_13_n_0 ),
        .I1(\pc_reg[0]_i_14_n_0 ),
        .O(\pc_reg_reg[0]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[10]_i_5 
       (.I0(\pc_reg[10]_i_9_n_0 ),
        .I1(\pc_reg[10]_i_10_n_0 ),
        .O(\pc_reg_reg[10] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[10]_i_6 
       (.I0(\pc_reg[10]_i_11_n_0 ),
        .I1(\pc_reg[10]_i_12_n_0 ),
        .O(\pc_reg_reg[10]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[10]_i_7 
       (.I0(\pc_reg[10]_i_13_n_0 ),
        .I1(\pc_reg[10]_i_14_n_0 ),
        .O(\pc_reg_reg[10]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[10]_i_8 
       (.I0(\pc_reg[10]_i_15_n_0 ),
        .I1(\pc_reg[10]_i_16_n_0 ),
        .O(\pc_reg_reg[10]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[11]_i_5 
       (.I0(\pc_reg[11]_i_9_n_0 ),
        .I1(\pc_reg[11]_i_10_n_0 ),
        .O(\pc_reg_reg[11] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[11]_i_6 
       (.I0(\pc_reg[11]_i_11_n_0 ),
        .I1(\pc_reg[11]_i_12_n_0 ),
        .O(\pc_reg_reg[11]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[11]_i_7 
       (.I0(\pc_reg[11]_i_13_n_0 ),
        .I1(\pc_reg[11]_i_14_n_0 ),
        .O(\pc_reg_reg[11]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[11]_i_8 
       (.I0(\pc_reg[11]_i_15_n_0 ),
        .I1(\pc_reg[11]_i_16_n_0 ),
        .O(\pc_reg_reg[11]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[12]_i_5 
       (.I0(\pc_reg[12]_i_9_n_0 ),
        .I1(\pc_reg[12]_i_10_n_0 ),
        .O(\pc_reg_reg[12] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[12]_i_6 
       (.I0(\pc_reg[12]_i_11_n_0 ),
        .I1(\pc_reg[12]_i_12_n_0 ),
        .O(\pc_reg_reg[12]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[12]_i_7 
       (.I0(\pc_reg[12]_i_13_n_0 ),
        .I1(\pc_reg[12]_i_14_n_0 ),
        .O(\pc_reg_reg[12]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[12]_i_8 
       (.I0(\pc_reg[12]_i_15_n_0 ),
        .I1(\pc_reg[12]_i_16_n_0 ),
        .O(\pc_reg_reg[12]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[13]_i_5 
       (.I0(\pc_reg[13]_i_9_n_0 ),
        .I1(\pc_reg[13]_i_10_n_0 ),
        .O(\pc_reg_reg[13] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[13]_i_6 
       (.I0(\pc_reg[13]_i_11_n_0 ),
        .I1(\pc_reg[13]_i_12_n_0 ),
        .O(\pc_reg_reg[13]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[13]_i_7 
       (.I0(\pc_reg[13]_i_13_n_0 ),
        .I1(\pc_reg[13]_i_14_n_0 ),
        .O(\pc_reg_reg[13]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[13]_i_8 
       (.I0(\pc_reg[13]_i_15_n_0 ),
        .I1(\pc_reg[13]_i_16_n_0 ),
        .O(\pc_reg_reg[13]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[14]_i_5 
       (.I0(\pc_reg[14]_i_9_n_0 ),
        .I1(\pc_reg[14]_i_10_n_0 ),
        .O(\pc_reg_reg[14] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[14]_i_6 
       (.I0(\pc_reg[14]_i_11_n_0 ),
        .I1(\pc_reg[14]_i_12_n_0 ),
        .O(\pc_reg_reg[14]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[14]_i_7 
       (.I0(\pc_reg[14]_i_13_n_0 ),
        .I1(\pc_reg[14]_i_14_n_0 ),
        .O(\pc_reg_reg[14]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[14]_i_8 
       (.I0(\pc_reg[14]_i_15_n_0 ),
        .I1(\pc_reg[14]_i_16_n_0 ),
        .O(\pc_reg_reg[14]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[15]_i_5 
       (.I0(\pc_reg[15]_i_9_n_0 ),
        .I1(\pc_reg[15]_i_10_n_0 ),
        .O(\pc_reg_reg[15] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[15]_i_6 
       (.I0(\pc_reg[15]_i_11_n_0 ),
        .I1(\pc_reg[15]_i_12_n_0 ),
        .O(\pc_reg_reg[15]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[15]_i_7 
       (.I0(\pc_reg[15]_i_13_n_0 ),
        .I1(\pc_reg[15]_i_14_n_0 ),
        .O(\pc_reg_reg[15]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[15]_i_8 
       (.I0(\pc_reg[15]_i_15_n_0 ),
        .I1(\pc_reg[15]_i_16_n_0 ),
        .O(\pc_reg_reg[15]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[16]_i_5 
       (.I0(\pc_reg[16]_i_9_n_0 ),
        .I1(\pc_reg[16]_i_10_n_0 ),
        .O(\pc_reg_reg[16] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[16]_i_6 
       (.I0(\pc_reg[16]_i_11_n_0 ),
        .I1(\pc_reg[16]_i_12_n_0 ),
        .O(\pc_reg_reg[16]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[16]_i_7 
       (.I0(\pc_reg[16]_i_13_n_0 ),
        .I1(\pc_reg[16]_i_14_n_0 ),
        .O(\pc_reg_reg[16]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[16]_i_8 
       (.I0(\pc_reg[16]_i_15_n_0 ),
        .I1(\pc_reg[16]_i_16_n_0 ),
        .O(\pc_reg_reg[16]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[17]_i_5 
       (.I0(\pc_reg[17]_i_9_n_0 ),
        .I1(\pc_reg[17]_i_10_n_0 ),
        .O(\pc_reg_reg[17] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[17]_i_6 
       (.I0(\pc_reg[17]_i_11_n_0 ),
        .I1(\pc_reg[17]_i_12_n_0 ),
        .O(\pc_reg_reg[17]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[17]_i_7 
       (.I0(\pc_reg[17]_i_13_n_0 ),
        .I1(\pc_reg[17]_i_14_n_0 ),
        .O(\pc_reg_reg[17]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[17]_i_8 
       (.I0(\pc_reg[17]_i_15_n_0 ),
        .I1(\pc_reg[17]_i_16_n_0 ),
        .O(\pc_reg_reg[17]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[18]_i_5 
       (.I0(\pc_reg[18]_i_9_n_0 ),
        .I1(\pc_reg[18]_i_10_n_0 ),
        .O(\pc_reg_reg[18] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[18]_i_6 
       (.I0(\pc_reg[18]_i_11_n_0 ),
        .I1(\pc_reg[18]_i_12_n_0 ),
        .O(\pc_reg_reg[18]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[18]_i_7 
       (.I0(\pc_reg[18]_i_13_n_0 ),
        .I1(\pc_reg[18]_i_14_n_0 ),
        .O(\pc_reg_reg[18]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[18]_i_8 
       (.I0(\pc_reg[18]_i_15_n_0 ),
        .I1(\pc_reg[18]_i_16_n_0 ),
        .O(\pc_reg_reg[18]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[19]_i_5 
       (.I0(\pc_reg[19]_i_9_n_0 ),
        .I1(\pc_reg[19]_i_10_n_0 ),
        .O(\pc_reg_reg[19] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[19]_i_6 
       (.I0(\pc_reg[19]_i_11_n_0 ),
        .I1(\pc_reg[19]_i_12_n_0 ),
        .O(\pc_reg_reg[19]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[19]_i_7 
       (.I0(\pc_reg[19]_i_13_n_0 ),
        .I1(\pc_reg[19]_i_14_n_0 ),
        .O(\pc_reg_reg[19]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[19]_i_8 
       (.I0(\pc_reg[19]_i_15_n_0 ),
        .I1(\pc_reg[19]_i_16_n_0 ),
        .O(\pc_reg_reg[19]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[1]_i_11 
       (.I0(\pc_reg[1]_i_21_n_0 ),
        .I1(\pc_reg[1]_i_22_n_0 ),
        .O(\pc_reg_reg[1]_i_11_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[1]_i_6 
       (.I0(\pc_reg[1]_i_14_n_0 ),
        .I1(\pc_reg[1]_i_15_n_0 ),
        .O(\pc_reg_reg[1]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[1]_i_7 
       (.I0(\pc_reg[1]_i_16_n_0 ),
        .I1(\pc_reg[1]_i_17_n_0 ),
        .O(\pc_reg_reg[1]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[1]_i_9 
       (.I0(\pc_reg[1]_i_19_n_0 ),
        .I1(\pc_reg[1]_i_20_n_0 ),
        .O(\pc_reg_reg[1]_i_9_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[20]_i_5 
       (.I0(\pc_reg[20]_i_9_n_0 ),
        .I1(\pc_reg[20]_i_10_n_0 ),
        .O(\pc_reg_reg[20] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[20]_i_6 
       (.I0(\pc_reg[20]_i_11_n_0 ),
        .I1(\pc_reg[20]_i_12_n_0 ),
        .O(\pc_reg_reg[20]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[20]_i_7 
       (.I0(\pc_reg[20]_i_13_n_0 ),
        .I1(\pc_reg[20]_i_14_n_0 ),
        .O(\pc_reg_reg[20]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[20]_i_8 
       (.I0(\pc_reg[20]_i_15_n_0 ),
        .I1(\pc_reg[20]_i_16_n_0 ),
        .O(\pc_reg_reg[20]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[21]_i_5 
       (.I0(\pc_reg[21]_i_9_n_0 ),
        .I1(\pc_reg[21]_i_10_n_0 ),
        .O(\pc_reg_reg[21] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[21]_i_6 
       (.I0(\pc_reg[21]_i_11_n_0 ),
        .I1(\pc_reg[21]_i_12_n_0 ),
        .O(\pc_reg_reg[21]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[21]_i_7 
       (.I0(\pc_reg[21]_i_13_n_0 ),
        .I1(\pc_reg[21]_i_14_n_0 ),
        .O(\pc_reg_reg[21]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[21]_i_8 
       (.I0(\pc_reg[21]_i_15_n_0 ),
        .I1(\pc_reg[21]_i_16_n_0 ),
        .O(\pc_reg_reg[21]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[22]_i_5 
       (.I0(\pc_reg[22]_i_9_n_0 ),
        .I1(\pc_reg[22]_i_10_n_0 ),
        .O(\pc_reg_reg[22] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[22]_i_6 
       (.I0(\pc_reg[22]_i_11_n_0 ),
        .I1(\pc_reg[22]_i_12_n_0 ),
        .O(\pc_reg_reg[22]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[22]_i_7 
       (.I0(\pc_reg[22]_i_13_n_0 ),
        .I1(\pc_reg[22]_i_14_n_0 ),
        .O(\pc_reg_reg[22]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[22]_i_8 
       (.I0(\pc_reg[22]_i_15_n_0 ),
        .I1(\pc_reg[22]_i_16_n_0 ),
        .O(\pc_reg_reg[22]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[23]_i_5 
       (.I0(\pc_reg[23]_i_9_n_0 ),
        .I1(\pc_reg[23]_i_10_n_0 ),
        .O(\pc_reg_reg[23] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[23]_i_6 
       (.I0(\pc_reg[23]_i_11_n_0 ),
        .I1(\pc_reg[23]_i_12_n_0 ),
        .O(\pc_reg_reg[23]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[23]_i_7 
       (.I0(\pc_reg[23]_i_13_n_0 ),
        .I1(\pc_reg[23]_i_14_n_0 ),
        .O(\pc_reg_reg[23]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[23]_i_8 
       (.I0(\pc_reg[23]_i_15_n_0 ),
        .I1(\pc_reg[23]_i_16_n_0 ),
        .O(\pc_reg_reg[23]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[24]_i_5 
       (.I0(\pc_reg[24]_i_9_n_0 ),
        .I1(\pc_reg[24]_i_10_n_0 ),
        .O(\pc_reg_reg[24] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[24]_i_6 
       (.I0(\pc_reg[24]_i_11_n_0 ),
        .I1(\pc_reg[24]_i_12_n_0 ),
        .O(\pc_reg_reg[24]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[24]_i_7 
       (.I0(\pc_reg[24]_i_13_n_0 ),
        .I1(\pc_reg[24]_i_14_n_0 ),
        .O(\pc_reg_reg[24]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[24]_i_8 
       (.I0(\pc_reg[24]_i_15_n_0 ),
        .I1(\pc_reg[24]_i_16_n_0 ),
        .O(\pc_reg_reg[24]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[25]_i_5 
       (.I0(\pc_reg[25]_i_9_n_0 ),
        .I1(\pc_reg[25]_i_10_n_0 ),
        .O(\pc_reg_reg[25] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[25]_i_6 
       (.I0(\pc_reg[25]_i_11_n_0 ),
        .I1(\pc_reg[25]_i_12_n_0 ),
        .O(\pc_reg_reg[25]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[25]_i_7 
       (.I0(\pc_reg[25]_i_13_n_0 ),
        .I1(\pc_reg[25]_i_14_n_0 ),
        .O(\pc_reg_reg[25]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[25]_i_8 
       (.I0(\pc_reg[25]_i_15_n_0 ),
        .I1(\pc_reg[25]_i_16_n_0 ),
        .O(\pc_reg_reg[25]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[26]_i_5 
       (.I0(\pc_reg[26]_i_9_n_0 ),
        .I1(\pc_reg[26]_i_10_n_0 ),
        .O(\pc_reg_reg[26] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[26]_i_6 
       (.I0(\pc_reg[26]_i_11_n_0 ),
        .I1(\pc_reg[26]_i_12_n_0 ),
        .O(\pc_reg_reg[26]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[26]_i_7 
       (.I0(\pc_reg[26]_i_13_n_0 ),
        .I1(\pc_reg[26]_i_14_n_0 ),
        .O(\pc_reg_reg[26]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[26]_i_8 
       (.I0(\pc_reg[26]_i_15_n_0 ),
        .I1(\pc_reg[26]_i_16_n_0 ),
        .O(\pc_reg_reg[26]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[27]_i_5 
       (.I0(\pc_reg[27]_i_9_n_0 ),
        .I1(\pc_reg[27]_i_10_n_0 ),
        .O(\pc_reg_reg[27] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[27]_i_6 
       (.I0(\pc_reg[27]_i_11_n_0 ),
        .I1(\pc_reg[27]_i_12_n_0 ),
        .O(\pc_reg_reg[27]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[27]_i_7 
       (.I0(\pc_reg[27]_i_13_n_0 ),
        .I1(\pc_reg[27]_i_14_n_0 ),
        .O(\pc_reg_reg[27]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[27]_i_8 
       (.I0(\pc_reg[27]_i_15_n_0 ),
        .I1(\pc_reg[27]_i_16_n_0 ),
        .O(\pc_reg_reg[27]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[28]_i_4 
       (.I0(\pc_reg[28]_i_8_n_0 ),
        .I1(\pc_reg[28]_i_9_n_0 ),
        .O(\pc_reg_reg[28] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[28]_i_5 
       (.I0(\pc_reg[28]_i_10_n_0 ),
        .I1(\pc_reg[28]_i_11_n_0 ),
        .O(\pc_reg_reg[28]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[28]_i_6 
       (.I0(\pc_reg[28]_i_12_n_0 ),
        .I1(\pc_reg[28]_i_13_n_0 ),
        .O(\pc_reg_reg[28]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[28]_i_7 
       (.I0(\pc_reg[28]_i_14_n_0 ),
        .I1(\pc_reg[28]_i_15_n_0 ),
        .O(\pc_reg_reg[28]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[29]_i_4 
       (.I0(\pc_reg[29]_i_8_n_0 ),
        .I1(\pc_reg[29]_i_9_n_0 ),
        .O(\pc_reg_reg[29] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[29]_i_5 
       (.I0(\pc_reg[29]_i_10_n_0 ),
        .I1(\pc_reg[29]_i_11_n_0 ),
        .O(\pc_reg_reg[29]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[29]_i_6 
       (.I0(\pc_reg[29]_i_12_n_0 ),
        .I1(\pc_reg[29]_i_13_n_0 ),
        .O(\pc_reg_reg[29]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[29]_i_7 
       (.I0(\pc_reg[29]_i_14_n_0 ),
        .I1(\pc_reg[29]_i_15_n_0 ),
        .O(\pc_reg_reg[29]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[2]_i_5 
       (.I0(\pc_reg[2]_i_9_n_0 ),
        .I1(\pc_reg[2]_i_10_n_0 ),
        .O(\pc_reg_reg[2]_i_5_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[2]_i_6 
       (.I0(\pc_reg[2]_i_11_n_0 ),
        .I1(\pc_reg[2]_i_12_n_0 ),
        .O(\pc_reg_reg[2]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[2]_i_7 
       (.I0(\pc_reg[2]_i_13_n_0 ),
        .I1(\pc_reg[2]_i_14_n_0 ),
        .O(\pc_reg_reg[2]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[2]_i_8 
       (.I0(\pc_reg[2]_i_15_n_0 ),
        .I1(\pc_reg[2]_i_16_n_0 ),
        .O(\pc_reg_reg[2]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[30]_i_4 
       (.I0(\pc_reg[30]_i_8_n_0 ),
        .I1(\pc_reg[30]_i_9_n_0 ),
        .O(\pc_reg_reg[30] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[30]_i_5 
       (.I0(\pc_reg[30]_i_10_n_0 ),
        .I1(\pc_reg[30]_i_11_n_0 ),
        .O(\pc_reg_reg[30]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[30]_i_6 
       (.I0(\pc_reg[30]_i_12_n_0 ),
        .I1(\pc_reg[30]_i_13_n_0 ),
        .O(\pc_reg_reg[30]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[30]_i_7 
       (.I0(\pc_reg[30]_i_14_n_0 ),
        .I1(\pc_reg[30]_i_15_n_0 ),
        .O(\pc_reg_reg[30]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[31]_i_6 
       (.I0(\pc_reg[31]_i_10_n_0 ),
        .I1(\pc_reg[31]_i_11_n_0 ),
        .O(\pc_reg_reg[31] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[31]_i_7 
       (.I0(\pc_reg[31]_i_12_n_0 ),
        .I1(\pc_reg[31]_i_13_n_0 ),
        .O(\pc_reg_reg[31]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[31]_i_8 
       (.I0(\pc_reg[31]_i_14_n_0 ),
        .I1(\pc_reg[31]_i_15_n_0 ),
        .O(\pc_reg_reg[31]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[31]_i_9 
       (.I0(\pc_reg[31]_i_16_n_0 ),
        .I1(\pc_reg[31]_i_17_n_0 ),
        .O(\pc_reg_reg[31]_i_9_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[3]_i_5 
       (.I0(\pc_reg[3]_i_9_n_0 ),
        .I1(\pc_reg[3]_i_10_n_0 ),
        .O(\pc_reg_reg[3]_i_5_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[3]_i_6 
       (.I0(\pc_reg[3]_i_11_n_0 ),
        .I1(\pc_reg[3]_i_12_n_0 ),
        .O(\pc_reg_reg[3]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[3]_i_7 
       (.I0(\pc_reg[3]_i_13_n_0 ),
        .I1(\pc_reg[3]_i_14_n_0 ),
        .O(\pc_reg_reg[3]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[3]_i_8 
       (.I0(\pc_reg[3]_i_15_n_0 ),
        .I1(\pc_reg[3]_i_16_n_0 ),
        .O(\pc_reg_reg[3]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[4]_i_5 
       (.I0(\pc_reg[4]_i_9_n_0 ),
        .I1(\pc_reg[4]_i_10_n_0 ),
        .O(\pc_reg_reg[4]_i_5_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[4]_i_6 
       (.I0(\pc_reg[4]_i_11_n_0 ),
        .I1(\pc_reg[4]_i_12_n_0 ),
        .O(\pc_reg_reg[4]_i_6_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[4]_i_7 
       (.I0(\pc_reg[4]_i_13_n_0 ),
        .I1(\pc_reg[4]_i_14_n_0 ),
        .O(\pc_reg_reg[4]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[4]_i_8 
       (.I0(\pc_reg[4]_i_15_n_0 ),
        .I1(\pc_reg[4]_i_16_n_0 ),
        .O(\pc_reg_reg[4]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[5]_i_5 
       (.I0(\pc_reg[5]_i_9_n_0 ),
        .I1(\pc_reg[5]_i_10_n_0 ),
        .O(\pc_reg_reg[5] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[5]_i_6 
       (.I0(\pc_reg[5]_i_11_n_0 ),
        .I1(\pc_reg[5]_i_12_n_0 ),
        .O(\pc_reg_reg[5]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[5]_i_7 
       (.I0(\pc_reg[5]_i_13_n_0 ),
        .I1(\pc_reg[5]_i_14_n_0 ),
        .O(\pc_reg_reg[5]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[5]_i_8 
       (.I0(\pc_reg[5]_i_15_n_0 ),
        .I1(\pc_reg[5]_i_16_n_0 ),
        .O(\pc_reg_reg[5]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[6]_i_5 
       (.I0(\pc_reg[6]_i_9_n_0 ),
        .I1(\pc_reg[6]_i_10_n_0 ),
        .O(\pc_reg_reg[6] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[6]_i_6 
       (.I0(\pc_reg[6]_i_11_n_0 ),
        .I1(\pc_reg[6]_i_12_n_0 ),
        .O(\pc_reg_reg[6]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[6]_i_7 
       (.I0(\pc_reg[6]_i_13_n_0 ),
        .I1(\pc_reg[6]_i_14_n_0 ),
        .O(\pc_reg_reg[6]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[6]_i_8 
       (.I0(\pc_reg[6]_i_15_n_0 ),
        .I1(\pc_reg[6]_i_16_n_0 ),
        .O(\pc_reg_reg[6]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[7]_i_5 
       (.I0(\pc_reg[7]_i_9_n_0 ),
        .I1(\pc_reg[7]_i_10_n_0 ),
        .O(\pc_reg_reg[7] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[7]_i_6 
       (.I0(\pc_reg[7]_i_11_n_0 ),
        .I1(\pc_reg[7]_i_12_n_0 ),
        .O(\pc_reg_reg[7]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[7]_i_7 
       (.I0(\pc_reg[7]_i_13_n_0 ),
        .I1(\pc_reg[7]_i_14_n_0 ),
        .O(\pc_reg_reg[7]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[7]_i_8 
       (.I0(\pc_reg[7]_i_15_n_0 ),
        .I1(\pc_reg[7]_i_16_n_0 ),
        .O(\pc_reg_reg[7]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[8]_i_5 
       (.I0(\pc_reg[8]_i_9_n_0 ),
        .I1(\pc_reg[8]_i_10_n_0 ),
        .O(\pc_reg_reg[8] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[8]_i_6 
       (.I0(\pc_reg[8]_i_11_n_0 ),
        .I1(\pc_reg[8]_i_12_n_0 ),
        .O(\pc_reg_reg[8]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[8]_i_7 
       (.I0(\pc_reg[8]_i_13_n_0 ),
        .I1(\pc_reg[8]_i_14_n_0 ),
        .O(\pc_reg_reg[8]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[8]_i_8 
       (.I0(\pc_reg[8]_i_15_n_0 ),
        .I1(\pc_reg[8]_i_16_n_0 ),
        .O(\pc_reg_reg[8]_i_8_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[9]_i_5 
       (.I0(\pc_reg[9]_i_9_n_0 ),
        .I1(\pc_reg[9]_i_10_n_0 ),
        .O(\pc_reg_reg[9] ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[9]_i_6 
       (.I0(\pc_reg[9]_i_11_n_0 ),
        .I1(\pc_reg[9]_i_12_n_0 ),
        .O(\pc_reg_reg[9]_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[9]_i_7 
       (.I0(\pc_reg[9]_i_13_n_0 ),
        .I1(\pc_reg[9]_i_14_n_0 ),
        .O(\pc_reg_reg[9]_i_7_n_0 ),
        .S(RsC[2]));
  MUXF7 \pc_reg_reg[9]_i_8 
       (.I0(\pc_reg[9]_i_15_n_0 ),
        .I1(\pc_reg[9]_i_16_n_0 ),
        .O(\pc_reg_reg[9]_i_8_n_0 ),
        .S(RsC[2]));
endmodule

(* NotValidForBitStream *)
module sccomp_dataflow
   (clk_in,
    reset,
    inst,
    pc);
  input clk_in;
  input reset;
  output [31:0]inst;
  output [31:0]pc;

  wire [31:0]\ALU_inst/data0 ;
  wire [32:1]\ALU_inst/data1 ;
  wire [31:0]\ALU_inst/data2 ;
  wire [31:0]\ALU_inst/data3 ;
  wire \ALU_inst/data8 ;
  wire \ALU_inst/data9 ;
  wire [6:2]DMEM_addr_in;
  wire [31:0]DMEM_data_in;
  wire [31:0]DMEM_data_out;
  wire DMEM_data_out0;
  wire Imem_n_100;
  wire Imem_n_101;
  wire Imem_n_102;
  wire Imem_n_103;
  wire Imem_n_104;
  wire Imem_n_105;
  wire Imem_n_106;
  wire Imem_n_107;
  wire Imem_n_108;
  wire Imem_n_109;
  wire Imem_n_110;
  wire Imem_n_111;
  wire Imem_n_112;
  wire Imem_n_113;
  wire Imem_n_146;
  wire Imem_n_152;
  wire Imem_n_153;
  wire Imem_n_154;
  wire Imem_n_155;
  wire Imem_n_156;
  wire Imem_n_157;
  wire Imem_n_158;
  wire Imem_n_159;
  wire Imem_n_160;
  wire Imem_n_161;
  wire Imem_n_162;
  wire Imem_n_163;
  wire Imem_n_164;
  wire Imem_n_165;
  wire Imem_n_166;
  wire Imem_n_167;
  wire Imem_n_168;
  wire Imem_n_169;
  wire Imem_n_170;
  wire Imem_n_171;
  wire Imem_n_172;
  wire Imem_n_173;
  wire Imem_n_174;
  wire Imem_n_175;
  wire Imem_n_176;
  wire Imem_n_177;
  wire Imem_n_178;
  wire Imem_n_179;
  wire Imem_n_180;
  wire Imem_n_181;
  wire Imem_n_182;
  wire Imem_n_183;
  wire Imem_n_184;
  wire Imem_n_185;
  wire Imem_n_186;
  wire Imem_n_187;
  wire Imem_n_188;
  wire Imem_n_189;
  wire Imem_n_190;
  wire Imem_n_191;
  wire Imem_n_192;
  wire Imem_n_193;
  wire Imem_n_194;
  wire Imem_n_195;
  wire Imem_n_196;
  wire Imem_n_197;
  wire Imem_n_198;
  wire Imem_n_199;
  wire Imem_n_200;
  wire Imem_n_201;
  wire Imem_n_202;
  wire Imem_n_203;
  wire Imem_n_204;
  wire Imem_n_205;
  wire Imem_n_206;
  wire Imem_n_207;
  wire Imem_n_208;
  wire Imem_n_209;
  wire Imem_n_210;
  wire Imem_n_211;
  wire Imem_n_212;
  wire Imem_n_213;
  wire Imem_n_214;
  wire Imem_n_215;
  wire Imem_n_216;
  wire Imem_n_217;
  wire Imem_n_218;
  wire Imem_n_219;
  wire Imem_n_220;
  wire Imem_n_221;
  wire Imem_n_222;
  wire Imem_n_223;
  wire Imem_n_224;
  wire Imem_n_225;
  wire Imem_n_226;
  wire Imem_n_227;
  wire Imem_n_228;
  wire Imem_n_229;
  wire Imem_n_230;
  wire Imem_n_231;
  wire Imem_n_232;
  wire Imem_n_233;
  wire Imem_n_234;
  wire Imem_n_235;
  wire Imem_n_236;
  wire Imem_n_237;
  wire Imem_n_238;
  wire Imem_n_239;
  wire Imem_n_240;
  wire Imem_n_241;
  wire Imem_n_242;
  wire Imem_n_243;
  wire Imem_n_244;
  wire Imem_n_245;
  wire Imem_n_246;
  wire Imem_n_247;
  wire Imem_n_248;
  wire Imem_n_249;
  wire Imem_n_250;
  wire Imem_n_251;
  wire Imem_n_252;
  wire Imem_n_253;
  wire Imem_n_254;
  wire Imem_n_255;
  wire Imem_n_256;
  wire Imem_n_257;
  wire Imem_n_258;
  wire Imem_n_259;
  wire Imem_n_260;
  wire Imem_n_261;
  wire Imem_n_262;
  wire Imem_n_263;
  wire Imem_n_264;
  wire Imem_n_265;
  wire Imem_n_266;
  wire Imem_n_267;
  wire Imem_n_268;
  wire Imem_n_269;
  wire Imem_n_270;
  wire Imem_n_271;
  wire Imem_n_272;
  wire Imem_n_273;
  wire Imem_n_274;
  wire Imem_n_275;
  wire Imem_n_276;
  wire Imem_n_277;
  wire Imem_n_278;
  wire Imem_n_279;
  wire Imem_n_280;
  wire Imem_n_281;
  wire Imem_n_282;
  wire Imem_n_283;
  wire Imem_n_284;
  wire Imem_n_285;
  wire Imem_n_286;
  wire Imem_n_287;
  wire Imem_n_288;
  wire Imem_n_289;
  wire Imem_n_290;
  wire Imem_n_291;
  wire Imem_n_292;
  wire Imem_n_293;
  wire Imem_n_294;
  wire Imem_n_295;
  wire Imem_n_296;
  wire Imem_n_297;
  wire Imem_n_298;
  wire Imem_n_299;
  wire Imem_n_300;
  wire Imem_n_301;
  wire Imem_n_302;
  wire Imem_n_303;
  wire Imem_n_304;
  wire Imem_n_305;
  wire Imem_n_306;
  wire Imem_n_307;
  wire Imem_n_308;
  wire Imem_n_309;
  wire Imem_n_310;
  wire Imem_n_311;
  wire Imem_n_312;
  wire Imem_n_313;
  wire Imem_n_314;
  wire Imem_n_315;
  wire Imem_n_316;
  wire Imem_n_317;
  wire Imem_n_318;
  wire Imem_n_319;
  wire Imem_n_320;
  wire Imem_n_321;
  wire Imem_n_322;
  wire Imem_n_323;
  wire Imem_n_324;
  wire Imem_n_325;
  wire Imem_n_326;
  wire Imem_n_327;
  wire Imem_n_328;
  wire Imem_n_329;
  wire Imem_n_330;
  wire Imem_n_331;
  wire Imem_n_332;
  wire Imem_n_333;
  wire Imem_n_334;
  wire Imem_n_335;
  wire Imem_n_336;
  wire Imem_n_337;
  wire Imem_n_338;
  wire Imem_n_339;
  wire Imem_n_340;
  wire Imem_n_341;
  wire Imem_n_342;
  wire Imem_n_343;
  wire Imem_n_344;
  wire Imem_n_345;
  wire Imem_n_346;
  wire Imem_n_347;
  wire Imem_n_348;
  wire Imem_n_349;
  wire Imem_n_350;
  wire Imem_n_351;
  wire Imem_n_352;
  wire Imem_n_353;
  wire Imem_n_354;
  wire Imem_n_355;
  wire Imem_n_356;
  wire Imem_n_357;
  wire Imem_n_358;
  wire Imem_n_359;
  wire Imem_n_360;
  wire Imem_n_361;
  wire Imem_n_362;
  wire Imem_n_363;
  wire Imem_n_364;
  wire Imem_n_365;
  wire Imem_n_366;
  wire Imem_n_72;
  wire Imem_n_78;
  wire Imem_n_79;
  wire Imem_n_80;
  wire Imem_n_81;
  wire Imem_n_82;
  wire Imem_n_83;
  wire Imem_n_84;
  wire Imem_n_85;
  wire Imem_n_86;
  wire Imem_n_87;
  wire Imem_n_88;
  wire Imem_n_89;
  wire Imem_n_90;
  wire Imem_n_91;
  wire Imem_n_92;
  wire Imem_n_93;
  wire Imem_n_94;
  wire Imem_n_95;
  wire Imem_n_96;
  wire Imem_n_97;
  wire Imem_n_98;
  wire Imem_n_99;
  wire [31:1]MUX_2_out0;
  wire [31:0]MUX_A_out;
  wire [31:0]MUX_B_out;
  wire [31:0]MUX_PC_out;
  wire [31:0]MUX_PC_out2;
  wire [31:0]RF_Rd_in;
  wire [31:0]RF_Rs_out;
  wire [4:0]RsC;
  wire [4:0]RtC;
  wire clk_in;
  wire clk_in_IBUF;
  wire clk_in_IBUF_BUFG;
  wire [31:0]inst;
  wire [31:0]inst_OBUF;
  wire [31:0]pc;
  wire [31:0]pc_OBUF;
  wire reset;
  wire reset_IBUF;
  wire sccpu_n_130;
  wire sccpu_n_228;
  wire sccpu_n_229;
  wire sccpu_n_230;
  wire sccpu_n_263;
  wire sccpu_n_264;
  wire sccpu_n_265;
  wire sccpu_n_266;
  wire sccpu_n_267;
  wire sccpu_n_268;
  wire sccpu_n_269;
  wire sccpu_n_270;
  wire sccpu_n_271;
  wire sccpu_n_272;
  wire sccpu_n_273;
  wire sccpu_n_274;
  wire sccpu_n_275;
  wire sccpu_n_276;
  wire sccpu_n_277;
  wire sccpu_n_278;
  wire sccpu_n_279;
  wire sccpu_n_280;
  wire sccpu_n_281;
  wire sccpu_n_282;
  wire sccpu_n_283;
  wire sccpu_n_284;
  wire sccpu_n_285;
  wire sccpu_n_286;
  wire sccpu_n_287;
  wire sccpu_n_288;
  wire sccpu_n_289;
  wire sccpu_n_290;
  wire sccpu_n_291;
  wire sccpu_n_292;
  wire sccpu_n_293;
  wire sccpu_n_294;
  wire sccpu_n_295;
  wire sccpu_n_296;
  wire sccpu_n_297;
  wire sccpu_n_298;
  wire sccpu_n_299;
  wire sccpu_n_300;
  wire sccpu_n_301;
  wire sccpu_n_302;
  wire sccpu_n_303;
  wire sccpu_n_304;
  wire sccpu_n_305;
  wire sccpu_n_306;
  wire sccpu_n_307;
  wire sccpu_n_308;
  wire sccpu_n_309;
  wire sccpu_n_310;
  wire sccpu_n_311;
  wire sccpu_n_312;
  wire sccpu_n_313;
  wire sccpu_n_314;
  wire sccpu_n_315;
  wire sccpu_n_316;
  wire sccpu_n_317;
  wire sccpu_n_318;
  wire sccpu_n_319;
  wire sccpu_n_32;
  wire sccpu_n_320;
  wire sccpu_n_321;
  wire sccpu_n_322;
  wire sccpu_n_323;
  wire sccpu_n_324;
  wire sccpu_n_325;
  wire sccpu_n_326;
  wire sccpu_n_327;
  wire sccpu_n_328;
  wire sccpu_n_329;
  wire sccpu_n_330;
  wire sccpu_n_331;
  wire sccpu_n_332;
  wire sccpu_n_333;
  wire sccpu_n_334;
  wire sccpu_n_335;
  wire sccpu_n_336;
  wire sccpu_n_337;
  wire sccpu_n_338;
  wire sccpu_n_339;
  wire sccpu_n_340;
  wire sccpu_n_341;
  wire sccpu_n_342;
  wire sccpu_n_343;
  wire sccpu_n_344;
  wire sccpu_n_345;
  wire sccpu_n_346;
  wire sccpu_n_347;
  wire sccpu_n_348;
  wire sccpu_n_349;
  wire sccpu_n_350;
  wire sccpu_n_351;
  wire sccpu_n_384;
  wire sccpu_n_385;
  wire sccpu_n_386;
  wire sccpu_n_387;
  wire sccpu_n_388;
  wire sccpu_n_389;
  wire sccpu_n_390;
  wire sccpu_n_391;
  wire sccpu_n_392;
  wire sccpu_n_393;
  wire sccpu_n_394;
  wire sccpu_n_395;
  wire sccpu_n_396;
  wire sccpu_n_397;
  wire sccpu_n_398;
  wire sccpu_n_399;
  wire sccpu_n_400;
  wire sccpu_n_401;
  wire sccpu_n_402;
  wire sccpu_n_403;
  wire sccpu_n_404;
  wire sccpu_n_405;
  wire sccpu_n_406;
  wire sccpu_n_407;
  wire sccpu_n_408;
  wire sccpu_n_409;
  wire sccpu_n_410;
  wire sccpu_n_411;
  wire sccpu_n_412;
  wire sccpu_n_413;
  wire sccpu_n_414;
  wire sccpu_n_415;
  wire sccpu_n_416;
  wire sccpu_n_417;
  wire sccpu_n_418;
  wire sccpu_n_419;
  wire sccpu_n_420;
  wire sccpu_n_421;
  wire sccpu_n_422;
  wire sccpu_n_423;
  wire sccpu_n_424;
  wire sccpu_n_425;
  wire sccpu_n_426;
  wire sccpu_n_427;
  wire sccpu_n_428;
  wire sccpu_n_429;
  wire sccpu_n_430;
  wire sccpu_n_431;
  wire sccpu_n_432;
  wire sccpu_n_433;
  wire sccpu_n_434;
  wire sccpu_n_435;
  wire sccpu_n_97;

initial begin
 $sdf_annotate("cpu_tb_time_synth.sdf",,,,"tool_control");
end
  IMEM Imem
       (.CO(sccpu_n_97),
        .D(RF_Rd_in),
        .DI({Imem_n_78,Imem_n_79,Imem_n_80,Imem_n_81}),
        .DMEM_data_in({DMEM_data_in[14:13],DMEM_data_in[11:8]}),
        .DMEM_data_out(DMEM_data_out),
        .DMEM_data_out0(DMEM_data_out0),
        .E(Imem_n_265),
        .MUX_2_out0(MUX_2_out0),
        .MUX_A_out(MUX_A_out),
        .MUX_PC_out(MUX_PC_out),
        .MUX_PC_out2(MUX_PC_out2),
        .RF_Rs_out(RF_Rs_out),
        .RsC(RsC),
        .RtC(RtC),
        .S({Imem_n_94,Imem_n_95,Imem_n_96,Imem_n_97}),
        .\array_reg_reg[10][0] (Imem_n_274),
        .\array_reg_reg[11][0] (Imem_n_275),
        .\array_reg_reg[12][0] (Imem_n_276),
        .\array_reg_reg[13][0] (Imem_n_277),
        .\array_reg_reg[14][0] (Imem_n_278),
        .\array_reg_reg[15][0] (Imem_n_279),
        .\array_reg_reg[16][0] (Imem_n_280),
        .\array_reg_reg[17][0] (Imem_n_281),
        .\array_reg_reg[18][0] (Imem_n_282),
        .\array_reg_reg[19][0] (Imem_n_283),
        .\array_reg_reg[19][0]_0 (sccpu_n_385),
        .\array_reg_reg[19][10] (sccpu_n_301),
        .\array_reg_reg[19][11] (sccpu_n_303),
        .\array_reg_reg[19][12] (sccpu_n_263),
        .\array_reg_reg[19][12]_0 (sccpu_n_306),
        .\array_reg_reg[19][12]_1 (sccpu_n_401),
        .\array_reg_reg[19][13] (sccpu_n_309),
        .\array_reg_reg[19][14] (sccpu_n_274),
        .\array_reg_reg[19][14]_0 (sccpu_n_311),
        .\array_reg_reg[19][15] (sccpu_n_313),
        .\array_reg_reg[19][15]_0 (sccpu_n_403),
        .\array_reg_reg[19][16] (sccpu_n_315),
        .\array_reg_reg[19][16]_0 (sccpu_n_405),
        .\array_reg_reg[19][17] (sccpu_n_317),
        .\array_reg_reg[19][17]_0 (sccpu_n_407),
        .\array_reg_reg[19][18] (sccpu_n_277),
        .\array_reg_reg[19][18]_0 (sccpu_n_319),
        .\array_reg_reg[19][18]_1 (sccpu_n_409),
        .\array_reg_reg[19][19] (sccpu_n_321),
        .\array_reg_reg[19][19]_0 (sccpu_n_411),
        .\array_reg_reg[19][1] (sccpu_n_387),
        .\array_reg_reg[19][20] (sccpu_n_323),
        .\array_reg_reg[19][20]_0 (sccpu_n_413),
        .\array_reg_reg[19][21] (sccpu_n_325),
        .\array_reg_reg[19][21]_0 (sccpu_n_415),
        .\array_reg_reg[19][22] (sccpu_n_328),
        .\array_reg_reg[19][22]_0 (sccpu_n_417),
        .\array_reg_reg[19][23] (sccpu_n_331),
        .\array_reg_reg[19][23]_0 (sccpu_n_419),
        .\array_reg_reg[19][24] (sccpu_n_283),
        .\array_reg_reg[19][24]_0 (sccpu_n_334),
        .\array_reg_reg[19][24]_1 (sccpu_n_421),
        .\array_reg_reg[19][25] (sccpu_n_336),
        .\array_reg_reg[19][25]_0 (sccpu_n_423),
        .\array_reg_reg[19][26] (sccpu_n_339),
        .\array_reg_reg[19][26]_0 (sccpu_n_425),
        .\array_reg_reg[19][27] (sccpu_n_265),
        .\array_reg_reg[19][27]_0 (sccpu_n_342),
        .\array_reg_reg[19][27]_1 (sccpu_n_427),
        .\array_reg_reg[19][28] (sccpu_n_264),
        .\array_reg_reg[19][28]_0 (sccpu_n_344),
        .\array_reg_reg[19][28]_1 (sccpu_n_429),
        .\array_reg_reg[19][29] (sccpu_n_346),
        .\array_reg_reg[19][29]_0 (sccpu_n_431),
        .\array_reg_reg[19][2] (sccpu_n_389),
        .\array_reg_reg[19][30] (sccpu_n_32),
        .\array_reg_reg[19][30]_0 (sccpu_n_348),
        .\array_reg_reg[19][30]_1 (sccpu_n_433),
        .\array_reg_reg[19][31] (sccpu_n_435),
        .\array_reg_reg[19][31]_0 (sccpu_n_130),
        .\array_reg_reg[19][31]_1 (\ALU_inst/data9 ),
        .\array_reg_reg[19][31]_2 (sccpu_n_351),
        .\array_reg_reg[19][31]_3 (\ALU_inst/data8 ),
        .\array_reg_reg[19][3] (sccpu_n_391),
        .\array_reg_reg[19][4] (sccpu_n_393),
        .\array_reg_reg[19][5] (sccpu_n_288),
        .\array_reg_reg[19][5]_0 (sccpu_n_395),
        .\array_reg_reg[19][6] (sccpu_n_291),
        .\array_reg_reg[19][6]_0 (sccpu_n_397),
        .\array_reg_reg[19][7] (sccpu_n_293),
        .\array_reg_reg[19][7]_0 (sccpu_n_399),
        .\array_reg_reg[19][8] (sccpu_n_280),
        .\array_reg_reg[19][8]_0 (sccpu_n_296),
        .\array_reg_reg[19][9] (sccpu_n_298),
        .\array_reg_reg[20][0] (Imem_n_284),
        .\array_reg_reg[21][0] (Imem_n_285),
        .\array_reg_reg[22][0] (Imem_n_286),
        .\array_reg_reg[23][0] (Imem_n_287),
        .\array_reg_reg[24][0] (Imem_n_288),
        .\array_reg_reg[25][0] (Imem_n_289),
        .\array_reg_reg[26][0] (Imem_n_290),
        .\array_reg_reg[27][0] (Imem_n_291),
        .\array_reg_reg[27][10] (sccpu_n_300),
        .\array_reg_reg[27][11] (sccpu_n_302),
        .\array_reg_reg[27][12] (sccpu_n_286),
        .\array_reg_reg[27][12]_0 (sccpu_n_305),
        .\array_reg_reg[27][13] (sccpu_n_308),
        .\array_reg_reg[27][14] (sccpu_n_310),
        .\array_reg_reg[27][15] (sccpu_n_229),
        .\array_reg_reg[27][15]_0 (sccpu_n_312),
        .\array_reg_reg[27][16] (sccpu_n_314),
        .\array_reg_reg[27][17] (sccpu_n_228),
        .\array_reg_reg[27][17]_0 (sccpu_n_316),
        .\array_reg_reg[27][18] (sccpu_n_318),
        .\array_reg_reg[27][19] (sccpu_n_320),
        .\array_reg_reg[27][20] (sccpu_n_230),
        .\array_reg_reg[27][20]_0 (sccpu_n_322),
        .\array_reg_reg[27][21] (sccpu_n_324),
        .\array_reg_reg[27][22] (sccpu_n_327),
        .\array_reg_reg[27][23] (sccpu_n_330),
        .\array_reg_reg[27][24] (sccpu_n_333),
        .\array_reg_reg[27][25] (sccpu_n_335),
        .\array_reg_reg[27][26] (sccpu_n_338),
        .\array_reg_reg[27][27] (sccpu_n_341),
        .\array_reg_reg[27][28] (sccpu_n_343),
        .\array_reg_reg[27][29] (sccpu_n_345),
        .\array_reg_reg[27][30] (sccpu_n_347),
        .\array_reg_reg[27][31] (sccpu_n_350),
        .\array_reg_reg[27][5] (sccpu_n_287),
        .\array_reg_reg[27][6] (sccpu_n_290),
        .\array_reg_reg[27][7] (sccpu_n_292),
        .\array_reg_reg[27][8] (sccpu_n_295),
        .\array_reg_reg[27][9] (sccpu_n_297),
        .\array_reg_reg[28][0] (Imem_n_292),
        .\array_reg_reg[29][0] (Imem_n_293),
        .\array_reg_reg[2][0] (Imem_n_266),
        .\array_reg_reg[30][0] (Imem_n_294),
        .\array_reg_reg[31][0] ({Imem_n_82,Imem_n_83,Imem_n_84,Imem_n_85}),
        .\array_reg_reg[31][0]_0 ({Imem_n_86,Imem_n_87,Imem_n_88,Imem_n_89}),
        .\array_reg_reg[31][0]_1 ({Imem_n_90,Imem_n_91,Imem_n_92,Imem_n_93}),
        .\array_reg_reg[31][0]_10 ({Imem_n_330,Imem_n_331,Imem_n_332,Imem_n_333}),
        .\array_reg_reg[31][0]_11 ({Imem_n_350,Imem_n_351,Imem_n_352,Imem_n_353}),
        .\array_reg_reg[31][0]_12 ({Imem_n_354,Imem_n_355,Imem_n_356,Imem_n_357}),
        .\array_reg_reg[31][0]_13 (Imem_n_366),
        .\array_reg_reg[31][0]_2 ({Imem_n_255,Imem_n_256,Imem_n_257,Imem_n_258}),
        .\array_reg_reg[31][0]_3 ({Imem_n_259,Imem_n_260,Imem_n_261,Imem_n_262}),
        .\array_reg_reg[31][0]_4 (Imem_n_263),
        .\array_reg_reg[31][0]_5 (Imem_n_264),
        .\array_reg_reg[31][0]_6 (Imem_n_295),
        .\array_reg_reg[31][0]_7 ({Imem_n_296,Imem_n_297,Imem_n_298,Imem_n_299}),
        .\array_reg_reg[31][0]_8 ({Imem_n_300,Imem_n_301,Imem_n_302,Imem_n_303}),
        .\array_reg_reg[31][0]_9 ({Imem_n_326,Imem_n_327,Imem_n_328,Imem_n_329}),
        .\array_reg_reg[31][11] ({Imem_n_199,Imem_n_200,Imem_n_201,Imem_n_202}),
        .\array_reg_reg[31][11]_0 ({Imem_n_227,Imem_n_228,Imem_n_229,Imem_n_230}),
        .\array_reg_reg[31][11]_1 ({Imem_n_318,Imem_n_319,Imem_n_320,Imem_n_321}),
        .\array_reg_reg[31][11]_2 ({Imem_n_322,Imem_n_323,Imem_n_324,Imem_n_325}),
        .\array_reg_reg[31][15] ({Imem_n_231,Imem_n_232,Imem_n_233,Imem_n_234}),
        .\array_reg_reg[31][15]_0 ({Imem_n_338,Imem_n_339,Imem_n_340,Imem_n_341}),
        .\array_reg_reg[31][19] ({Imem_n_203,Imem_n_204,Imem_n_205,Imem_n_206}),
        .\array_reg_reg[31][19]_0 ({Imem_n_207,Imem_n_208,Imem_n_209,Imem_n_210}),
        .\array_reg_reg[31][19]_1 ({Imem_n_235,Imem_n_236,Imem_n_237,Imem_n_238}),
        .\array_reg_reg[31][19]_2 ({Imem_n_334,Imem_n_335,Imem_n_336,Imem_n_337}),
        .\array_reg_reg[31][19]_3 ({Imem_n_342,Imem_n_343,Imem_n_344,Imem_n_345}),
        .\array_reg_reg[31][19]_4 ({Imem_n_346,Imem_n_347,Imem_n_348,Imem_n_349}),
        .\array_reg_reg[31][21] ({Imem_n_211,Imem_n_212,Imem_n_213,Imem_n_214}),
        .\array_reg_reg[31][21]_0 ({Imem_n_358,Imem_n_359,Imem_n_360,Imem_n_361}),
        .\array_reg_reg[31][23] ({Imem_n_239,Imem_n_240,Imem_n_241,Imem_n_242}),
        .\array_reg_reg[31][23]_0 ({Imem_n_362,Imem_n_363,Imem_n_364,Imem_n_365}),
        .\array_reg_reg[31][27] ({Imem_n_102,Imem_n_103,Imem_n_104,Imem_n_105}),
        .\array_reg_reg[31][27]_0 ({Imem_n_247,Imem_n_248,Imem_n_249,Imem_n_250}),
        .\array_reg_reg[31][27]_1 ({Imem_n_251,Imem_n_252,Imem_n_253,Imem_n_254}),
        .\array_reg_reg[31][29] ({Imem_n_106,Imem_n_107,Imem_n_108,Imem_n_109}),
        .\array_reg_reg[31][29]_0 ({Imem_n_215,Imem_n_216,Imem_n_217,Imem_n_218}),
        .\array_reg_reg[31][30] (Imem_n_72),
        .\array_reg_reg[31][30]_0 ({Imem_n_98,Imem_n_99,Imem_n_100,Imem_n_101}),
        .\array_reg_reg[31][30]_1 ({Imem_n_243,Imem_n_244,Imem_n_245,Imem_n_246}),
        .\array_reg_reg[31][31] ({MUX_B_out[31],MUX_B_out[0]}),
        .\array_reg_reg[31][3] ({Imem_n_152,Imem_n_153,Imem_n_154}),
        .\array_reg_reg[31][3]_0 ({Imem_n_156,Imem_n_157,Imem_n_158}),
        .\array_reg_reg[31][3]_1 (Imem_n_160),
        .\array_reg_reg[31][3]_2 (Imem_n_161),
        .\array_reg_reg[31][3]_3 ({Imem_n_191,Imem_n_192,Imem_n_193,Imem_n_194}),
        .\array_reg_reg[31][3]_4 ({Imem_n_219,Imem_n_220,Imem_n_221,Imem_n_222}),
        .\array_reg_reg[31][3]_5 ({Imem_n_304,Imem_n_305,Imem_n_306}),
        .\array_reg_reg[31][3]_6 ({Imem_n_307,Imem_n_308,Imem_n_309}),
        .\array_reg_reg[31][6] (DMEM_addr_in),
        .\array_reg_reg[31][7] (Imem_n_155),
        .\array_reg_reg[31][7]_0 (Imem_n_159),
        .\array_reg_reg[31][7]_1 ({Imem_n_195,Imem_n_196,Imem_n_197,Imem_n_198}),
        .\array_reg_reg[31][7]_2 ({Imem_n_223,Imem_n_224,Imem_n_225,Imem_n_226}),
        .\array_reg_reg[31][7]_3 ({Imem_n_310,Imem_n_311,Imem_n_312,Imem_n_313}),
        .\array_reg_reg[31][7]_4 ({Imem_n_314,Imem_n_315,Imem_n_316,Imem_n_317}),
        .\array_reg_reg[31][8] (Imem_n_146),
        .\array_reg_reg[3][0] (Imem_n_267),
        .\array_reg_reg[3][0]_0 (sccpu_n_384),
        .\array_reg_reg[3][10] (sccpu_n_285),
        .\array_reg_reg[3][11] (sccpu_n_304),
        .\array_reg_reg[3][12] (sccpu_n_307),
        .\array_reg_reg[3][12]_0 (sccpu_n_400),
        .\array_reg_reg[3][13] (sccpu_n_276),
        .\array_reg_reg[3][14] (sccpu_n_275),
        .\array_reg_reg[3][15] (sccpu_n_273),
        .\array_reg_reg[3][15]_0 (sccpu_n_402),
        .\array_reg_reg[3][16] (sccpu_n_272),
        .\array_reg_reg[3][16]_0 (sccpu_n_404),
        .\array_reg_reg[3][17] (sccpu_n_279),
        .\array_reg_reg[3][17]_0 (sccpu_n_406),
        .\array_reg_reg[3][18] (sccpu_n_278),
        .\array_reg_reg[3][18]_0 (sccpu_n_408),
        .\array_reg_reg[3][19] (sccpu_n_271),
        .\array_reg_reg[3][19]_0 (sccpu_n_410),
        .\array_reg_reg[3][1] (sccpu_n_386),
        .\array_reg_reg[3][20] (sccpu_n_267),
        .\array_reg_reg[3][20]_0 (sccpu_n_412),
        .\array_reg_reg[3][21] (sccpu_n_326),
        .\array_reg_reg[3][21]_0 (sccpu_n_414),
        .\array_reg_reg[3][22] (sccpu_n_329),
        .\array_reg_reg[3][22]_0 (sccpu_n_416),
        .\array_reg_reg[3][23] (sccpu_n_332),
        .\array_reg_reg[3][23]_0 (sccpu_n_418),
        .\array_reg_reg[3][24] (sccpu_n_284),
        .\array_reg_reg[3][24]_0 (sccpu_n_420),
        .\array_reg_reg[3][25] (sccpu_n_337),
        .\array_reg_reg[3][25]_0 (sccpu_n_422),
        .\array_reg_reg[3][26] (sccpu_n_340),
        .\array_reg_reg[3][26]_0 (sccpu_n_424),
        .\array_reg_reg[3][27] (sccpu_n_266),
        .\array_reg_reg[3][27]_0 (sccpu_n_426),
        .\array_reg_reg[3][28] (sccpu_n_270),
        .\array_reg_reg[3][28]_0 (sccpu_n_428),
        .\array_reg_reg[3][29] (sccpu_n_269),
        .\array_reg_reg[3][29]_0 (sccpu_n_430),
        .\array_reg_reg[3][2] (sccpu_n_388),
        .\array_reg_reg[3][30] (sccpu_n_349),
        .\array_reg_reg[3][30]_0 (sccpu_n_432),
        .\array_reg_reg[3][31] (sccpu_n_434),
        .\array_reg_reg[3][31]_0 (sccpu_n_268),
        .\array_reg_reg[3][3] (sccpu_n_390),
        .\array_reg_reg[3][4] (sccpu_n_392),
        .\array_reg_reg[3][5] (sccpu_n_289),
        .\array_reg_reg[3][5]_0 (sccpu_n_394),
        .\array_reg_reg[3][6] (sccpu_n_282),
        .\array_reg_reg[3][6]_0 (sccpu_n_396),
        .\array_reg_reg[3][7] (sccpu_n_294),
        .\array_reg_reg[3][7]_0 (sccpu_n_398),
        .\array_reg_reg[3][8] (sccpu_n_281),
        .\array_reg_reg[3][9] (sccpu_n_299),
        .\array_reg_reg[4][0] (Imem_n_268),
        .\array_reg_reg[5][0] (Imem_n_269),
        .\array_reg_reg[6][0] (Imem_n_270),
        .\array_reg_reg[7][0] (Imem_n_271),
        .\array_reg_reg[8][0] (Imem_n_272),
        .\array_reg_reg[9][0] (Imem_n_273),
        .data0(\ALU_inst/data0 ),
        .data1(\ALU_inst/data1 ),
        .data2(\ALU_inst/data2 ),
        .data3(\ALU_inst/data3 ),
        .p_0_in(Imem_n_190),
        .pc_OBUF({pc_OBUF[31:28],pc_OBUF[12:2],pc_OBUF[0]}),
        .\pc_reg_reg[11] ({Imem_n_170,Imem_n_171,Imem_n_172,Imem_n_173}),
        .\pc_reg_reg[15] ({Imem_n_174,Imem_n_175,Imem_n_176,Imem_n_177}),
        .\pc_reg_reg[19] ({Imem_n_178,Imem_n_179,Imem_n_180,Imem_n_181}),
        .\pc_reg_reg[23] ({Imem_n_182,Imem_n_183,Imem_n_184,Imem_n_185}),
        .\pc_reg_reg[27] ({Imem_n_186,Imem_n_187,Imem_n_188,Imem_n_189}),
        .\pc_reg_reg[31] ({Imem_n_110,Imem_n_111,Imem_n_112,Imem_n_113}),
        .\pc_reg_reg[3] ({Imem_n_162,Imem_n_163,Imem_n_164,Imem_n_165}),
        .\pc_reg_reg[7] ({Imem_n_166,Imem_n_167,Imem_n_168,Imem_n_169}),
        .spo(inst_OBUF));
  BUFG clk_in_IBUF_BUFG_inst
       (.I(clk_in_IBUF),
        .O(clk_in_IBUF_BUFG));
  IBUF clk_in_IBUF_inst
       (.I(clk_in),
        .O(clk_in_IBUF));
  DMEM dmem
       (.DMEM_data_in(DMEM_data_in),
        .DMEM_data_out(DMEM_data_out),
        .DMEM_data_out0(DMEM_data_out0),
        .\array_reg_reg[19][6] (DMEM_addr_in),
        .clk_in(clk_in_IBUF_BUFG),
        .p_0_in(Imem_n_190));
  OBUF \inst_OBUF[0]_inst 
       (.I(inst_OBUF[0]),
        .O(inst[0]));
  OBUF \inst_OBUF[10]_inst 
       (.I(inst_OBUF[10]),
        .O(inst[10]));
  OBUF \inst_OBUF[11]_inst 
       (.I(inst_OBUF[11]),
        .O(inst[11]));
  OBUF \inst_OBUF[12]_inst 
       (.I(inst_OBUF[12]),
        .O(inst[12]));
  OBUF \inst_OBUF[13]_inst 
       (.I(inst_OBUF[13]),
        .O(inst[13]));
  OBUF \inst_OBUF[14]_inst 
       (.I(inst_OBUF[14]),
        .O(inst[14]));
  OBUF \inst_OBUF[15]_inst 
       (.I(inst_OBUF[15]),
        .O(inst[15]));
  OBUF \inst_OBUF[16]_inst 
       (.I(inst_OBUF[16]),
        .O(inst[16]));
  OBUF \inst_OBUF[17]_inst 
       (.I(inst_OBUF[17]),
        .O(inst[17]));
  OBUF \inst_OBUF[18]_inst 
       (.I(inst_OBUF[18]),
        .O(inst[18]));
  OBUF \inst_OBUF[19]_inst 
       (.I(inst_OBUF[19]),
        .O(inst[19]));
  OBUF \inst_OBUF[1]_inst 
       (.I(inst_OBUF[1]),
        .O(inst[1]));
  OBUF \inst_OBUF[20]_inst 
       (.I(inst_OBUF[20]),
        .O(inst[20]));
  OBUF \inst_OBUF[21]_inst 
       (.I(inst_OBUF[21]),
        .O(inst[21]));
  OBUF \inst_OBUF[22]_inst 
       (.I(inst_OBUF[22]),
        .O(inst[22]));
  OBUF \inst_OBUF[23]_inst 
       (.I(inst_OBUF[23]),
        .O(inst[23]));
  OBUF \inst_OBUF[24]_inst 
       (.I(inst_OBUF[24]),
        .O(inst[24]));
  OBUF \inst_OBUF[25]_inst 
       (.I(inst_OBUF[25]),
        .O(inst[25]));
  OBUF \inst_OBUF[26]_inst 
       (.I(inst_OBUF[26]),
        .O(inst[26]));
  OBUF \inst_OBUF[27]_inst 
       (.I(inst_OBUF[27]),
        .O(inst[27]));
  OBUF \inst_OBUF[28]_inst 
       (.I(inst_OBUF[28]),
        .O(inst[28]));
  OBUF \inst_OBUF[29]_inst 
       (.I(inst_OBUF[29]),
        .O(inst[29]));
  OBUF \inst_OBUF[2]_inst 
       (.I(inst_OBUF[2]),
        .O(inst[2]));
  OBUF \inst_OBUF[30]_inst 
       (.I(inst_OBUF[30]),
        .O(inst[30]));
  OBUF \inst_OBUF[31]_inst 
       (.I(inst_OBUF[31]),
        .O(inst[31]));
  OBUF \inst_OBUF[3]_inst 
       (.I(inst_OBUF[3]),
        .O(inst[3]));
  OBUF \inst_OBUF[4]_inst 
       (.I(inst_OBUF[4]),
        .O(inst[4]));
  OBUF \inst_OBUF[5]_inst 
       (.I(inst_OBUF[5]),
        .O(inst[5]));
  OBUF \inst_OBUF[6]_inst 
       (.I(inst_OBUF[6]),
        .O(inst[6]));
  OBUF \inst_OBUF[7]_inst 
       (.I(inst_OBUF[7]),
        .O(inst[7]));
  OBUF \inst_OBUF[8]_inst 
       (.I(inst_OBUF[8]),
        .O(inst[8]));
  OBUF \inst_OBUF[9]_inst 
       (.I(inst_OBUF[9]),
        .O(inst[9]));
  OBUF \pc_OBUF[0]_inst 
       (.I(pc_OBUF[0]),
        .O(pc[0]));
  OBUF \pc_OBUF[10]_inst 
       (.I(pc_OBUF[10]),
        .O(pc[10]));
  OBUF \pc_OBUF[11]_inst 
       (.I(pc_OBUF[11]),
        .O(pc[11]));
  OBUF \pc_OBUF[12]_inst 
       (.I(pc_OBUF[12]),
        .O(pc[12]));
  OBUF \pc_OBUF[13]_inst 
       (.I(pc_OBUF[13]),
        .O(pc[13]));
  OBUF \pc_OBUF[14]_inst 
       (.I(pc_OBUF[14]),
        .O(pc[14]));
  OBUF \pc_OBUF[15]_inst 
       (.I(pc_OBUF[15]),
        .O(pc[15]));
  OBUF \pc_OBUF[16]_inst 
       (.I(pc_OBUF[16]),
        .O(pc[16]));
  OBUF \pc_OBUF[17]_inst 
       (.I(pc_OBUF[17]),
        .O(pc[17]));
  OBUF \pc_OBUF[18]_inst 
       (.I(pc_OBUF[18]),
        .O(pc[18]));
  OBUF \pc_OBUF[19]_inst 
       (.I(pc_OBUF[19]),
        .O(pc[19]));
  OBUF \pc_OBUF[1]_inst 
       (.I(pc_OBUF[1]),
        .O(pc[1]));
  OBUF \pc_OBUF[20]_inst 
       (.I(pc_OBUF[20]),
        .O(pc[20]));
  OBUF \pc_OBUF[21]_inst 
       (.I(pc_OBUF[21]),
        .O(pc[21]));
  OBUF \pc_OBUF[22]_inst 
       (.I(pc_OBUF[22]),
        .O(pc[22]));
  OBUF \pc_OBUF[23]_inst 
       (.I(pc_OBUF[23]),
        .O(pc[23]));
  OBUF \pc_OBUF[24]_inst 
       (.I(pc_OBUF[24]),
        .O(pc[24]));
  OBUF \pc_OBUF[25]_inst 
       (.I(pc_OBUF[25]),
        .O(pc[25]));
  OBUF \pc_OBUF[26]_inst 
       (.I(pc_OBUF[26]),
        .O(pc[26]));
  OBUF \pc_OBUF[27]_inst 
       (.I(pc_OBUF[27]),
        .O(pc[27]));
  OBUF \pc_OBUF[28]_inst 
       (.I(pc_OBUF[28]),
        .O(pc[28]));
  OBUF \pc_OBUF[29]_inst 
       (.I(pc_OBUF[29]),
        .O(pc[29]));
  OBUF \pc_OBUF[2]_inst 
       (.I(pc_OBUF[2]),
        .O(pc[2]));
  OBUF \pc_OBUF[30]_inst 
       (.I(pc_OBUF[30]),
        .O(pc[30]));
  OBUF \pc_OBUF[31]_inst 
       (.I(pc_OBUF[31]),
        .O(pc[31]));
  OBUF \pc_OBUF[3]_inst 
       (.I(pc_OBUF[3]),
        .O(pc[3]));
  OBUF \pc_OBUF[4]_inst 
       (.I(pc_OBUF[4]),
        .O(pc[4]));
  OBUF \pc_OBUF[5]_inst 
       (.I(pc_OBUF[5]),
        .O(pc[5]));
  OBUF \pc_OBUF[6]_inst 
       (.I(pc_OBUF[6]),
        .O(pc[6]));
  OBUF \pc_OBUF[7]_inst 
       (.I(pc_OBUF[7]),
        .O(pc[7]));
  OBUF \pc_OBUF[8]_inst 
       (.I(pc_OBUF[8]),
        .O(pc[8]));
  OBUF \pc_OBUF[9]_inst 
       (.I(pc_OBUF[9]),
        .O(pc[9]));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  CPU sccpu
       (.CLK(clk_in_IBUF_BUFG),
        .CO(sccpu_n_97),
        .D(RF_Rd_in),
        .DI({Imem_n_152,Imem_n_153,Imem_n_154,MUX_A_out[0]}),
        .DMEM_data_in(DMEM_data_in),
        .E(Imem_n_295),
        .MUX_2_out0(MUX_2_out0),
        .MUX_A_out(MUX_A_out[31:1]),
        .MUX_PC_out(MUX_PC_out),
        .MUX_PC_out2(MUX_PC_out2),
        .RF_Rs_out(RF_Rs_out),
        .RsC(RsC),
        .RtC(RtC),
        .S({Imem_n_94,Imem_n_95,Imem_n_96,Imem_n_97}),
        .\array_reg_reg[19][0] (Imem_n_263),
        .\array_reg_reg[19][11] ({Imem_n_322,Imem_n_323,Imem_n_324,Imem_n_325}),
        .\array_reg_reg[19][11]_0 ({Imem_n_318,Imem_n_319,Imem_n_320,Imem_n_321}),
        .\array_reg_reg[19][11]_1 ({Imem_n_199,Imem_n_200,Imem_n_201,Imem_n_202}),
        .\array_reg_reg[19][11]_2 ({Imem_n_227,Imem_n_228,Imem_n_229,Imem_n_230}),
        .\array_reg_reg[19][15] ({Imem_n_338,Imem_n_339,Imem_n_340,Imem_n_341}),
        .\array_reg_reg[19][15]_0 ({Imem_n_334,Imem_n_335,Imem_n_336,Imem_n_337}),
        .\array_reg_reg[19][15]_1 ({Imem_n_203,Imem_n_204,Imem_n_205,Imem_n_206}),
        .\array_reg_reg[19][15]_2 ({Imem_n_231,Imem_n_232,Imem_n_233,Imem_n_234}),
        .\array_reg_reg[19][15]_3 ({Imem_n_86,Imem_n_87,Imem_n_88,Imem_n_89}),
        .\array_reg_reg[19][15]_4 ({Imem_n_330,Imem_n_331,Imem_n_332,Imem_n_333}),
        .\array_reg_reg[19][15]_5 ({Imem_n_326,Imem_n_327,Imem_n_328,Imem_n_329}),
        .\array_reg_reg[19][19] ({Imem_n_346,Imem_n_347,Imem_n_348,Imem_n_349}),
        .\array_reg_reg[19][19]_0 ({Imem_n_342,Imem_n_343,Imem_n_344,Imem_n_345}),
        .\array_reg_reg[19][19]_1 ({Imem_n_207,Imem_n_208,Imem_n_209,Imem_n_210}),
        .\array_reg_reg[19][19]_2 ({Imem_n_235,Imem_n_236,Imem_n_237,Imem_n_238}),
        .\array_reg_reg[19][23] ({Imem_n_362,Imem_n_363,Imem_n_364,Imem_n_365}),
        .\array_reg_reg[19][23]_0 ({Imem_n_358,Imem_n_359,Imem_n_360,Imem_n_361}),
        .\array_reg_reg[19][23]_1 ({Imem_n_211,Imem_n_212,Imem_n_213,Imem_n_214}),
        .\array_reg_reg[19][23]_2 ({Imem_n_239,Imem_n_240,Imem_n_241,Imem_n_242}),
        .\array_reg_reg[19][23]_3 ({Imem_n_82,Imem_n_83,Imem_n_84,Imem_n_85}),
        .\array_reg_reg[19][23]_4 ({Imem_n_354,Imem_n_355,Imem_n_356,Imem_n_357}),
        .\array_reg_reg[19][23]_5 ({Imem_n_350,Imem_n_351,Imem_n_352,Imem_n_353}),
        .\array_reg_reg[19][27] ({Imem_n_102,Imem_n_103,Imem_n_104,Imem_n_105}),
        .\array_reg_reg[19][27]_0 ({Imem_n_247,Imem_n_248,Imem_n_249,Imem_n_250}),
        .\array_reg_reg[19][27]_1 ({Imem_n_251,Imem_n_252,Imem_n_253,Imem_n_254}),
        .\array_reg_reg[19][31] ({Imem_n_98,Imem_n_99,Imem_n_100,Imem_n_101}),
        .\array_reg_reg[19][31]_0 ({Imem_n_106,Imem_n_107,Imem_n_108,Imem_n_109}),
        .\array_reg_reg[19][31]_1 ({MUX_B_out[31],MUX_B_out[0]}),
        .\array_reg_reg[19][31]_2 ({Imem_n_215,Imem_n_216,Imem_n_217,Imem_n_218}),
        .\array_reg_reg[19][31]_3 ({Imem_n_243,Imem_n_244,Imem_n_245,Imem_n_246}),
        .\array_reg_reg[19][31]_4 ({Imem_n_366,Imem_n_79,Imem_n_80,Imem_n_81}),
        .\array_reg_reg[19][31]_5 ({Imem_n_259,Imem_n_260,Imem_n_261,Imem_n_262}),
        .\array_reg_reg[19][31]_6 (Imem_n_78),
        .\array_reg_reg[19][31]_7 ({Imem_n_255,Imem_n_256,Imem_n_257,Imem_n_258}),
        .\array_reg_reg[19][7] ({Imem_n_314,Imem_n_315,Imem_n_316,Imem_n_317}),
        .\array_reg_reg[19][7]_0 ({Imem_n_310,Imem_n_311,Imem_n_312,Imem_n_313}),
        .\array_reg_reg[19][7]_1 ({Imem_n_195,Imem_n_196,Imem_n_197,Imem_n_198}),
        .\array_reg_reg[19][7]_2 ({Imem_n_223,Imem_n_224,Imem_n_225,Imem_n_226}),
        .\array_reg_reg[19][7]_3 ({Imem_n_90,Imem_n_91,Imem_n_92,Imem_n_93}),
        .\array_reg_reg[19][7]_4 ({Imem_n_296,Imem_n_297,Imem_n_298,Imem_n_299}),
        .\array_reg_reg[19][7]_5 ({Imem_n_300,Imem_n_301,Imem_n_302,Imem_n_303}),
        .\array_reg_reg[27][0] (Imem_n_160),
        .\array_reg_reg[27][0]_0 (Imem_n_161),
        .\array_reg_reg[27][0]_1 (Imem_n_264),
        .\array_reg_reg[27][3] ({Imem_n_307,Imem_n_308,Imem_n_309}),
        .\array_reg_reg[27][3]_0 ({Imem_n_156,Imem_n_157,Imem_n_158}),
        .\array_reg_reg[27][3]_1 ({Imem_n_304,Imem_n_305,Imem_n_306}),
        .\array_reg_reg[27][3]_2 ({Imem_n_191,Imem_n_192,Imem_n_193,Imem_n_194}),
        .\array_reg_reg[27][3]_3 ({Imem_n_219,Imem_n_220,Imem_n_221,Imem_n_222}),
        .\array_reg_reg[27][4] (Imem_n_155),
        .\array_reg_reg[27][4]_0 (Imem_n_159),
        .\array_reg_reg[31][0] (sccpu_n_32),
        .\array_reg_reg[31][0]_0 (sccpu_n_130),
        .\array_reg_reg[31][0]_1 (\ALU_inst/data8 ),
        .\array_reg_reg[31][0]_2 (\ALU_inst/data9 ),
        .\array_reg_reg[31][0]_3 (sccpu_n_289),
        .\array_reg_reg[31][10] (sccpu_n_285),
        .\array_reg_reg[31][11] (sccpu_n_304),
        .\array_reg_reg[31][12] (sccpu_n_307),
        .\array_reg_reg[31][13] (sccpu_n_276),
        .\array_reg_reg[31][14] (sccpu_n_275),
        .\array_reg_reg[31][15] (sccpu_n_273),
        .\array_reg_reg[31][16] (sccpu_n_272),
        .\array_reg_reg[31][16]_0 (sccpu_n_384),
        .\array_reg_reg[31][16]_1 (sccpu_n_385),
        .\array_reg_reg[31][16]_2 (sccpu_n_404),
        .\array_reg_reg[31][16]_3 (sccpu_n_405),
        .\array_reg_reg[31][17] (sccpu_n_279),
        .\array_reg_reg[31][17]_0 (sccpu_n_386),
        .\array_reg_reg[31][17]_1 (sccpu_n_387),
        .\array_reg_reg[31][18] (sccpu_n_278),
        .\array_reg_reg[31][18]_0 (sccpu_n_388),
        .\array_reg_reg[31][18]_1 (sccpu_n_389),
        .\array_reg_reg[31][18]_2 (sccpu_n_408),
        .\array_reg_reg[31][18]_3 (sccpu_n_409),
        .\array_reg_reg[31][19] (sccpu_n_271),
        .\array_reg_reg[31][19]_0 (sccpu_n_390),
        .\array_reg_reg[31][19]_1 (sccpu_n_391),
        .\array_reg_reg[31][19]_2 (sccpu_n_406),
        .\array_reg_reg[31][19]_3 (sccpu_n_407),
        .\array_reg_reg[31][19]_4 (sccpu_n_410),
        .\array_reg_reg[31][19]_5 (sccpu_n_411),
        .\array_reg_reg[31][20] (sccpu_n_267),
        .\array_reg_reg[31][20]_0 (sccpu_n_392),
        .\array_reg_reg[31][20]_1 (sccpu_n_393),
        .\array_reg_reg[31][20]_2 (sccpu_n_412),
        .\array_reg_reg[31][20]_3 (sccpu_n_413),
        .\array_reg_reg[31][21] (sccpu_n_263),
        .\array_reg_reg[31][21]_0 (sccpu_n_264),
        .\array_reg_reg[31][21]_1 (sccpu_n_274),
        .\array_reg_reg[31][21]_2 (sccpu_n_277),
        .\array_reg_reg[31][21]_3 (sccpu_n_280),
        .\array_reg_reg[31][21]_4 (sccpu_n_283),
        .\array_reg_reg[31][21]_5 (sccpu_n_326),
        .\array_reg_reg[31][21]_6 (sccpu_n_394),
        .\array_reg_reg[31][21]_7 (sccpu_n_395),
        .\array_reg_reg[31][21]_8 (sccpu_n_414),
        .\array_reg_reg[31][21]_9 (sccpu_n_415),
        .\array_reg_reg[31][22] (sccpu_n_329),
        .\array_reg_reg[31][22]_0 (sccpu_n_396),
        .\array_reg_reg[31][22]_1 (sccpu_n_397),
        .\array_reg_reg[31][22]_2 (sccpu_n_416),
        .\array_reg_reg[31][22]_3 (sccpu_n_417),
        .\array_reg_reg[31][23] (sccpu_n_332),
        .\array_reg_reg[31][23]_0 (sccpu_n_398),
        .\array_reg_reg[31][23]_1 (sccpu_n_399),
        .\array_reg_reg[31][23]_2 (sccpu_n_418),
        .\array_reg_reg[31][23]_3 (sccpu_n_419),
        .\array_reg_reg[31][24] (sccpu_n_284),
        .\array_reg_reg[31][24]_0 (sccpu_n_420),
        .\array_reg_reg[31][24]_1 (sccpu_n_421),
        .\array_reg_reg[31][25] (sccpu_n_337),
        .\array_reg_reg[31][25]_0 (sccpu_n_422),
        .\array_reg_reg[31][25]_1 (sccpu_n_423),
        .\array_reg_reg[31][26] (sccpu_n_340),
        .\array_reg_reg[31][26]_0 (sccpu_n_424),
        .\array_reg_reg[31][26]_1 (sccpu_n_425),
        .\array_reg_reg[31][27] (sccpu_n_426),
        .\array_reg_reg[31][27]_0 (sccpu_n_427),
        .\array_reg_reg[31][28] (sccpu_n_270),
        .\array_reg_reg[31][28]_0 (sccpu_n_400),
        .\array_reg_reg[31][28]_1 (sccpu_n_401),
        .\array_reg_reg[31][28]_2 (sccpu_n_428),
        .\array_reg_reg[31][28]_3 (sccpu_n_429),
        .\array_reg_reg[31][29] (sccpu_n_269),
        .\array_reg_reg[31][29]_0 (sccpu_n_430),
        .\array_reg_reg[31][29]_1 (sccpu_n_431),
        .\array_reg_reg[31][30] (sccpu_n_349),
        .\array_reg_reg[31][30]_0 (sccpu_n_432),
        .\array_reg_reg[31][30]_1 (sccpu_n_433),
        .\array_reg_reg[31][30]_2 (sccpu_n_434),
        .\array_reg_reg[31][30]_3 (sccpu_n_435),
        .\array_reg_reg[31][31] (sccpu_n_268),
        .\array_reg_reg[31][31]_0 (sccpu_n_402),
        .\array_reg_reg[31][31]_1 (sccpu_n_403),
        .\array_reg_reg[31][6] (sccpu_n_229),
        .\array_reg_reg[31][6]_0 (sccpu_n_265),
        .\array_reg_reg[31][6]_1 (sccpu_n_266),
        .\array_reg_reg[31][6]_2 (sccpu_n_282),
        .\array_reg_reg[31][6]_3 (sccpu_n_286),
        .\array_reg_reg[31][7] (sccpu_n_228),
        .\array_reg_reg[31][7]_0 (sccpu_n_230),
        .\array_reg_reg[31][7]_1 (sccpu_n_294),
        .\array_reg_reg[31][8] (sccpu_n_281),
        .\array_reg_reg[31][9] (sccpu_n_299),
        .\array_reg_reg[3][31] (Imem_n_72),
        .\bbstub_spo[26] (Imem_n_294),
        .\bbstub_spo[26]_0 (Imem_n_293),
        .\bbstub_spo[26]_1 (Imem_n_292),
        .\bbstub_spo[26]_10 (Imem_n_283),
        .\bbstub_spo[26]_11 (Imem_n_282),
        .\bbstub_spo[26]_12 (Imem_n_281),
        .\bbstub_spo[26]_13 (Imem_n_280),
        .\bbstub_spo[26]_14 (Imem_n_279),
        .\bbstub_spo[26]_15 (Imem_n_278),
        .\bbstub_spo[26]_16 (Imem_n_277),
        .\bbstub_spo[26]_17 (Imem_n_276),
        .\bbstub_spo[26]_18 (Imem_n_275),
        .\bbstub_spo[26]_19 (Imem_n_274),
        .\bbstub_spo[26]_2 (Imem_n_291),
        .\bbstub_spo[26]_20 (Imem_n_273),
        .\bbstub_spo[26]_21 (Imem_n_272),
        .\bbstub_spo[26]_22 (Imem_n_271),
        .\bbstub_spo[26]_23 (Imem_n_270),
        .\bbstub_spo[26]_24 (Imem_n_269),
        .\bbstub_spo[26]_25 (Imem_n_268),
        .\bbstub_spo[26]_26 (Imem_n_267),
        .\bbstub_spo[26]_27 (Imem_n_266),
        .\bbstub_spo[26]_28 (Imem_n_265),
        .\bbstub_spo[26]_3 (Imem_n_290),
        .\bbstub_spo[26]_4 (Imem_n_289),
        .\bbstub_spo[26]_5 (Imem_n_288),
        .\bbstub_spo[26]_6 (Imem_n_287),
        .\bbstub_spo[26]_7 (Imem_n_286),
        .\bbstub_spo[26]_8 (Imem_n_285),
        .\bbstub_spo[26]_9 (Imem_n_284),
        .\bbstub_spo[3] (Imem_n_146),
        .data0(\ALU_inst/data0 ),
        .data1(\ALU_inst/data1 ),
        .data2(\ALU_inst/data2 ),
        .data3(\ALU_inst/data3 ),
        .pc_OBUF(pc_OBUF),
        .\pc_reg_reg[10] (sccpu_n_300),
        .\pc_reg_reg[10]_0 (sccpu_n_301),
        .\pc_reg_reg[11] (sccpu_n_302),
        .\pc_reg_reg[11]_0 (sccpu_n_303),
        .\pc_reg_reg[12] (sccpu_n_305),
        .\pc_reg_reg[12]_0 (sccpu_n_306),
        .\pc_reg_reg[12]_1 ({Imem_n_170,Imem_n_171,Imem_n_172,Imem_n_173}),
        .\pc_reg_reg[13] (sccpu_n_308),
        .\pc_reg_reg[13]_0 (sccpu_n_309),
        .\pc_reg_reg[14] (sccpu_n_310),
        .\pc_reg_reg[14]_0 (sccpu_n_311),
        .\pc_reg_reg[15] (sccpu_n_312),
        .\pc_reg_reg[15]_0 (sccpu_n_313),
        .\pc_reg_reg[16] (sccpu_n_314),
        .\pc_reg_reg[16]_0 (sccpu_n_315),
        .\pc_reg_reg[16]_1 ({Imem_n_174,Imem_n_175,Imem_n_176,Imem_n_177}),
        .\pc_reg_reg[17] (sccpu_n_316),
        .\pc_reg_reg[17]_0 (sccpu_n_317),
        .\pc_reg_reg[18] (sccpu_n_318),
        .\pc_reg_reg[18]_0 (sccpu_n_319),
        .\pc_reg_reg[19] (sccpu_n_320),
        .\pc_reg_reg[19]_0 (sccpu_n_321),
        .\pc_reg_reg[20] (sccpu_n_322),
        .\pc_reg_reg[20]_0 (sccpu_n_323),
        .\pc_reg_reg[20]_1 ({Imem_n_178,Imem_n_179,Imem_n_180,Imem_n_181}),
        .\pc_reg_reg[21] (sccpu_n_324),
        .\pc_reg_reg[21]_0 (sccpu_n_325),
        .\pc_reg_reg[22] (sccpu_n_327),
        .\pc_reg_reg[22]_0 (sccpu_n_328),
        .\pc_reg_reg[23] (sccpu_n_330),
        .\pc_reg_reg[23]_0 (sccpu_n_331),
        .\pc_reg_reg[24] (sccpu_n_333),
        .\pc_reg_reg[24]_0 (sccpu_n_334),
        .\pc_reg_reg[24]_1 ({Imem_n_182,Imem_n_183,Imem_n_184,Imem_n_185}),
        .\pc_reg_reg[25] (sccpu_n_335),
        .\pc_reg_reg[25]_0 (sccpu_n_336),
        .\pc_reg_reg[26] (sccpu_n_338),
        .\pc_reg_reg[26]_0 (sccpu_n_339),
        .\pc_reg_reg[27] (sccpu_n_341),
        .\pc_reg_reg[27]_0 (sccpu_n_342),
        .\pc_reg_reg[28] (sccpu_n_343),
        .\pc_reg_reg[28]_0 (sccpu_n_344),
        .\pc_reg_reg[28]_1 ({Imem_n_186,Imem_n_187,Imem_n_188,Imem_n_189}),
        .\pc_reg_reg[29] (sccpu_n_345),
        .\pc_reg_reg[29]_0 (sccpu_n_346),
        .\pc_reg_reg[2] ({Imem_n_162,Imem_n_163,Imem_n_164,Imem_n_165}),
        .\pc_reg_reg[2]_0 ({Imem_n_166,Imem_n_167,Imem_n_168,Imem_n_169}),
        .\pc_reg_reg[30] (sccpu_n_347),
        .\pc_reg_reg[30]_0 (sccpu_n_348),
        .\pc_reg_reg[31] (sccpu_n_350),
        .\pc_reg_reg[31]_0 (sccpu_n_351),
        .\pc_reg_reg[31]_1 ({Imem_n_110,Imem_n_111,Imem_n_112,Imem_n_113}),
        .\pc_reg_reg[5] (sccpu_n_287),
        .\pc_reg_reg[5]_0 (sccpu_n_288),
        .\pc_reg_reg[6] (sccpu_n_290),
        .\pc_reg_reg[6]_0 (sccpu_n_291),
        .\pc_reg_reg[7] (sccpu_n_292),
        .\pc_reg_reg[7]_0 (sccpu_n_293),
        .\pc_reg_reg[8] (sccpu_n_295),
        .\pc_reg_reg[8]_0 (sccpu_n_296),
        .\pc_reg_reg[9] (sccpu_n_297),
        .\pc_reg_reg[9]_0 (sccpu_n_298),
        .reset_IBUF(reset_IBUF));
endmodule

(* C_ADDR_WIDTH = "11" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "2048" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "artix7" *) (* C_HAS_CLK = "0" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "0" *) (* C_HAS_QSPO_CE = "0" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "1" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "dist_mem_gen_0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "32" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_10" *) 
module dist_mem_gen_0_dist_mem_gen_v8_0_10
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [10:0]a;
  input [31:0]d;
  input [10:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [31:0]spo;
  output [31:0]dpo;
  output [31:0]qspo;
  output [31:0]qdpo;

  wire \<const0> ;
  wire [10:0]a;
  wire [31:0]\^spo ;

  assign dpo[31] = \<const0> ;
  assign dpo[30] = \<const0> ;
  assign dpo[29] = \<const0> ;
  assign dpo[28] = \<const0> ;
  assign dpo[27] = \<const0> ;
  assign dpo[26] = \<const0> ;
  assign dpo[25] = \<const0> ;
  assign dpo[24] = \<const0> ;
  assign dpo[23] = \<const0> ;
  assign dpo[22] = \<const0> ;
  assign dpo[21] = \<const0> ;
  assign dpo[20] = \<const0> ;
  assign dpo[19] = \<const0> ;
  assign dpo[18] = \<const0> ;
  assign dpo[17] = \<const0> ;
  assign dpo[16] = \<const0> ;
  assign dpo[15] = \<const0> ;
  assign dpo[14] = \<const0> ;
  assign dpo[13] = \<const0> ;
  assign dpo[12] = \<const0> ;
  assign dpo[11] = \<const0> ;
  assign dpo[10] = \<const0> ;
  assign dpo[9] = \<const0> ;
  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[31] = \<const0> ;
  assign qdpo[30] = \<const0> ;
  assign qdpo[29] = \<const0> ;
  assign qdpo[28] = \<const0> ;
  assign qdpo[27] = \<const0> ;
  assign qdpo[26] = \<const0> ;
  assign qdpo[25] = \<const0> ;
  assign qdpo[24] = \<const0> ;
  assign qdpo[23] = \<const0> ;
  assign qdpo[22] = \<const0> ;
  assign qdpo[21] = \<const0> ;
  assign qdpo[20] = \<const0> ;
  assign qdpo[19] = \<const0> ;
  assign qdpo[18] = \<const0> ;
  assign qdpo[17] = \<const0> ;
  assign qdpo[16] = \<const0> ;
  assign qdpo[15] = \<const0> ;
  assign qdpo[14] = \<const0> ;
  assign qdpo[13] = \<const0> ;
  assign qdpo[12] = \<const0> ;
  assign qdpo[11] = \<const0> ;
  assign qdpo[10] = \<const0> ;
  assign qdpo[9] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[31] = \<const0> ;
  assign qspo[30] = \<const0> ;
  assign qspo[29] = \<const0> ;
  assign qspo[28] = \<const0> ;
  assign qspo[27] = \<const0> ;
  assign qspo[26] = \<const0> ;
  assign qspo[25] = \<const0> ;
  assign qspo[24] = \<const0> ;
  assign qspo[23] = \<const0> ;
  assign qspo[22] = \<const0> ;
  assign qspo[21] = \<const0> ;
  assign qspo[20] = \<const0> ;
  assign qspo[19] = \<const0> ;
  assign qspo[18] = \<const0> ;
  assign qspo[17] = \<const0> ;
  assign qspo[16] = \<const0> ;
  assign qspo[15] = \<const0> ;
  assign qspo[14] = \<const0> ;
  assign qspo[13] = \<const0> ;
  assign qspo[12] = \<const0> ;
  assign qspo[11] = \<const0> ;
  assign qspo[10] = \<const0> ;
  assign qspo[9] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7] = \<const0> ;
  assign qspo[6] = \<const0> ;
  assign qspo[5] = \<const0> ;
  assign qspo[4] = \<const0> ;
  assign qspo[3] = \<const0> ;
  assign qspo[2] = \<const0> ;
  assign qspo[1] = \<const0> ;
  assign qspo[0] = \<const0> ;
  assign spo[31] = \^spo [31];
  assign spo[30] = \<const0> ;
  assign spo[29:25] = \^spo [29:25];
  assign spo[24] = \^spo [25];
  assign spo[23:0] = \^spo [23:0];
  GND GND
       (.G(\<const0> ));
  dist_mem_gen_0_dist_mem_gen_v8_0_10_synth \synth_options.dist_mem_inst 
       (.a(a),
        .spo({\^spo [31],\^spo [29:25],\^spo [23:0]}));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_10_synth" *) 
module dist_mem_gen_0_dist_mem_gen_v8_0_10_synth
   (spo,
    a);
  output [29:0]spo;
  input [10:0]a;

  wire [10:0]a;
  wire [29:0]spo;

  dist_mem_gen_0_rom \gen_rom.rom_inst 
       (.a(a),
        .spo(spo));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module dist_mem_gen_0_rom
   (spo,
    a);
  output [29:0]spo;
  input [10:0]a;

  wire [10:0]a;
  wire [29:0]spo;
  wire \spo[0]_INST_0_i_10_n_0 ;
  wire \spo[0]_INST_0_i_11_n_0 ;
  wire \spo[0]_INST_0_i_12_n_0 ;
  wire \spo[0]_INST_0_i_13_n_0 ;
  wire \spo[0]_INST_0_i_14_n_0 ;
  wire \spo[0]_INST_0_i_15_n_0 ;
  wire \spo[0]_INST_0_i_16_n_0 ;
  wire \spo[0]_INST_0_i_17_n_0 ;
  wire \spo[0]_INST_0_i_18_n_0 ;
  wire \spo[0]_INST_0_i_19_n_0 ;
  wire \spo[0]_INST_0_i_1_n_0 ;
  wire \spo[0]_INST_0_i_20_n_0 ;
  wire \spo[0]_INST_0_i_21_n_0 ;
  wire \spo[0]_INST_0_i_22_n_0 ;
  wire \spo[0]_INST_0_i_23_n_0 ;
  wire \spo[0]_INST_0_i_24_n_0 ;
  wire \spo[0]_INST_0_i_25_n_0 ;
  wire \spo[0]_INST_0_i_26_n_0 ;
  wire \spo[0]_INST_0_i_27_n_0 ;
  wire \spo[0]_INST_0_i_28_n_0 ;
  wire \spo[0]_INST_0_i_29_n_0 ;
  wire \spo[0]_INST_0_i_2_n_0 ;
  wire \spo[0]_INST_0_i_30_n_0 ;
  wire \spo[0]_INST_0_i_31_n_0 ;
  wire \spo[0]_INST_0_i_32_n_0 ;
  wire \spo[0]_INST_0_i_33_n_0 ;
  wire \spo[0]_INST_0_i_34_n_0 ;
  wire \spo[0]_INST_0_i_35_n_0 ;
  wire \spo[0]_INST_0_i_36_n_0 ;
  wire \spo[0]_INST_0_i_37_n_0 ;
  wire \spo[0]_INST_0_i_38_n_0 ;
  wire \spo[0]_INST_0_i_39_n_0 ;
  wire \spo[0]_INST_0_i_3_n_0 ;
  wire \spo[0]_INST_0_i_40_n_0 ;
  wire \spo[0]_INST_0_i_41_n_0 ;
  wire \spo[0]_INST_0_i_4_n_0 ;
  wire \spo[0]_INST_0_i_5_n_0 ;
  wire \spo[0]_INST_0_i_6_n_0 ;
  wire \spo[0]_INST_0_i_7_n_0 ;
  wire \spo[0]_INST_0_i_8_n_0 ;
  wire \spo[0]_INST_0_i_9_n_0 ;
  wire \spo[10]_INST_0_i_10_n_0 ;
  wire \spo[10]_INST_0_i_11_n_0 ;
  wire \spo[10]_INST_0_i_12_n_0 ;
  wire \spo[10]_INST_0_i_13_n_0 ;
  wire \spo[10]_INST_0_i_14_n_0 ;
  wire \spo[10]_INST_0_i_15_n_0 ;
  wire \spo[10]_INST_0_i_16_n_0 ;
  wire \spo[10]_INST_0_i_17_n_0 ;
  wire \spo[10]_INST_0_i_18_n_0 ;
  wire \spo[10]_INST_0_i_19_n_0 ;
  wire \spo[10]_INST_0_i_1_n_0 ;
  wire \spo[10]_INST_0_i_20_n_0 ;
  wire \spo[10]_INST_0_i_21_n_0 ;
  wire \spo[10]_INST_0_i_22_n_0 ;
  wire \spo[10]_INST_0_i_23_n_0 ;
  wire \spo[10]_INST_0_i_24_n_0 ;
  wire \spo[10]_INST_0_i_25_n_0 ;
  wire \spo[10]_INST_0_i_26_n_0 ;
  wire \spo[10]_INST_0_i_27_n_0 ;
  wire \spo[10]_INST_0_i_28_n_0 ;
  wire \spo[10]_INST_0_i_2_n_0 ;
  wire \spo[10]_INST_0_i_3_n_0 ;
  wire \spo[10]_INST_0_i_4_n_0 ;
  wire \spo[10]_INST_0_i_5_n_0 ;
  wire \spo[10]_INST_0_i_6_n_0 ;
  wire \spo[10]_INST_0_i_7_n_0 ;
  wire \spo[10]_INST_0_i_8_n_0 ;
  wire \spo[10]_INST_0_i_9_n_0 ;
  wire \spo[11]_INST_0_i_10_n_0 ;
  wire \spo[11]_INST_0_i_11_n_0 ;
  wire \spo[11]_INST_0_i_12_n_0 ;
  wire \spo[11]_INST_0_i_13_n_0 ;
  wire \spo[11]_INST_0_i_14_n_0 ;
  wire \spo[11]_INST_0_i_15_n_0 ;
  wire \spo[11]_INST_0_i_16_n_0 ;
  wire \spo[11]_INST_0_i_17_n_0 ;
  wire \spo[11]_INST_0_i_18_n_0 ;
  wire \spo[11]_INST_0_i_19_n_0 ;
  wire \spo[11]_INST_0_i_1_n_0 ;
  wire \spo[11]_INST_0_i_20_n_0 ;
  wire \spo[11]_INST_0_i_21_n_0 ;
  wire \spo[11]_INST_0_i_22_n_0 ;
  wire \spo[11]_INST_0_i_23_n_0 ;
  wire \spo[11]_INST_0_i_24_n_0 ;
  wire \spo[11]_INST_0_i_25_n_0 ;
  wire \spo[11]_INST_0_i_26_n_0 ;
  wire \spo[11]_INST_0_i_27_n_0 ;
  wire \spo[11]_INST_0_i_28_n_0 ;
  wire \spo[11]_INST_0_i_29_n_0 ;
  wire \spo[11]_INST_0_i_2_n_0 ;
  wire \spo[11]_INST_0_i_30_n_0 ;
  wire \spo[11]_INST_0_i_31_n_0 ;
  wire \spo[11]_INST_0_i_3_n_0 ;
  wire \spo[11]_INST_0_i_4_n_0 ;
  wire \spo[11]_INST_0_i_5_n_0 ;
  wire \spo[11]_INST_0_i_6_n_0 ;
  wire \spo[11]_INST_0_i_7_n_0 ;
  wire \spo[11]_INST_0_i_8_n_0 ;
  wire \spo[11]_INST_0_i_9_n_0 ;
  wire \spo[12]_INST_0_i_10_n_0 ;
  wire \spo[12]_INST_0_i_11_n_0 ;
  wire \spo[12]_INST_0_i_1_n_0 ;
  wire \spo[12]_INST_0_i_2_n_0 ;
  wire \spo[12]_INST_0_i_3_n_0 ;
  wire \spo[12]_INST_0_i_4_n_0 ;
  wire \spo[12]_INST_0_i_5_n_0 ;
  wire \spo[12]_INST_0_i_6_n_0 ;
  wire \spo[12]_INST_0_i_7_n_0 ;
  wire \spo[12]_INST_0_i_8_n_0 ;
  wire \spo[12]_INST_0_i_9_n_0 ;
  wire \spo[13]_INST_0_i_10_n_0 ;
  wire \spo[13]_INST_0_i_11_n_0 ;
  wire \spo[13]_INST_0_i_12_n_0 ;
  wire \spo[13]_INST_0_i_13_n_0 ;
  wire \spo[13]_INST_0_i_14_n_0 ;
  wire \spo[13]_INST_0_i_15_n_0 ;
  wire \spo[13]_INST_0_i_16_n_0 ;
  wire \spo[13]_INST_0_i_17_n_0 ;
  wire \spo[13]_INST_0_i_18_n_0 ;
  wire \spo[13]_INST_0_i_19_n_0 ;
  wire \spo[13]_INST_0_i_1_n_0 ;
  wire \spo[13]_INST_0_i_20_n_0 ;
  wire \spo[13]_INST_0_i_21_n_0 ;
  wire \spo[13]_INST_0_i_22_n_0 ;
  wire \spo[13]_INST_0_i_2_n_0 ;
  wire \spo[13]_INST_0_i_3_n_0 ;
  wire \spo[13]_INST_0_i_4_n_0 ;
  wire \spo[13]_INST_0_i_5_n_0 ;
  wire \spo[13]_INST_0_i_6_n_0 ;
  wire \spo[13]_INST_0_i_7_n_0 ;
  wire \spo[13]_INST_0_i_8_n_0 ;
  wire \spo[13]_INST_0_i_9_n_0 ;
  wire \spo[14]_INST_0_i_10_n_0 ;
  wire \spo[14]_INST_0_i_11_n_0 ;
  wire \spo[14]_INST_0_i_12_n_0 ;
  wire \spo[14]_INST_0_i_13_n_0 ;
  wire \spo[14]_INST_0_i_14_n_0 ;
  wire \spo[14]_INST_0_i_15_n_0 ;
  wire \spo[14]_INST_0_i_16_n_0 ;
  wire \spo[14]_INST_0_i_17_n_0 ;
  wire \spo[14]_INST_0_i_18_n_0 ;
  wire \spo[14]_INST_0_i_19_n_0 ;
  wire \spo[14]_INST_0_i_1_n_0 ;
  wire \spo[14]_INST_0_i_20_n_0 ;
  wire \spo[14]_INST_0_i_21_n_0 ;
  wire \spo[14]_INST_0_i_22_n_0 ;
  wire \spo[14]_INST_0_i_23_n_0 ;
  wire \spo[14]_INST_0_i_24_n_0 ;
  wire \spo[14]_INST_0_i_25_n_0 ;
  wire \spo[14]_INST_0_i_26_n_0 ;
  wire \spo[14]_INST_0_i_27_n_0 ;
  wire \spo[14]_INST_0_i_28_n_0 ;
  wire \spo[14]_INST_0_i_29_n_0 ;
  wire \spo[14]_INST_0_i_2_n_0 ;
  wire \spo[14]_INST_0_i_30_n_0 ;
  wire \spo[14]_INST_0_i_31_n_0 ;
  wire \spo[14]_INST_0_i_32_n_0 ;
  wire \spo[14]_INST_0_i_33_n_0 ;
  wire \spo[14]_INST_0_i_34_n_0 ;
  wire \spo[14]_INST_0_i_3_n_0 ;
  wire \spo[14]_INST_0_i_4_n_0 ;
  wire \spo[14]_INST_0_i_5_n_0 ;
  wire \spo[14]_INST_0_i_6_n_0 ;
  wire \spo[14]_INST_0_i_7_n_0 ;
  wire \spo[14]_INST_0_i_8_n_0 ;
  wire \spo[14]_INST_0_i_9_n_0 ;
  wire \spo[15]_INST_0_i_10_n_0 ;
  wire \spo[15]_INST_0_i_11_n_0 ;
  wire \spo[15]_INST_0_i_12_n_0 ;
  wire \spo[15]_INST_0_i_13_n_0 ;
  wire \spo[15]_INST_0_i_14_n_0 ;
  wire \spo[15]_INST_0_i_15_n_0 ;
  wire \spo[15]_INST_0_i_16_n_0 ;
  wire \spo[15]_INST_0_i_17_n_0 ;
  wire \spo[15]_INST_0_i_18_n_0 ;
  wire \spo[15]_INST_0_i_19_n_0 ;
  wire \spo[15]_INST_0_i_1_n_0 ;
  wire \spo[15]_INST_0_i_2_n_0 ;
  wire \spo[15]_INST_0_i_3_n_0 ;
  wire \spo[15]_INST_0_i_4_n_0 ;
  wire \spo[15]_INST_0_i_5_n_0 ;
  wire \spo[15]_INST_0_i_6_n_0 ;
  wire \spo[15]_INST_0_i_7_n_0 ;
  wire \spo[15]_INST_0_i_8_n_0 ;
  wire \spo[15]_INST_0_i_9_n_0 ;
  wire \spo[16]_INST_0_i_10_n_0 ;
  wire \spo[16]_INST_0_i_11_n_0 ;
  wire \spo[16]_INST_0_i_12_n_0 ;
  wire \spo[16]_INST_0_i_13_n_0 ;
  wire \spo[16]_INST_0_i_14_n_0 ;
  wire \spo[16]_INST_0_i_15_n_0 ;
  wire \spo[16]_INST_0_i_16_n_0 ;
  wire \spo[16]_INST_0_i_17_n_0 ;
  wire \spo[16]_INST_0_i_18_n_0 ;
  wire \spo[16]_INST_0_i_19_n_0 ;
  wire \spo[16]_INST_0_i_1_n_0 ;
  wire \spo[16]_INST_0_i_20_n_0 ;
  wire \spo[16]_INST_0_i_21_n_0 ;
  wire \spo[16]_INST_0_i_22_n_0 ;
  wire \spo[16]_INST_0_i_23_n_0 ;
  wire \spo[16]_INST_0_i_24_n_0 ;
  wire \spo[16]_INST_0_i_25_n_0 ;
  wire \spo[16]_INST_0_i_26_n_0 ;
  wire \spo[16]_INST_0_i_27_n_0 ;
  wire \spo[16]_INST_0_i_28_n_0 ;
  wire \spo[16]_INST_0_i_29_n_0 ;
  wire \spo[16]_INST_0_i_2_n_0 ;
  wire \spo[16]_INST_0_i_30_n_0 ;
  wire \spo[16]_INST_0_i_31_n_0 ;
  wire \spo[16]_INST_0_i_32_n_0 ;
  wire \spo[16]_INST_0_i_33_n_0 ;
  wire \spo[16]_INST_0_i_34_n_0 ;
  wire \spo[16]_INST_0_i_35_n_0 ;
  wire \spo[16]_INST_0_i_36_n_0 ;
  wire \spo[16]_INST_0_i_37_n_0 ;
  wire \spo[16]_INST_0_i_3_n_0 ;
  wire \spo[16]_INST_0_i_4_n_0 ;
  wire \spo[16]_INST_0_i_5_n_0 ;
  wire \spo[16]_INST_0_i_6_n_0 ;
  wire \spo[16]_INST_0_i_7_n_0 ;
  wire \spo[16]_INST_0_i_8_n_0 ;
  wire \spo[16]_INST_0_i_9_n_0 ;
  wire \spo[17]_INST_0_i_10_n_0 ;
  wire \spo[17]_INST_0_i_11_n_0 ;
  wire \spo[17]_INST_0_i_12_n_0 ;
  wire \spo[17]_INST_0_i_13_n_0 ;
  wire \spo[17]_INST_0_i_14_n_0 ;
  wire \spo[17]_INST_0_i_15_n_0 ;
  wire \spo[17]_INST_0_i_16_n_0 ;
  wire \spo[17]_INST_0_i_17_n_0 ;
  wire \spo[17]_INST_0_i_18_n_0 ;
  wire \spo[17]_INST_0_i_19_n_0 ;
  wire \spo[17]_INST_0_i_1_n_0 ;
  wire \spo[17]_INST_0_i_20_n_0 ;
  wire \spo[17]_INST_0_i_21_n_0 ;
  wire \spo[17]_INST_0_i_22_n_0 ;
  wire \spo[17]_INST_0_i_23_n_0 ;
  wire \spo[17]_INST_0_i_24_n_0 ;
  wire \spo[17]_INST_0_i_25_n_0 ;
  wire \spo[17]_INST_0_i_26_n_0 ;
  wire \spo[17]_INST_0_i_27_n_0 ;
  wire \spo[17]_INST_0_i_28_n_0 ;
  wire \spo[17]_INST_0_i_29_n_0 ;
  wire \spo[17]_INST_0_i_2_n_0 ;
  wire \spo[17]_INST_0_i_30_n_0 ;
  wire \spo[17]_INST_0_i_31_n_0 ;
  wire \spo[17]_INST_0_i_32_n_0 ;
  wire \spo[17]_INST_0_i_33_n_0 ;
  wire \spo[17]_INST_0_i_34_n_0 ;
  wire \spo[17]_INST_0_i_35_n_0 ;
  wire \spo[17]_INST_0_i_3_n_0 ;
  wire \spo[17]_INST_0_i_4_n_0 ;
  wire \spo[17]_INST_0_i_5_n_0 ;
  wire \spo[17]_INST_0_i_6_n_0 ;
  wire \spo[17]_INST_0_i_7_n_0 ;
  wire \spo[17]_INST_0_i_8_n_0 ;
  wire \spo[17]_INST_0_i_9_n_0 ;
  wire \spo[18]_INST_0_i_10_n_0 ;
  wire \spo[18]_INST_0_i_11_n_0 ;
  wire \spo[18]_INST_0_i_12_n_0 ;
  wire \spo[18]_INST_0_i_13_n_0 ;
  wire \spo[18]_INST_0_i_14_n_0 ;
  wire \spo[18]_INST_0_i_15_n_0 ;
  wire \spo[18]_INST_0_i_16_n_0 ;
  wire \spo[18]_INST_0_i_17_n_0 ;
  wire \spo[18]_INST_0_i_18_n_0 ;
  wire \spo[18]_INST_0_i_19_n_0 ;
  wire \spo[18]_INST_0_i_1_n_0 ;
  wire \spo[18]_INST_0_i_20_n_0 ;
  wire \spo[18]_INST_0_i_21_n_0 ;
  wire \spo[18]_INST_0_i_22_n_0 ;
  wire \spo[18]_INST_0_i_23_n_0 ;
  wire \spo[18]_INST_0_i_24_n_0 ;
  wire \spo[18]_INST_0_i_25_n_0 ;
  wire \spo[18]_INST_0_i_26_n_0 ;
  wire \spo[18]_INST_0_i_27_n_0 ;
  wire \spo[18]_INST_0_i_28_n_0 ;
  wire \spo[18]_INST_0_i_29_n_0 ;
  wire \spo[18]_INST_0_i_2_n_0 ;
  wire \spo[18]_INST_0_i_30_n_0 ;
  wire \spo[18]_INST_0_i_31_n_0 ;
  wire \spo[18]_INST_0_i_32_n_0 ;
  wire \spo[18]_INST_0_i_33_n_0 ;
  wire \spo[18]_INST_0_i_34_n_0 ;
  wire \spo[18]_INST_0_i_35_n_0 ;
  wire \spo[18]_INST_0_i_36_n_0 ;
  wire \spo[18]_INST_0_i_37_n_0 ;
  wire \spo[18]_INST_0_i_38_n_0 ;
  wire \spo[18]_INST_0_i_39_n_0 ;
  wire \spo[18]_INST_0_i_3_n_0 ;
  wire \spo[18]_INST_0_i_40_n_0 ;
  wire \spo[18]_INST_0_i_41_n_0 ;
  wire \spo[18]_INST_0_i_42_n_0 ;
  wire \spo[18]_INST_0_i_4_n_0 ;
  wire \spo[18]_INST_0_i_5_n_0 ;
  wire \spo[18]_INST_0_i_6_n_0 ;
  wire \spo[18]_INST_0_i_7_n_0 ;
  wire \spo[18]_INST_0_i_8_n_0 ;
  wire \spo[18]_INST_0_i_9_n_0 ;
  wire \spo[19]_INST_0_i_10_n_0 ;
  wire \spo[19]_INST_0_i_11_n_0 ;
  wire \spo[19]_INST_0_i_1_n_0 ;
  wire \spo[19]_INST_0_i_2_n_0 ;
  wire \spo[19]_INST_0_i_3_n_0 ;
  wire \spo[19]_INST_0_i_4_n_0 ;
  wire \spo[19]_INST_0_i_5_n_0 ;
  wire \spo[19]_INST_0_i_6_n_0 ;
  wire \spo[19]_INST_0_i_7_n_0 ;
  wire \spo[19]_INST_0_i_8_n_0 ;
  wire \spo[19]_INST_0_i_9_n_0 ;
  wire \spo[1]_INST_0_i_10_n_0 ;
  wire \spo[1]_INST_0_i_11_n_0 ;
  wire \spo[1]_INST_0_i_12_n_0 ;
  wire \spo[1]_INST_0_i_13_n_0 ;
  wire \spo[1]_INST_0_i_14_n_0 ;
  wire \spo[1]_INST_0_i_15_n_0 ;
  wire \spo[1]_INST_0_i_16_n_0 ;
  wire \spo[1]_INST_0_i_17_n_0 ;
  wire \spo[1]_INST_0_i_18_n_0 ;
  wire \spo[1]_INST_0_i_19_n_0 ;
  wire \spo[1]_INST_0_i_1_n_0 ;
  wire \spo[1]_INST_0_i_20_n_0 ;
  wire \spo[1]_INST_0_i_21_n_0 ;
  wire \spo[1]_INST_0_i_22_n_0 ;
  wire \spo[1]_INST_0_i_23_n_0 ;
  wire \spo[1]_INST_0_i_24_n_0 ;
  wire \spo[1]_INST_0_i_25_n_0 ;
  wire \spo[1]_INST_0_i_26_n_0 ;
  wire \spo[1]_INST_0_i_27_n_0 ;
  wire \spo[1]_INST_0_i_28_n_0 ;
  wire \spo[1]_INST_0_i_29_n_0 ;
  wire \spo[1]_INST_0_i_2_n_0 ;
  wire \spo[1]_INST_0_i_30_n_0 ;
  wire \spo[1]_INST_0_i_31_n_0 ;
  wire \spo[1]_INST_0_i_32_n_0 ;
  wire \spo[1]_INST_0_i_33_n_0 ;
  wire \spo[1]_INST_0_i_34_n_0 ;
  wire \spo[1]_INST_0_i_35_n_0 ;
  wire \spo[1]_INST_0_i_36_n_0 ;
  wire \spo[1]_INST_0_i_37_n_0 ;
  wire \spo[1]_INST_0_i_38_n_0 ;
  wire \spo[1]_INST_0_i_39_n_0 ;
  wire \spo[1]_INST_0_i_3_n_0 ;
  wire \spo[1]_INST_0_i_4_n_0 ;
  wire \spo[1]_INST_0_i_5_n_0 ;
  wire \spo[1]_INST_0_i_6_n_0 ;
  wire \spo[1]_INST_0_i_7_n_0 ;
  wire \spo[1]_INST_0_i_8_n_0 ;
  wire \spo[1]_INST_0_i_9_n_0 ;
  wire \spo[20]_INST_0_i_10_n_0 ;
  wire \spo[20]_INST_0_i_11_n_0 ;
  wire \spo[20]_INST_0_i_12_n_0 ;
  wire \spo[20]_INST_0_i_13_n_0 ;
  wire \spo[20]_INST_0_i_14_n_0 ;
  wire \spo[20]_INST_0_i_15_n_0 ;
  wire \spo[20]_INST_0_i_16_n_0 ;
  wire \spo[20]_INST_0_i_17_n_0 ;
  wire \spo[20]_INST_0_i_18_n_0 ;
  wire \spo[20]_INST_0_i_19_n_0 ;
  wire \spo[20]_INST_0_i_1_n_0 ;
  wire \spo[20]_INST_0_i_20_n_0 ;
  wire \spo[20]_INST_0_i_21_n_0 ;
  wire \spo[20]_INST_0_i_22_n_0 ;
  wire \spo[20]_INST_0_i_23_n_0 ;
  wire \spo[20]_INST_0_i_24_n_0 ;
  wire \spo[20]_INST_0_i_2_n_0 ;
  wire \spo[20]_INST_0_i_3_n_0 ;
  wire \spo[20]_INST_0_i_4_n_0 ;
  wire \spo[20]_INST_0_i_5_n_0 ;
  wire \spo[20]_INST_0_i_6_n_0 ;
  wire \spo[20]_INST_0_i_7_n_0 ;
  wire \spo[20]_INST_0_i_8_n_0 ;
  wire \spo[20]_INST_0_i_9_n_0 ;
  wire \spo[21]_INST_0_i_10_n_0 ;
  wire \spo[21]_INST_0_i_11_n_0 ;
  wire \spo[21]_INST_0_i_12_n_0 ;
  wire \spo[21]_INST_0_i_13_n_0 ;
  wire \spo[21]_INST_0_i_14_n_0 ;
  wire \spo[21]_INST_0_i_15_n_0 ;
  wire \spo[21]_INST_0_i_16_n_0 ;
  wire \spo[21]_INST_0_i_17_n_0 ;
  wire \spo[21]_INST_0_i_18_n_0 ;
  wire \spo[21]_INST_0_i_19_n_0 ;
  wire \spo[21]_INST_0_i_1_n_0 ;
  wire \spo[21]_INST_0_i_20_n_0 ;
  wire \spo[21]_INST_0_i_21_n_0 ;
  wire \spo[21]_INST_0_i_22_n_0 ;
  wire \spo[21]_INST_0_i_23_n_0 ;
  wire \spo[21]_INST_0_i_24_n_0 ;
  wire \spo[21]_INST_0_i_25_n_0 ;
  wire \spo[21]_INST_0_i_26_n_0 ;
  wire \spo[21]_INST_0_i_27_n_0 ;
  wire \spo[21]_INST_0_i_28_n_0 ;
  wire \spo[21]_INST_0_i_29_n_0 ;
  wire \spo[21]_INST_0_i_2_n_0 ;
  wire \spo[21]_INST_0_i_30_n_0 ;
  wire \spo[21]_INST_0_i_31_n_0 ;
  wire \spo[21]_INST_0_i_32_n_0 ;
  wire \spo[21]_INST_0_i_33_n_0 ;
  wire \spo[21]_INST_0_i_34_n_0 ;
  wire \spo[21]_INST_0_i_35_n_0 ;
  wire \spo[21]_INST_0_i_36_n_0 ;
  wire \spo[21]_INST_0_i_37_n_0 ;
  wire \spo[21]_INST_0_i_38_n_0 ;
  wire \spo[21]_INST_0_i_39_n_0 ;
  wire \spo[21]_INST_0_i_3_n_0 ;
  wire \spo[21]_INST_0_i_40_n_0 ;
  wire \spo[21]_INST_0_i_4_n_0 ;
  wire \spo[21]_INST_0_i_5_n_0 ;
  wire \spo[21]_INST_0_i_6_n_0 ;
  wire \spo[21]_INST_0_i_7_n_0 ;
  wire \spo[21]_INST_0_i_8_n_0 ;
  wire \spo[21]_INST_0_i_9_n_0 ;
  wire \spo[22]_INST_0_i_10_n_0 ;
  wire \spo[22]_INST_0_i_11_n_0 ;
  wire \spo[22]_INST_0_i_12_n_0 ;
  wire \spo[22]_INST_0_i_13_n_0 ;
  wire \spo[22]_INST_0_i_14_n_0 ;
  wire \spo[22]_INST_0_i_15_n_0 ;
  wire \spo[22]_INST_0_i_16_n_0 ;
  wire \spo[22]_INST_0_i_17_n_0 ;
  wire \spo[22]_INST_0_i_18_n_0 ;
  wire \spo[22]_INST_0_i_19_n_0 ;
  wire \spo[22]_INST_0_i_1_n_0 ;
  wire \spo[22]_INST_0_i_20_n_0 ;
  wire \spo[22]_INST_0_i_21_n_0 ;
  wire \spo[22]_INST_0_i_22_n_0 ;
  wire \spo[22]_INST_0_i_23_n_0 ;
  wire \spo[22]_INST_0_i_24_n_0 ;
  wire \spo[22]_INST_0_i_25_n_0 ;
  wire \spo[22]_INST_0_i_26_n_0 ;
  wire \spo[22]_INST_0_i_27_n_0 ;
  wire \spo[22]_INST_0_i_28_n_0 ;
  wire \spo[22]_INST_0_i_29_n_0 ;
  wire \spo[22]_INST_0_i_2_n_0 ;
  wire \spo[22]_INST_0_i_30_n_0 ;
  wire \spo[22]_INST_0_i_31_n_0 ;
  wire \spo[22]_INST_0_i_32_n_0 ;
  wire \spo[22]_INST_0_i_33_n_0 ;
  wire \spo[22]_INST_0_i_3_n_0 ;
  wire \spo[22]_INST_0_i_4_n_0 ;
  wire \spo[22]_INST_0_i_5_n_0 ;
  wire \spo[22]_INST_0_i_6_n_0 ;
  wire \spo[22]_INST_0_i_7_n_0 ;
  wire \spo[22]_INST_0_i_8_n_0 ;
  wire \spo[22]_INST_0_i_9_n_0 ;
  wire \spo[23]_INST_0_i_10_n_0 ;
  wire \spo[23]_INST_0_i_11_n_0 ;
  wire \spo[23]_INST_0_i_12_n_0 ;
  wire \spo[23]_INST_0_i_13_n_0 ;
  wire \spo[23]_INST_0_i_14_n_0 ;
  wire \spo[23]_INST_0_i_15_n_0 ;
  wire \spo[23]_INST_0_i_16_n_0 ;
  wire \spo[23]_INST_0_i_17_n_0 ;
  wire \spo[23]_INST_0_i_18_n_0 ;
  wire \spo[23]_INST_0_i_19_n_0 ;
  wire \spo[23]_INST_0_i_1_n_0 ;
  wire \spo[23]_INST_0_i_2_n_0 ;
  wire \spo[23]_INST_0_i_3_n_0 ;
  wire \spo[23]_INST_0_i_4_n_0 ;
  wire \spo[23]_INST_0_i_5_n_0 ;
  wire \spo[23]_INST_0_i_6_n_0 ;
  wire \spo[23]_INST_0_i_7_n_0 ;
  wire \spo[23]_INST_0_i_8_n_0 ;
  wire \spo[23]_INST_0_i_9_n_0 ;
  wire \spo[24]_INST_0_i_1_n_0 ;
  wire \spo[24]_INST_0_i_2_n_0 ;
  wire \spo[24]_INST_0_i_3_n_0 ;
  wire \spo[24]_INST_0_i_4_n_0 ;
  wire \spo[24]_INST_0_i_5_n_0 ;
  wire \spo[24]_INST_0_i_6_n_0 ;
  wire \spo[24]_INST_0_i_7_n_0 ;
  wire \spo[24]_INST_0_i_8_n_0 ;
  wire \spo[24]_INST_0_i_9_n_0 ;
  wire \spo[26]_INST_0_i_10_n_0 ;
  wire \spo[26]_INST_0_i_11_n_0 ;
  wire \spo[26]_INST_0_i_12_n_0 ;
  wire \spo[26]_INST_0_i_13_n_0 ;
  wire \spo[26]_INST_0_i_14_n_0 ;
  wire \spo[26]_INST_0_i_15_n_0 ;
  wire \spo[26]_INST_0_i_16_n_0 ;
  wire \spo[26]_INST_0_i_17_n_0 ;
  wire \spo[26]_INST_0_i_18_n_0 ;
  wire \spo[26]_INST_0_i_19_n_0 ;
  wire \spo[26]_INST_0_i_1_n_0 ;
  wire \spo[26]_INST_0_i_20_n_0 ;
  wire \spo[26]_INST_0_i_21_n_0 ;
  wire \spo[26]_INST_0_i_22_n_0 ;
  wire \spo[26]_INST_0_i_23_n_0 ;
  wire \spo[26]_INST_0_i_24_n_0 ;
  wire \spo[26]_INST_0_i_25_n_0 ;
  wire \spo[26]_INST_0_i_26_n_0 ;
  wire \spo[26]_INST_0_i_27_n_0 ;
  wire \spo[26]_INST_0_i_28_n_0 ;
  wire \spo[26]_INST_0_i_29_n_0 ;
  wire \spo[26]_INST_0_i_2_n_0 ;
  wire \spo[26]_INST_0_i_30_n_0 ;
  wire \spo[26]_INST_0_i_31_n_0 ;
  wire \spo[26]_INST_0_i_32_n_0 ;
  wire \spo[26]_INST_0_i_33_n_0 ;
  wire \spo[26]_INST_0_i_34_n_0 ;
  wire \spo[26]_INST_0_i_35_n_0 ;
  wire \spo[26]_INST_0_i_3_n_0 ;
  wire \spo[26]_INST_0_i_4_n_0 ;
  wire \spo[26]_INST_0_i_5_n_0 ;
  wire \spo[26]_INST_0_i_6_n_0 ;
  wire \spo[26]_INST_0_i_7_n_0 ;
  wire \spo[26]_INST_0_i_8_n_0 ;
  wire \spo[26]_INST_0_i_9_n_0 ;
  wire \spo[27]_INST_0_i_10_n_0 ;
  wire \spo[27]_INST_0_i_11_n_0 ;
  wire \spo[27]_INST_0_i_12_n_0 ;
  wire \spo[27]_INST_0_i_13_n_0 ;
  wire \spo[27]_INST_0_i_14_n_0 ;
  wire \spo[27]_INST_0_i_15_n_0 ;
  wire \spo[27]_INST_0_i_16_n_0 ;
  wire \spo[27]_INST_0_i_17_n_0 ;
  wire \spo[27]_INST_0_i_18_n_0 ;
  wire \spo[27]_INST_0_i_19_n_0 ;
  wire \spo[27]_INST_0_i_1_n_0 ;
  wire \spo[27]_INST_0_i_20_n_0 ;
  wire \spo[27]_INST_0_i_21_n_0 ;
  wire \spo[27]_INST_0_i_22_n_0 ;
  wire \spo[27]_INST_0_i_23_n_0 ;
  wire \spo[27]_INST_0_i_24_n_0 ;
  wire \spo[27]_INST_0_i_25_n_0 ;
  wire \spo[27]_INST_0_i_26_n_0 ;
  wire \spo[27]_INST_0_i_27_n_0 ;
  wire \spo[27]_INST_0_i_28_n_0 ;
  wire \spo[27]_INST_0_i_29_n_0 ;
  wire \spo[27]_INST_0_i_2_n_0 ;
  wire \spo[27]_INST_0_i_30_n_0 ;
  wire \spo[27]_INST_0_i_31_n_0 ;
  wire \spo[27]_INST_0_i_32_n_0 ;
  wire \spo[27]_INST_0_i_33_n_0 ;
  wire \spo[27]_INST_0_i_34_n_0 ;
  wire \spo[27]_INST_0_i_35_n_0 ;
  wire \spo[27]_INST_0_i_36_n_0 ;
  wire \spo[27]_INST_0_i_37_n_0 ;
  wire \spo[27]_INST_0_i_38_n_0 ;
  wire \spo[27]_INST_0_i_39_n_0 ;
  wire \spo[27]_INST_0_i_3_n_0 ;
  wire \spo[27]_INST_0_i_40_n_0 ;
  wire \spo[27]_INST_0_i_41_n_0 ;
  wire \spo[27]_INST_0_i_42_n_0 ;
  wire \spo[27]_INST_0_i_43_n_0 ;
  wire \spo[27]_INST_0_i_4_n_0 ;
  wire \spo[27]_INST_0_i_5_n_0 ;
  wire \spo[27]_INST_0_i_6_n_0 ;
  wire \spo[27]_INST_0_i_7_n_0 ;
  wire \spo[27]_INST_0_i_8_n_0 ;
  wire \spo[27]_INST_0_i_9_n_0 ;
  wire \spo[28]_INST_0_i_10_n_0 ;
  wire \spo[28]_INST_0_i_11_n_0 ;
  wire \spo[28]_INST_0_i_12_n_0 ;
  wire \spo[28]_INST_0_i_13_n_0 ;
  wire \spo[28]_INST_0_i_14_n_0 ;
  wire \spo[28]_INST_0_i_15_n_0 ;
  wire \spo[28]_INST_0_i_16_n_0 ;
  wire \spo[28]_INST_0_i_17_n_0 ;
  wire \spo[28]_INST_0_i_18_n_0 ;
  wire \spo[28]_INST_0_i_19_n_0 ;
  wire \spo[28]_INST_0_i_1_n_0 ;
  wire \spo[28]_INST_0_i_20_n_0 ;
  wire \spo[28]_INST_0_i_21_n_0 ;
  wire \spo[28]_INST_0_i_22_n_0 ;
  wire \spo[28]_INST_0_i_23_n_0 ;
  wire \spo[28]_INST_0_i_24_n_0 ;
  wire \spo[28]_INST_0_i_25_n_0 ;
  wire \spo[28]_INST_0_i_26_n_0 ;
  wire \spo[28]_INST_0_i_27_n_0 ;
  wire \spo[28]_INST_0_i_28_n_0 ;
  wire \spo[28]_INST_0_i_29_n_0 ;
  wire \spo[28]_INST_0_i_2_n_0 ;
  wire \spo[28]_INST_0_i_30_n_0 ;
  wire \spo[28]_INST_0_i_31_n_0 ;
  wire \spo[28]_INST_0_i_32_n_0 ;
  wire \spo[28]_INST_0_i_33_n_0 ;
  wire \spo[28]_INST_0_i_34_n_0 ;
  wire \spo[28]_INST_0_i_35_n_0 ;
  wire \spo[28]_INST_0_i_36_n_0 ;
  wire \spo[28]_INST_0_i_37_n_0 ;
  wire \spo[28]_INST_0_i_38_n_0 ;
  wire \spo[28]_INST_0_i_39_n_0 ;
  wire \spo[28]_INST_0_i_3_n_0 ;
  wire \spo[28]_INST_0_i_40_n_0 ;
  wire \spo[28]_INST_0_i_41_n_0 ;
  wire \spo[28]_INST_0_i_4_n_0 ;
  wire \spo[28]_INST_0_i_5_n_0 ;
  wire \spo[28]_INST_0_i_6_n_0 ;
  wire \spo[28]_INST_0_i_7_n_0 ;
  wire \spo[28]_INST_0_i_8_n_0 ;
  wire \spo[28]_INST_0_i_9_n_0 ;
  wire \spo[29]_INST_0_i_10_n_0 ;
  wire \spo[29]_INST_0_i_11_n_0 ;
  wire \spo[29]_INST_0_i_12_n_0 ;
  wire \spo[29]_INST_0_i_13_n_0 ;
  wire \spo[29]_INST_0_i_14_n_0 ;
  wire \spo[29]_INST_0_i_15_n_0 ;
  wire \spo[29]_INST_0_i_16_n_0 ;
  wire \spo[29]_INST_0_i_17_n_0 ;
  wire \spo[29]_INST_0_i_18_n_0 ;
  wire \spo[29]_INST_0_i_19_n_0 ;
  wire \spo[29]_INST_0_i_1_n_0 ;
  wire \spo[29]_INST_0_i_20_n_0 ;
  wire \spo[29]_INST_0_i_21_n_0 ;
  wire \spo[29]_INST_0_i_22_n_0 ;
  wire \spo[29]_INST_0_i_23_n_0 ;
  wire \spo[29]_INST_0_i_24_n_0 ;
  wire \spo[29]_INST_0_i_25_n_0 ;
  wire \spo[29]_INST_0_i_26_n_0 ;
  wire \spo[29]_INST_0_i_27_n_0 ;
  wire \spo[29]_INST_0_i_28_n_0 ;
  wire \spo[29]_INST_0_i_29_n_0 ;
  wire \spo[29]_INST_0_i_2_n_0 ;
  wire \spo[29]_INST_0_i_30_n_0 ;
  wire \spo[29]_INST_0_i_31_n_0 ;
  wire \spo[29]_INST_0_i_32_n_0 ;
  wire \spo[29]_INST_0_i_33_n_0 ;
  wire \spo[29]_INST_0_i_34_n_0 ;
  wire \spo[29]_INST_0_i_35_n_0 ;
  wire \spo[29]_INST_0_i_36_n_0 ;
  wire \spo[29]_INST_0_i_37_n_0 ;
  wire \spo[29]_INST_0_i_38_n_0 ;
  wire \spo[29]_INST_0_i_39_n_0 ;
  wire \spo[29]_INST_0_i_3_n_0 ;
  wire \spo[29]_INST_0_i_40_n_0 ;
  wire \spo[29]_INST_0_i_41_n_0 ;
  wire \spo[29]_INST_0_i_42_n_0 ;
  wire \spo[29]_INST_0_i_43_n_0 ;
  wire \spo[29]_INST_0_i_44_n_0 ;
  wire \spo[29]_INST_0_i_45_n_0 ;
  wire \spo[29]_INST_0_i_46_n_0 ;
  wire \spo[29]_INST_0_i_47_n_0 ;
  wire \spo[29]_INST_0_i_48_n_0 ;
  wire \spo[29]_INST_0_i_49_n_0 ;
  wire \spo[29]_INST_0_i_4_n_0 ;
  wire \spo[29]_INST_0_i_5_n_0 ;
  wire \spo[29]_INST_0_i_6_n_0 ;
  wire \spo[29]_INST_0_i_7_n_0 ;
  wire \spo[29]_INST_0_i_8_n_0 ;
  wire \spo[29]_INST_0_i_9_n_0 ;
  wire \spo[2]_INST_0_i_10_n_0 ;
  wire \spo[2]_INST_0_i_11_n_0 ;
  wire \spo[2]_INST_0_i_12_n_0 ;
  wire \spo[2]_INST_0_i_13_n_0 ;
  wire \spo[2]_INST_0_i_14_n_0 ;
  wire \spo[2]_INST_0_i_15_n_0 ;
  wire \spo[2]_INST_0_i_16_n_0 ;
  wire \spo[2]_INST_0_i_17_n_0 ;
  wire \spo[2]_INST_0_i_18_n_0 ;
  wire \spo[2]_INST_0_i_19_n_0 ;
  wire \spo[2]_INST_0_i_1_n_0 ;
  wire \spo[2]_INST_0_i_20_n_0 ;
  wire \spo[2]_INST_0_i_21_n_0 ;
  wire \spo[2]_INST_0_i_22_n_0 ;
  wire \spo[2]_INST_0_i_23_n_0 ;
  wire \spo[2]_INST_0_i_24_n_0 ;
  wire \spo[2]_INST_0_i_25_n_0 ;
  wire \spo[2]_INST_0_i_26_n_0 ;
  wire \spo[2]_INST_0_i_27_n_0 ;
  wire \spo[2]_INST_0_i_28_n_0 ;
  wire \spo[2]_INST_0_i_29_n_0 ;
  wire \spo[2]_INST_0_i_2_n_0 ;
  wire \spo[2]_INST_0_i_30_n_0 ;
  wire \spo[2]_INST_0_i_31_n_0 ;
  wire \spo[2]_INST_0_i_32_n_0 ;
  wire \spo[2]_INST_0_i_33_n_0 ;
  wire \spo[2]_INST_0_i_34_n_0 ;
  wire \spo[2]_INST_0_i_35_n_0 ;
  wire \spo[2]_INST_0_i_36_n_0 ;
  wire \spo[2]_INST_0_i_37_n_0 ;
  wire \spo[2]_INST_0_i_38_n_0 ;
  wire \spo[2]_INST_0_i_3_n_0 ;
  wire \spo[2]_INST_0_i_4_n_0 ;
  wire \spo[2]_INST_0_i_5_n_0 ;
  wire \spo[2]_INST_0_i_6_n_0 ;
  wire \spo[2]_INST_0_i_7_n_0 ;
  wire \spo[2]_INST_0_i_8_n_0 ;
  wire \spo[2]_INST_0_i_9_n_0 ;
  wire \spo[31]_INST_0_i_10_n_0 ;
  wire \spo[31]_INST_0_i_11_n_0 ;
  wire \spo[31]_INST_0_i_12_n_0 ;
  wire \spo[31]_INST_0_i_13_n_0 ;
  wire \spo[31]_INST_0_i_14_n_0 ;
  wire \spo[31]_INST_0_i_15_n_0 ;
  wire \spo[31]_INST_0_i_1_n_0 ;
  wire \spo[31]_INST_0_i_2_n_0 ;
  wire \spo[31]_INST_0_i_3_n_0 ;
  wire \spo[31]_INST_0_i_4_n_0 ;
  wire \spo[31]_INST_0_i_5_n_0 ;
  wire \spo[31]_INST_0_i_6_n_0 ;
  wire \spo[31]_INST_0_i_7_n_0 ;
  wire \spo[31]_INST_0_i_8_n_0 ;
  wire \spo[31]_INST_0_i_9_n_0 ;
  wire \spo[3]_INST_0_i_10_n_0 ;
  wire \spo[3]_INST_0_i_11_n_0 ;
  wire \spo[3]_INST_0_i_12_n_0 ;
  wire \spo[3]_INST_0_i_13_n_0 ;
  wire \spo[3]_INST_0_i_14_n_0 ;
  wire \spo[3]_INST_0_i_15_n_0 ;
  wire \spo[3]_INST_0_i_16_n_0 ;
  wire \spo[3]_INST_0_i_17_n_0 ;
  wire \spo[3]_INST_0_i_18_n_0 ;
  wire \spo[3]_INST_0_i_19_n_0 ;
  wire \spo[3]_INST_0_i_1_n_0 ;
  wire \spo[3]_INST_0_i_20_n_0 ;
  wire \spo[3]_INST_0_i_21_n_0 ;
  wire \spo[3]_INST_0_i_22_n_0 ;
  wire \spo[3]_INST_0_i_23_n_0 ;
  wire \spo[3]_INST_0_i_24_n_0 ;
  wire \spo[3]_INST_0_i_25_n_0 ;
  wire \spo[3]_INST_0_i_26_n_0 ;
  wire \spo[3]_INST_0_i_27_n_0 ;
  wire \spo[3]_INST_0_i_28_n_0 ;
  wire \spo[3]_INST_0_i_29_n_0 ;
  wire \spo[3]_INST_0_i_2_n_0 ;
  wire \spo[3]_INST_0_i_30_n_0 ;
  wire \spo[3]_INST_0_i_31_n_0 ;
  wire \spo[3]_INST_0_i_32_n_0 ;
  wire \spo[3]_INST_0_i_33_n_0 ;
  wire \spo[3]_INST_0_i_34_n_0 ;
  wire \spo[3]_INST_0_i_35_n_0 ;
  wire \spo[3]_INST_0_i_36_n_0 ;
  wire \spo[3]_INST_0_i_37_n_0 ;
  wire \spo[3]_INST_0_i_38_n_0 ;
  wire \spo[3]_INST_0_i_39_n_0 ;
  wire \spo[3]_INST_0_i_3_n_0 ;
  wire \spo[3]_INST_0_i_40_n_0 ;
  wire \spo[3]_INST_0_i_41_n_0 ;
  wire \spo[3]_INST_0_i_4_n_0 ;
  wire \spo[3]_INST_0_i_5_n_0 ;
  wire \spo[3]_INST_0_i_6_n_0 ;
  wire \spo[3]_INST_0_i_7_n_0 ;
  wire \spo[3]_INST_0_i_8_n_0 ;
  wire \spo[3]_INST_0_i_9_n_0 ;
  wire \spo[4]_INST_0_i_10_n_0 ;
  wire \spo[4]_INST_0_i_11_n_0 ;
  wire \spo[4]_INST_0_i_12_n_0 ;
  wire \spo[4]_INST_0_i_13_n_0 ;
  wire \spo[4]_INST_0_i_14_n_0 ;
  wire \spo[4]_INST_0_i_15_n_0 ;
  wire \spo[4]_INST_0_i_16_n_0 ;
  wire \spo[4]_INST_0_i_17_n_0 ;
  wire \spo[4]_INST_0_i_18_n_0 ;
  wire \spo[4]_INST_0_i_19_n_0 ;
  wire \spo[4]_INST_0_i_1_n_0 ;
  wire \spo[4]_INST_0_i_20_n_0 ;
  wire \spo[4]_INST_0_i_21_n_0 ;
  wire \spo[4]_INST_0_i_22_n_0 ;
  wire \spo[4]_INST_0_i_23_n_0 ;
  wire \spo[4]_INST_0_i_24_n_0 ;
  wire \spo[4]_INST_0_i_25_n_0 ;
  wire \spo[4]_INST_0_i_26_n_0 ;
  wire \spo[4]_INST_0_i_27_n_0 ;
  wire \spo[4]_INST_0_i_28_n_0 ;
  wire \spo[4]_INST_0_i_29_n_0 ;
  wire \spo[4]_INST_0_i_2_n_0 ;
  wire \spo[4]_INST_0_i_30_n_0 ;
  wire \spo[4]_INST_0_i_31_n_0 ;
  wire \spo[4]_INST_0_i_32_n_0 ;
  wire \spo[4]_INST_0_i_33_n_0 ;
  wire \spo[4]_INST_0_i_34_n_0 ;
  wire \spo[4]_INST_0_i_35_n_0 ;
  wire \spo[4]_INST_0_i_36_n_0 ;
  wire \spo[4]_INST_0_i_37_n_0 ;
  wire \spo[4]_INST_0_i_38_n_0 ;
  wire \spo[4]_INST_0_i_39_n_0 ;
  wire \spo[4]_INST_0_i_3_n_0 ;
  wire \spo[4]_INST_0_i_40_n_0 ;
  wire \spo[4]_INST_0_i_4_n_0 ;
  wire \spo[4]_INST_0_i_5_n_0 ;
  wire \spo[4]_INST_0_i_6_n_0 ;
  wire \spo[4]_INST_0_i_7_n_0 ;
  wire \spo[4]_INST_0_i_8_n_0 ;
  wire \spo[4]_INST_0_i_9_n_0 ;
  wire \spo[5]_INST_0_i_10_n_0 ;
  wire \spo[5]_INST_0_i_11_n_0 ;
  wire \spo[5]_INST_0_i_12_n_0 ;
  wire \spo[5]_INST_0_i_13_n_0 ;
  wire \spo[5]_INST_0_i_14_n_0 ;
  wire \spo[5]_INST_0_i_15_n_0 ;
  wire \spo[5]_INST_0_i_16_n_0 ;
  wire \spo[5]_INST_0_i_17_n_0 ;
  wire \spo[5]_INST_0_i_18_n_0 ;
  wire \spo[5]_INST_0_i_19_n_0 ;
  wire \spo[5]_INST_0_i_1_n_0 ;
  wire \spo[5]_INST_0_i_20_n_0 ;
  wire \spo[5]_INST_0_i_21_n_0 ;
  wire \spo[5]_INST_0_i_22_n_0 ;
  wire \spo[5]_INST_0_i_23_n_0 ;
  wire \spo[5]_INST_0_i_24_n_0 ;
  wire \spo[5]_INST_0_i_25_n_0 ;
  wire \spo[5]_INST_0_i_2_n_0 ;
  wire \spo[5]_INST_0_i_3_n_0 ;
  wire \spo[5]_INST_0_i_4_n_0 ;
  wire \spo[5]_INST_0_i_5_n_0 ;
  wire \spo[5]_INST_0_i_6_n_0 ;
  wire \spo[5]_INST_0_i_7_n_0 ;
  wire \spo[5]_INST_0_i_8_n_0 ;
  wire \spo[5]_INST_0_i_9_n_0 ;
  wire \spo[6]_INST_0_i_10_n_0 ;
  wire \spo[6]_INST_0_i_11_n_0 ;
  wire \spo[6]_INST_0_i_12_n_0 ;
  wire \spo[6]_INST_0_i_13_n_0 ;
  wire \spo[6]_INST_0_i_14_n_0 ;
  wire \spo[6]_INST_0_i_15_n_0 ;
  wire \spo[6]_INST_0_i_16_n_0 ;
  wire \spo[6]_INST_0_i_17_n_0 ;
  wire \spo[6]_INST_0_i_18_n_0 ;
  wire \spo[6]_INST_0_i_19_n_0 ;
  wire \spo[6]_INST_0_i_1_n_0 ;
  wire \spo[6]_INST_0_i_20_n_0 ;
  wire \spo[6]_INST_0_i_21_n_0 ;
  wire \spo[6]_INST_0_i_22_n_0 ;
  wire \spo[6]_INST_0_i_23_n_0 ;
  wire \spo[6]_INST_0_i_24_n_0 ;
  wire \spo[6]_INST_0_i_25_n_0 ;
  wire \spo[6]_INST_0_i_26_n_0 ;
  wire \spo[6]_INST_0_i_27_n_0 ;
  wire \spo[6]_INST_0_i_28_n_0 ;
  wire \spo[6]_INST_0_i_29_n_0 ;
  wire \spo[6]_INST_0_i_2_n_0 ;
  wire \spo[6]_INST_0_i_30_n_0 ;
  wire \spo[6]_INST_0_i_31_n_0 ;
  wire \spo[6]_INST_0_i_32_n_0 ;
  wire \spo[6]_INST_0_i_33_n_0 ;
  wire \spo[6]_INST_0_i_3_n_0 ;
  wire \spo[6]_INST_0_i_4_n_0 ;
  wire \spo[6]_INST_0_i_5_n_0 ;
  wire \spo[6]_INST_0_i_6_n_0 ;
  wire \spo[6]_INST_0_i_7_n_0 ;
  wire \spo[6]_INST_0_i_8_n_0 ;
  wire \spo[6]_INST_0_i_9_n_0 ;
  wire \spo[7]_INST_0_i_10_n_0 ;
  wire \spo[7]_INST_0_i_11_n_0 ;
  wire \spo[7]_INST_0_i_12_n_0 ;
  wire \spo[7]_INST_0_i_13_n_0 ;
  wire \spo[7]_INST_0_i_14_n_0 ;
  wire \spo[7]_INST_0_i_15_n_0 ;
  wire \spo[7]_INST_0_i_16_n_0 ;
  wire \spo[7]_INST_0_i_17_n_0 ;
  wire \spo[7]_INST_0_i_1_n_0 ;
  wire \spo[7]_INST_0_i_2_n_0 ;
  wire \spo[7]_INST_0_i_3_n_0 ;
  wire \spo[7]_INST_0_i_4_n_0 ;
  wire \spo[7]_INST_0_i_5_n_0 ;
  wire \spo[7]_INST_0_i_6_n_0 ;
  wire \spo[7]_INST_0_i_7_n_0 ;
  wire \spo[7]_INST_0_i_8_n_0 ;
  wire \spo[7]_INST_0_i_9_n_0 ;
  wire \spo[8]_INST_0_i_10_n_0 ;
  wire \spo[8]_INST_0_i_11_n_0 ;
  wire \spo[8]_INST_0_i_12_n_0 ;
  wire \spo[8]_INST_0_i_13_n_0 ;
  wire \spo[8]_INST_0_i_14_n_0 ;
  wire \spo[8]_INST_0_i_15_n_0 ;
  wire \spo[8]_INST_0_i_16_n_0 ;
  wire \spo[8]_INST_0_i_17_n_0 ;
  wire \spo[8]_INST_0_i_18_n_0 ;
  wire \spo[8]_INST_0_i_19_n_0 ;
  wire \spo[8]_INST_0_i_1_n_0 ;
  wire \spo[8]_INST_0_i_20_n_0 ;
  wire \spo[8]_INST_0_i_21_n_0 ;
  wire \spo[8]_INST_0_i_22_n_0 ;
  wire \spo[8]_INST_0_i_23_n_0 ;
  wire \spo[8]_INST_0_i_24_n_0 ;
  wire \spo[8]_INST_0_i_25_n_0 ;
  wire \spo[8]_INST_0_i_26_n_0 ;
  wire \spo[8]_INST_0_i_27_n_0 ;
  wire \spo[8]_INST_0_i_28_n_0 ;
  wire \spo[8]_INST_0_i_2_n_0 ;
  wire \spo[8]_INST_0_i_3_n_0 ;
  wire \spo[8]_INST_0_i_4_n_0 ;
  wire \spo[8]_INST_0_i_5_n_0 ;
  wire \spo[8]_INST_0_i_6_n_0 ;
  wire \spo[8]_INST_0_i_7_n_0 ;
  wire \spo[8]_INST_0_i_8_n_0 ;
  wire \spo[8]_INST_0_i_9_n_0 ;
  wire \spo[9]_INST_0_i_10_n_0 ;
  wire \spo[9]_INST_0_i_11_n_0 ;
  wire \spo[9]_INST_0_i_12_n_0 ;
  wire \spo[9]_INST_0_i_13_n_0 ;
  wire \spo[9]_INST_0_i_14_n_0 ;
  wire \spo[9]_INST_0_i_15_n_0 ;
  wire \spo[9]_INST_0_i_16_n_0 ;
  wire \spo[9]_INST_0_i_17_n_0 ;
  wire \spo[9]_INST_0_i_18_n_0 ;
  wire \spo[9]_INST_0_i_19_n_0 ;
  wire \spo[9]_INST_0_i_1_n_0 ;
  wire \spo[9]_INST_0_i_20_n_0 ;
  wire \spo[9]_INST_0_i_21_n_0 ;
  wire \spo[9]_INST_0_i_2_n_0 ;
  wire \spo[9]_INST_0_i_3_n_0 ;
  wire \spo[9]_INST_0_i_4_n_0 ;
  wire \spo[9]_INST_0_i_5_n_0 ;
  wire \spo[9]_INST_0_i_6_n_0 ;
  wire \spo[9]_INST_0_i_7_n_0 ;
  wire \spo[9]_INST_0_i_8_n_0 ;
  wire \spo[9]_INST_0_i_9_n_0 ;

  MUXF7 \spo[0]_INST_0 
       (.I0(\spo[0]_INST_0_i_1_n_0 ),
        .I1(\spo[0]_INST_0_i_2_n_0 ),
        .O(spo[0]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[0]_INST_0_i_1 
       (.I0(\spo[0]_INST_0_i_3_n_0 ),
        .I1(\spo[0]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[0]_INST_0_i_5_n_0 ),
        .I4(a[7]),
        .I5(\spo[0]_INST_0_i_6_n_0 ),
        .O(\spo[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spo[0]_INST_0_i_10 
       (.I0(a[6]),
        .I1(a[5]),
        .O(\spo[0]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB77AFFFF52ED)) 
    \spo[0]_INST_0_i_11 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[0]_INST_0_i_11_n_0 ));
  MUXF7 \spo[0]_INST_0_i_12 
       (.I0(\spo[0]_INST_0_i_26_n_0 ),
        .I1(\spo[0]_INST_0_i_27_n_0 ),
        .O(\spo[0]_INST_0_i_12_n_0 ),
        .S(a[5]));
  MUXF7 \spo[0]_INST_0_i_13 
       (.I0(\spo[0]_INST_0_i_28_n_0 ),
        .I1(\spo[0]_INST_0_i_29_n_0 ),
        .O(\spo[0]_INST_0_i_13_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hEAEEEAEEFFFF0000)) 
    \spo[0]_INST_0_i_14 
       (.I0(\spo[14]_INST_0_i_21_n_0 ),
        .I1(a[4]),
        .I2(\spo[0]_INST_0_i_30_n_0 ),
        .I3(\spo[0]_INST_0_i_31_n_0 ),
        .I4(\spo[0]_INST_0_i_32_n_0 ),
        .I5(a[5]),
        .O(\spo[0]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDF8ADF8A0000FFFF)) 
    \spo[0]_INST_0_i_15 
       (.I0(a[4]),
        .I1(\spo[11]_INST_0_i_27_n_0 ),
        .I2(\spo[0]_INST_0_i_33_n_0 ),
        .I3(\spo[27]_INST_0_i_24_n_0 ),
        .I4(\spo[0]_INST_0_i_34_n_0 ),
        .I5(a[5]),
        .O(\spo[0]_INST_0_i_15_n_0 ));
  MUXF7 \spo[0]_INST_0_i_16 
       (.I0(\spo[0]_INST_0_i_35_n_0 ),
        .I1(\spo[0]_INST_0_i_36_n_0 ),
        .O(\spo[0]_INST_0_i_16_n_0 ),
        .S(a[5]));
  MUXF7 \spo[0]_INST_0_i_17 
       (.I0(\spo[0]_INST_0_i_37_n_0 ),
        .I1(\spo[0]_INST_0_i_38_n_0 ),
        .O(\spo[0]_INST_0_i_17_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h0018007F00130093)) 
    \spo[0]_INST_0_i_18 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[0]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \spo[0]_INST_0_i_19 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .O(\spo[0]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \spo[0]_INST_0_i_2 
       (.I0(\spo[0]_INST_0_i_7_n_0 ),
        .I1(\spo[0]_INST_0_i_8_n_0 ),
        .I2(\spo[0]_INST_0_i_9_n_0 ),
        .I3(\spo[0]_INST_0_i_10_n_0 ),
        .I4(\spo[0]_INST_0_i_11_n_0 ),
        .I5(a[7]),
        .O(\spo[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300530F0360026F)) 
    \spo[0]_INST_0_i_20 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[0]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \spo[0]_INST_0_i_21 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[10]),
        .O(\spo[0]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000002200280020)) 
    \spo[0]_INST_0_i_22 
       (.I0(\spo[28]_INST_0_i_37_n_0 ),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[0]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFB7FFCBFFFFFFFF)) 
    \spo[0]_INST_0_i_23 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[0]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00070C0A020C0601)) 
    \spo[0]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[0]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF01111FFF0)) 
    \spo[0]_INST_0_i_25 
       (.I0(\spo[11]_INST_0_i_22_n_0 ),
        .I1(a[3]),
        .I2(\spo[0]_INST_0_i_39_n_0 ),
        .I3(\spo[0]_INST_0_i_40_n_0 ),
        .I4(a[4]),
        .I5(\spo[0]_INST_0_i_41_n_0 ),
        .O(\spo[0]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0101020F00020C02)) 
    \spo[0]_INST_0_i_26 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[0]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E6C8917E)) 
    \spo[0]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[0]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h000030FC0000433D)) 
    \spo[0]_INST_0_i_28 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[0]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00006997000001C0)) 
    \spo[0]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[0]_INST_0_i_29_n_0 ));
  MUXF8 \spo[0]_INST_0_i_3 
       (.I0(\spo[0]_INST_0_i_12_n_0 ),
        .I1(\spo[0]_INST_0_i_13_n_0 ),
        .O(\spo[0]_INST_0_i_3_n_0 ),
        .S(a[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    \spo[0]_INST_0_i_30 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[0]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF8FFF6FF)) 
    \spo[0]_INST_0_i_31 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[3]),
        .I4(a[2]),
        .O(\spo[0]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00AB002900FE0020)) 
    \spo[0]_INST_0_i_32 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[0]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFEAFFAB)) 
    \spo[0]_INST_0_i_33 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[0]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF926DA710)) 
    \spo[0]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[0]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0C01070902010502)) 
    \spo[0]_INST_0_i_35 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[0]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h002600FB00D5004B)) 
    \spo[0]_INST_0_i_36 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[0]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00002DDB0000C1D0)) 
    \spo[0]_INST_0_i_37 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[0]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00A6004300890098)) 
    \spo[0]_INST_0_i_38 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[0]_INST_0_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000062)) 
    \spo[0]_INST_0_i_39 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[0]_INST_0_i_39_n_0 ));
  MUXF7 \spo[0]_INST_0_i_4 
       (.I0(\spo[0]_INST_0_i_14_n_0 ),
        .I1(\spo[0]_INST_0_i_15_n_0 ),
        .O(\spo[0]_INST_0_i_4_n_0 ),
        .S(a[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h010E0000)) 
    \spo[0]_INST_0_i_40 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[0]_INST_0_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h01210000)) 
    \spo[0]_INST_0_i_41 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[3]),
        .O(\spo[0]_INST_0_i_41_n_0 ));
  MUXF8 \spo[0]_INST_0_i_5 
       (.I0(\spo[0]_INST_0_i_16_n_0 ),
        .I1(\spo[0]_INST_0_i_17_n_0 ),
        .O(\spo[0]_INST_0_i_5_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'hB8BBF3FFB8BBC0CC)) 
    \spo[0]_INST_0_i_6 
       (.I0(\spo[0]_INST_0_i_18_n_0 ),
        .I1(a[6]),
        .I2(\spo[0]_INST_0_i_19_n_0 ),
        .I3(\spo[31]_INST_0_i_7_n_0 ),
        .I4(a[5]),
        .I5(\spo[0]_INST_0_i_20_n_0 ),
        .O(\spo[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD0D000F000F000F0)) 
    \spo[0]_INST_0_i_7 
       (.I0(\spo[16]_INST_0_i_9_n_0 ),
        .I1(\spo[0]_INST_0_i_21_n_0 ),
        .I2(a[8]),
        .I3(\spo[20]_INST_0_i_20_n_0 ),
        .I4(\spo[21]_INST_0_i_6_n_0 ),
        .I5(\spo[31]_INST_0_i_6_n_0 ),
        .O(\spo[0]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFAAAAAAAA)) 
    \spo[0]_INST_0_i_8 
       (.I0(a[8]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[7]),
        .O(\spo[0]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0AFAFBFB0A0A0)) 
    \spo[0]_INST_0_i_9 
       (.I0(\spo[0]_INST_0_i_22_n_0 ),
        .I1(\spo[0]_INST_0_i_23_n_0 ),
        .I2(a[6]),
        .I3(\spo[0]_INST_0_i_24_n_0 ),
        .I4(a[5]),
        .I5(\spo[0]_INST_0_i_25_n_0 ),
        .O(\spo[0]_INST_0_i_9_n_0 ));
  MUXF7 \spo[10]_INST_0 
       (.I0(\spo[10]_INST_0_i_1_n_0 ),
        .I1(\spo[10]_INST_0_i_2_n_0 ),
        .O(spo[10]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAAAAAA20AAAAAAAA)) 
    \spo[10]_INST_0_i_1 
       (.I0(\spo[10]_INST_0_i_3_n_0 ),
        .I1(\spo[10]_INST_0_i_4_n_0 ),
        .I2(\spo[10]_INST_0_i_5_n_0 ),
        .I3(\spo[10]_INST_0_i_6_n_0 ),
        .I4(\spo[10]_INST_0_i_7_n_0 ),
        .I5(\spo[10]_INST_0_i_8_n_0 ),
        .O(\spo[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFC7DFFFF7FDF)) 
    \spo[10]_INST_0_i_10 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[10]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF0000D1D1)) 
    \spo[10]_INST_0_i_11 
       (.I0(\spo[14]_INST_0_i_32_n_0 ),
        .I1(a[4]),
        .I2(\spo[14]_INST_0_i_34_n_0 ),
        .I3(\spo[10]_INST_0_i_20_n_0 ),
        .I4(a[6]),
        .I5(a[5]),
        .O(\spo[10]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[10]_INST_0_i_12 
       (.I0(\spo[14]_INST_0_i_8_n_0 ),
        .I1(\spo[10]_INST_0_i_21_n_0 ),
        .I2(a[6]),
        .I3(\spo[10]_INST_0_i_22_n_0 ),
        .I4(a[5]),
        .I5(\spo[10]_INST_0_i_23_n_0 ),
        .O(\spo[10]_INST_0_i_12_n_0 ));
  MUXF7 \spo[10]_INST_0_i_13 
       (.I0(\spo[10]_INST_0_i_24_n_0 ),
        .I1(\spo[10]_INST_0_i_25_n_0 ),
        .O(\spo[10]_INST_0_i_13_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h04000404FFFFFFFF)) 
    \spo[10]_INST_0_i_14 
       (.I0(a[5]),
        .I1(\spo[31]_INST_0_i_10_n_0 ),
        .I2(\spo[6]_INST_0_i_22_n_0 ),
        .I3(\spo[10]_INST_0_i_26_n_0 ),
        .I4(\spo[9]_INST_0_i_17_n_0 ),
        .I5(a[8]),
        .O(\spo[10]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000200A000200022)) 
    \spo[10]_INST_0_i_15 
       (.I0(\spo[18]_INST_0_i_9_n_0 ),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[10]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \spo[10]_INST_0_i_16 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[10]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \spo[10]_INST_0_i_17 
       (.I0(a[10]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[0]),
        .I4(a[1]),
        .O(\spo[10]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000000000003)) 
    \spo[10]_INST_0_i_18 
       (.I0(\spo[20]_INST_0_i_21_n_0 ),
        .I1(\spo[10]_INST_0_i_27_n_0 ),
        .I2(\spo[10]_INST_0_i_28_n_0 ),
        .I3(a[2]),
        .I4(a[5]),
        .I5(a[6]),
        .O(\spo[10]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00002D41000040C0)) 
    \spo[10]_INST_0_i_19 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[10]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEAAAAAAAA)) 
    \spo[10]_INST_0_i_2 
       (.I0(\spo[12]_INST_0_i_3_n_0 ),
        .I1(\spo[10]_INST_0_i_9_n_0 ),
        .I2(\spo[10]_INST_0_i_10_n_0 ),
        .I3(\spo[19]_INST_0_i_3_n_0 ),
        .I4(\spo[10]_INST_0_i_11_n_0 ),
        .I5(\spo[24]_INST_0_i_3_n_0 ),
        .O(\spo[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFD7FF77)) 
    \spo[10]_INST_0_i_20 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[10]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF92FFABFF25FF77)) 
    \spo[10]_INST_0_i_21 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[10]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FF64FF6DFFFF)) 
    \spo[10]_INST_0_i_22 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[10]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FFFFFF81FFFF)) 
    \spo[10]_INST_0_i_23 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[10]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFC3FFFFFFBFFFF7)) 
    \spo[10]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[10]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hABBFFFFFBFEAFFEF)) 
    \spo[10]_INST_0_i_25 
       (.I0(a[10]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[10]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \spo[10]_INST_0_i_26 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .O(\spo[10]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \spo[10]_INST_0_i_27 
       (.I0(a[3]),
        .I1(a[4]),
        .O(\spo[10]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \spo[10]_INST_0_i_28 
       (.I0(a[1]),
        .I1(a[10]),
        .O(\spo[10]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1DDD11D1)) 
    \spo[10]_INST_0_i_3 
       (.I0(\spo[10]_INST_0_i_12_n_0 ),
        .I1(a[7]),
        .I2(a[6]),
        .I3(\spo[10]_INST_0_i_13_n_0 ),
        .I4(\spo[27]_INST_0_i_16_n_0 ),
        .I5(\spo[10]_INST_0_i_14_n_0 ),
        .O(\spo[10]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFCCEDFFCFFFFEFF)) 
    \spo[10]_INST_0_i_4 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[10]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \spo[10]_INST_0_i_5 
       (.I0(a[7]),
        .I1(a[6]),
        .I2(a[5]),
        .O(\spo[10]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8A8AA)) 
    \spo[10]_INST_0_i_6 
       (.I0(\spo[31]_INST_0_i_10_n_0 ),
        .I1(\spo[10]_INST_0_i_15_n_0 ),
        .I2(\spo[14]_INST_0_i_30_n_0 ),
        .I3(a[5]),
        .I4(\spo[14]_INST_0_i_28_n_0 ),
        .I5(\spo[22]_INST_0_i_20_n_0 ),
        .O(\spo[10]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFEEAE)) 
    \spo[10]_INST_0_i_7 
       (.I0(\spo[11]_INST_0_i_11_n_0 ),
        .I1(\spo[18]_INST_0_i_27_n_0 ),
        .I2(\spo[10]_INST_0_i_16_n_0 ),
        .I3(\spo[10]_INST_0_i_17_n_0 ),
        .I4(\spo[10]_INST_0_i_18_n_0 ),
        .I5(a[7]),
        .O(\spo[10]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h45555555)) 
    \spo[10]_INST_0_i_8 
       (.I0(a[8]),
        .I1(a[5]),
        .I2(\spo[10]_INST_0_i_19_n_0 ),
        .I3(a[6]),
        .I4(a[7]),
        .O(\spo[10]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2222220220202000)) 
    \spo[10]_INST_0_i_9 
       (.I0(a[6]),
        .I1(a[5]),
        .I2(a[4]),
        .I3(\spo[21]_INST_0_i_25_n_0 ),
        .I4(\spo[21]_INST_0_i_22_n_0 ),
        .I5(\spo[29]_INST_0_i_27_n_0 ),
        .O(\spo[10]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \spo[11]_INST_0 
       (.I0(\spo[12]_INST_0_i_3_n_0 ),
        .I1(\spo[11]_INST_0_i_1_n_0 ),
        .I2(a[9]),
        .I3(\spo[11]_INST_0_i_2_n_0 ),
        .I4(a[8]),
        .I5(\spo[11]_INST_0_i_3_n_0 ),
        .O(spo[11]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \spo[11]_INST_0_i_1 
       (.I0(\spo[24]_INST_0_i_3_n_0 ),
        .I1(\spo[11]_INST_0_i_4_n_0 ),
        .I2(a[6]),
        .I3(\spo[11]_INST_0_i_5_n_0 ),
        .I4(a[5]),
        .I5(\spo[11]_INST_0_i_6_n_0 ),
        .O(\spo[11]_INST_0_i_1_n_0 ));
  MUXF7 \spo[11]_INST_0_i_10 
       (.I0(\spo[11]_INST_0_i_25_n_0 ),
        .I1(\spo[11]_INST_0_i_26_n_0 ),
        .O(\spo[11]_INST_0_i_10_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    \spo[11]_INST_0_i_11 
       (.I0(a[7]),
        .I1(a[6]),
        .I2(a[5]),
        .I3(a[4]),
        .I4(\spo[11]_INST_0_i_27_n_0 ),
        .I5(\spo[11]_INST_0_i_28_n_0 ),
        .O(\spo[11]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAABAAAAAAABAA)) 
    \spo[11]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[2]),
        .O(\spo[11]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \spo[11]_INST_0_i_13 
       (.I0(a[7]),
        .I1(a[5]),
        .I2(a[6]),
        .I3(\spo[13]_INST_0_i_21_n_0 ),
        .O(\spo[11]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F000F0)) 
    \spo[11]_INST_0_i_14 
       (.I0(\spo[13]_INST_0_i_7_n_0 ),
        .I1(\spo[11]_INST_0_i_29_n_0 ),
        .I2(\spo[31]_INST_0_i_10_n_0 ),
        .I3(\spo[11]_INST_0_i_30_n_0 ),
        .I4(\spo[11]_INST_0_i_31_n_0 ),
        .I5(a[5]),
        .O(\spo[11]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFDECFDEFDFCDECDE)) 
    \spo[11]_INST_0_i_15 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[11]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFE7FF56FFF3FFDE)) 
    \spo[11]_INST_0_i_16 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[11]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF27FF9EFF7CFFE7)) 
    \spo[11]_INST_0_i_17 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[11]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF768FFFFBEC1)) 
    \spo[11]_INST_0_i_18 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[11]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFC3FFFFFFFFFFE3)) 
    \spo[11]_INST_0_i_19 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[11]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \spo[11]_INST_0_i_2 
       (.I0(\spo[11]_INST_0_i_7_n_0 ),
        .I1(a[7]),
        .I2(\spo[13]_INST_0_i_10_n_0 ),
        .I3(\spo[11]_INST_0_i_8_n_0 ),
        .I4(a[6]),
        .I5(\spo[11]_INST_0_i_9_n_0 ),
        .O(\spo[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFF6FFFFFFFFF)) 
    \spo[11]_INST_0_i_20 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[11]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hF0F7)) 
    \spo[11]_INST_0_i_21 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .O(\spo[11]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFDF6)) 
    \spo[11]_INST_0_i_22 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .O(\spo[11]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0012008300B50041)) 
    \spo[11]_INST_0_i_23 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[11]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00CD0071008D0050)) 
    \spo[11]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[11]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFCBFF32FFE9FFE7)) 
    \spo[11]_INST_0_i_25 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[11]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB9AAFFFF17E5)) 
    \spo[11]_INST_0_i_26 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[4]),
        .O(\spo[11]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00100040)) 
    \spo[11]_INST_0_i_27 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[11]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFFEF0)) 
    \spo[11]_INST_0_i_28 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[11]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h020602020D01040B)) 
    \spo[11]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[11]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \spo[11]_INST_0_i_3 
       (.I0(\spo[11]_INST_0_i_10_n_0 ),
        .I1(\spo[31]_INST_0_i_6_n_0 ),
        .I2(\spo[11]_INST_0_i_11_n_0 ),
        .I3(\spo[11]_INST_0_i_12_n_0 ),
        .I4(\spo[11]_INST_0_i_13_n_0 ),
        .I5(\spo[11]_INST_0_i_14_n_0 ),
        .O(\spo[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD57FF5F)) 
    \spo[11]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[11]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \spo[11]_INST_0_i_31 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[10]),
        .O(\spo[11]_INST_0_i_31_n_0 ));
  MUXF7 \spo[11]_INST_0_i_4 
       (.I0(\spo[11]_INST_0_i_15_n_0 ),
        .I1(\spo[11]_INST_0_i_16_n_0 ),
        .O(\spo[11]_INST_0_i_4_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hFF8EFF6BFFF4FF6F)) 
    \spo[11]_INST_0_i_5 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[11]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE27FFFFFFBFE)) 
    \spo[11]_INST_0_i_6 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[11]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \spo[11]_INST_0_i_7 
       (.I0(\spo[11]_INST_0_i_17_n_0 ),
        .I1(\spo[11]_INST_0_i_18_n_0 ),
        .I2(\spo[6]_INST_0_i_12_n_0 ),
        .I3(a[5]),
        .I4(\spo[11]_INST_0_i_19_n_0 ),
        .I5(a[6]),
        .O(\spo[11]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1111131111131313)) 
    \spo[11]_INST_0_i_8 
       (.I0(\spo[11]_INST_0_i_20_n_0 ),
        .I1(a[5]),
        .I2(a[4]),
        .I3(a[3]),
        .I4(\spo[11]_INST_0_i_21_n_0 ),
        .I5(\spo[11]_INST_0_i_22_n_0 ),
        .O(\spo[11]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spo[11]_INST_0_i_9 
       (.I0(\spo[11]_INST_0_i_23_n_0 ),
        .I1(a[5]),
        .I2(\spo[11]_INST_0_i_24_n_0 ),
        .O(\spo[11]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFE00FEFE)) 
    \spo[12]_INST_0 
       (.I0(\spo[14]_INST_0_i_2_n_0 ),
        .I1(\spo[12]_INST_0_i_1_n_0 ),
        .I2(\spo[12]_INST_0_i_2_n_0 ),
        .I3(\spo[14]_INST_0_i_4_n_0 ),
        .I4(a[9]),
        .I5(\spo[12]_INST_0_i_3_n_0 ),
        .O(spo[12]));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \spo[12]_INST_0_i_1 
       (.I0(\spo[14]_INST_0_i_6_n_0 ),
        .I1(\spo[27]_INST_0_i_19_n_0 ),
        .I2(\spo[14]_INST_0_i_7_n_0 ),
        .I3(\spo[12]_INST_0_i_4_n_0 ),
        .I4(\spo[14]_INST_0_i_9_n_0 ),
        .I5(a[6]),
        .O(\spo[12]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \spo[12]_INST_0_i_10 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\spo[12]_INST_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h13200000)) 
    \spo[12]_INST_0_i_11 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[12]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5151510151015101)) 
    \spo[12]_INST_0_i_2 
       (.I0(a[8]),
        .I1(\spo[12]_INST_0_i_5_n_0 ),
        .I2(a[7]),
        .I3(\spo[14]_INST_0_i_13_n_0 ),
        .I4(a[6]),
        .I5(\spo[12]_INST_0_i_6_n_0 ),
        .O(\spo[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \spo[12]_INST_0_i_3 
       (.I0(a[8]),
        .I1(a[7]),
        .I2(a[6]),
        .I3(a[5]),
        .I4(\spo[16]_INST_0_i_4_n_0 ),
        .I5(\spo[12]_INST_0_i_7_n_0 ),
        .O(\spo[12]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000002800002AA8)) 
    \spo[12]_INST_0_i_4 
       (.I0(\spo[22]_INST_0_i_9_n_0 ),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFEFEFFFFFEFE)) 
    \spo[12]_INST_0_i_5 
       (.I0(\spo[12]_INST_0_i_8_n_0 ),
        .I1(\spo[13]_INST_0_i_21_n_0 ),
        .I2(a[5]),
        .I3(a[4]),
        .I4(a[6]),
        .I5(\spo[12]_INST_0_i_9_n_0 ),
        .O(\spo[12]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00F000EE000000EE)) 
    \spo[12]_INST_0_i_6 
       (.I0(\spo[12]_INST_0_i_10_n_0 ),
        .I1(\spo[12]_INST_0_i_11_n_0 ),
        .I2(\spo[12]_INST_0_i_7_n_0 ),
        .I3(a[5]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[12]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0042)) 
    \spo[12]_INST_0_i_7 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[10]),
        .O(\spo[12]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5154555555555514)) 
    \spo[12]_INST_0_i_8 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[12]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00470019)) 
    \spo[12]_INST_0_i_9 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[12]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    \spo[13]_INST_0 
       (.I0(\spo[13]_INST_0_i_1_n_0 ),
        .I1(\spo[13]_INST_0_i_2_n_0 ),
        .I2(\spo[13]_INST_0_i_3_n_0 ),
        .I3(\spo[13]_INST_0_i_4_n_0 ),
        .I4(\spo[14]_INST_0_i_2_n_0 ),
        .I5(\spo[13]_INST_0_i_5_n_0 ),
        .O(spo[13]));
  LUT6 #(
    .INIT(64'hFBBBFBBBBBBBFBBB)) 
    \spo[13]_INST_0_i_1 
       (.I0(\spo[12]_INST_0_i_3_n_0 ),
        .I1(a[9]),
        .I2(\spo[19]_INST_0_i_3_n_0 ),
        .I3(\spo[24]_INST_0_i_3_n_0 ),
        .I4(\spo[13]_INST_0_i_6_n_0 ),
        .I5(\spo[13]_INST_0_i_7_n_0 ),
        .O(\spo[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCC04444CCCC)) 
    \spo[13]_INST_0_i_10 
       (.I0(\spo[13]_INST_0_i_17_n_0 ),
        .I1(a[5]),
        .I2(\spo[13]_INST_0_i_18_n_0 ),
        .I3(\spo[14]_INST_0_i_33_n_0 ),
        .I4(a[4]),
        .I5(\spo[13]_INST_0_i_19_n_0 ),
        .O(\spo[13]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550051)) 
    \spo[13]_INST_0_i_11 
       (.I0(\spo[14]_INST_0_i_30_n_0 ),
        .I1(\spo[29]_INST_0_i_24_n_0 ),
        .I2(a[4]),
        .I3(\spo[14]_INST_0_i_29_n_0 ),
        .I4(a[5]),
        .I5(a[6]),
        .O(\spo[13]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010100)) 
    \spo[13]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[13]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \spo[13]_INST_0_i_13 
       (.I0(\spo[13]_INST_0_i_20_n_0 ),
        .I1(\spo[13]_INST_0_i_21_n_0 ),
        .I2(a[6]),
        .I3(a[5]),
        .I4(a[7]),
        .O(\spo[13]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB3800000B380)) 
    \spo[13]_INST_0_i_14 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(\spo[12]_INST_0_i_7_n_0 ),
        .I3(\spo[14]_INST_0_i_27_n_0 ),
        .I4(a[5]),
        .I5(\spo[13]_INST_0_i_22_n_0 ),
        .O(\spo[13]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0B040B0400050104)) 
    \spo[13]_INST_0_i_15 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[13]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h01080C0000000708)) 
    \spo[13]_INST_0_i_16 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[13]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFEFFCFF)) 
    \spo[13]_INST_0_i_17 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[13]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00280008)) 
    \spo[13]_INST_0_i_18 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[13]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFEFFFEA)) 
    \spo[13]_INST_0_i_19 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[13]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0A2A00200A2A0A2A)) 
    \spo[13]_INST_0_i_2 
       (.I0(\spo[24]_INST_0_i_3_n_0 ),
        .I1(a[5]),
        .I2(a[6]),
        .I3(\spo[14]_INST_0_i_17_n_0 ),
        .I4(\spo[15]_INST_0_i_9_n_0 ),
        .I5(\spo[13]_INST_0_i_8_n_0 ),
        .O(\spo[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAEA)) 
    \spo[13]_INST_0_i_20 
       (.I0(a[4]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[13]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \spo[13]_INST_0_i_21 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[2]),
        .O(\spo[13]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000074600226)) 
    \spo[13]_INST_0_i_22 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[13]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE2E00000000)) 
    \spo[13]_INST_0_i_3 
       (.I0(\spo[13]_INST_0_i_9_n_0 ),
        .I1(a[6]),
        .I2(\spo[14]_INST_0_i_9_n_0 ),
        .I3(\spo[13]_INST_0_i_10_n_0 ),
        .I4(a[7]),
        .I5(a[8]),
        .O(\spo[13]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h101010D010101010)) 
    \spo[13]_INST_0_i_4 
       (.I0(\spo[13]_INST_0_i_11_n_0 ),
        .I1(a[8]),
        .I2(a[7]),
        .I3(a[6]),
        .I4(a[5]),
        .I5(\spo[13]_INST_0_i_12_n_0 ),
        .O(\spo[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBABBBABBBABB)) 
    \spo[13]_INST_0_i_5 
       (.I0(a[8]),
        .I1(\spo[13]_INST_0_i_13_n_0 ),
        .I2(a[7]),
        .I3(\spo[14]_INST_0_i_15_n_0 ),
        .I4(\spo[13]_INST_0_i_14_n_0 ),
        .I5(a[6]),
        .O(\spo[13]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFF7FFF)) 
    \spo[13]_INST_0_i_6 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[13]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \spo[13]_INST_0_i_7 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[13]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEEBFEBFFFFFFFFF)) 
    \spo[13]_INST_0_i_8 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(\spo[31]_INST_0_i_11_n_0 ),
        .O(\spo[13]_INST_0_i_8_n_0 ));
  MUXF7 \spo[13]_INST_0_i_9 
       (.I0(\spo[13]_INST_0_i_15_n_0 ),
        .I1(\spo[13]_INST_0_i_16_n_0 ),
        .O(\spo[13]_INST_0_i_9_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hEEEF0000EEEFEEEF)) 
    \spo[14]_INST_0 
       (.I0(\spo[14]_INST_0_i_1_n_0 ),
        .I1(\spo[14]_INST_0_i_2_n_0 ),
        .I2(a[8]),
        .I3(\spo[14]_INST_0_i_3_n_0 ),
        .I4(\spo[14]_INST_0_i_4_n_0 ),
        .I5(\spo[14]_INST_0_i_5_n_0 ),
        .O(spo[14]));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \spo[14]_INST_0_i_1 
       (.I0(\spo[14]_INST_0_i_6_n_0 ),
        .I1(\spo[14]_INST_0_i_7_n_0 ),
        .I2(a[5]),
        .I3(\spo[14]_INST_0_i_8_n_0 ),
        .I4(\spo[14]_INST_0_i_9_n_0 ),
        .I5(a[6]),
        .O(\spo[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE0F0FFFFFFF00)) 
    \spo[14]_INST_0_i_10 
       (.I0(\spo[16]_INST_0_i_4_n_0 ),
        .I1(\spo[14]_INST_0_i_24_n_0 ),
        .I2(\spo[20]_INST_0_i_14_n_0 ),
        .I3(\spo[14]_INST_0_i_25_n_0 ),
        .I4(a[5]),
        .I5(a[6]),
        .O(\spo[14]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h88880000FFF00000)) 
    \spo[14]_INST_0_i_11 
       (.I0(\spo[27]_INST_0_i_24_n_0 ),
        .I1(a[3]),
        .I2(\spo[22]_INST_0_i_8_n_0 ),
        .I3(\spo[14]_INST_0_i_26_n_0 ),
        .I4(a[5]),
        .I5(a[4]),
        .O(\spo[14]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF75FFF5FF7FFFFF)) 
    \spo[14]_INST_0_i_12 
       (.I0(a[6]),
        .I1(a[3]),
        .I2(a[4]),
        .I3(a[5]),
        .I4(\spo[12]_INST_0_i_7_n_0 ),
        .I5(\spo[14]_INST_0_i_27_n_0 ),
        .O(\spo[14]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F00FFF00F0D0F0D)) 
    \spo[14]_INST_0_i_13 
       (.I0(\spo[14]_INST_0_i_28_n_0 ),
        .I1(\spo[14]_INST_0_i_29_n_0 ),
        .I2(a[6]),
        .I3(\spo[14]_INST_0_i_30_n_0 ),
        .I4(\spo[14]_INST_0_i_31_n_0 ),
        .I5(a[5]),
        .O(\spo[14]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFF7F7BFF)) 
    \spo[14]_INST_0_i_14 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[14]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000020800000A22)) 
    \spo[14]_INST_0_i_15 
       (.I0(\spo[23]_INST_0_i_6_n_0 ),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[14]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0300FFAA03FFFFAA)) 
    \spo[14]_INST_0_i_16 
       (.I0(\spo[14]_INST_0_i_32_n_0 ),
        .I1(\spo[24]_INST_0_i_9_n_0 ),
        .I2(\spo[14]_INST_0_i_33_n_0 ),
        .I3(a[5]),
        .I4(a[4]),
        .I5(\spo[14]_INST_0_i_34_n_0 ),
        .O(\spo[14]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFDFEFFF6FEFFFFFF)) 
    \spo[14]_INST_0_i_17 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[14]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hEDFFFEDFFFFFFFDF)) 
    \spo[14]_INST_0_i_18 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[14]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFFFFFF8FFF1F)) 
    \spo[14]_INST_0_i_19 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[14]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF50D00000)) 
    \spo[14]_INST_0_i_2 
       (.I0(\spo[14]_INST_0_i_10_n_0 ),
        .I1(\spo[14]_INST_0_i_11_n_0 ),
        .I2(a[7]),
        .I3(a[6]),
        .I4(a[8]),
        .I5(a[9]),
        .O(\spo[14]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hECDFEEFF)) 
    \spo[14]_INST_0_i_20 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[14]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0001001100100000)) 
    \spo[14]_INST_0_i_21 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[14]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00880008)) 
    \spo[14]_INST_0_i_22 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[14]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFDCFD)) 
    \spo[14]_INST_0_i_23 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .O(\spo[14]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \spo[14]_INST_0_i_24 
       (.I0(a[10]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .O(\spo[14]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFCFFFEFFFF)) 
    \spo[14]_INST_0_i_25 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[14]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \spo[14]_INST_0_i_26 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[14]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00390088)) 
    \spo[14]_INST_0_i_27 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[14]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \spo[14]_INST_0_i_28 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[4]),
        .I4(a[3]),
        .O(\spo[14]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0002002200200000)) 
    \spo[14]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[14]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h202020202F2F202F)) 
    \spo[14]_INST_0_i_3 
       (.I0(\spo[14]_INST_0_i_12_n_0 ),
        .I1(\spo[14]_INST_0_i_13_n_0 ),
        .I2(a[7]),
        .I3(\spo[24]_INST_0_i_2_n_0 ),
        .I4(\spo[14]_INST_0_i_14_n_0 ),
        .I5(\spo[14]_INST_0_i_15_n_0 ),
        .O(\spo[14]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0030000900000000)) 
    \spo[14]_INST_0_i_30 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[14]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCEDFFCFFFFFFF)) 
    \spo[14]_INST_0_i_31 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[14]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFEDD3)) 
    \spo[14]_INST_0_i_32 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[10]),
        .O(\spo[14]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \spo[14]_INST_0_i_33 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .O(\spo[14]_INST_0_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \spo[14]_INST_0_i_34 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\spo[14]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0F55335500000000)) 
    \spo[14]_INST_0_i_4 
       (.I0(\spo[14]_INST_0_i_16_n_0 ),
        .I1(\spo[14]_INST_0_i_17_n_0 ),
        .I2(\spo[14]_INST_0_i_18_n_0 ),
        .I3(a[6]),
        .I4(a[5]),
        .I5(\spo[24]_INST_0_i_3_n_0 ),
        .O(\spo[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA0AAAA2AAAAAAAA)) 
    \spo[14]_INST_0_i_5 
       (.I0(a[9]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(\spo[28]_INST_0_i_21_n_0 ),
        .O(\spo[14]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spo[14]_INST_0_i_6 
       (.I0(a[8]),
        .I1(a[7]),
        .O(\spo[14]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3131313101013101)) 
    \spo[14]_INST_0_i_7 
       (.I0(\spo[14]_INST_0_i_19_n_0 ),
        .I1(a[6]),
        .I2(a[5]),
        .I3(a[4]),
        .I4(\spo[14]_INST_0_i_20_n_0 ),
        .I5(\spo[14]_INST_0_i_21_n_0 ),
        .O(\spo[14]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFBFFF8F1FFFF)) 
    \spo[14]_INST_0_i_8 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[14]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBABBAAAABABB)) 
    \spo[14]_INST_0_i_9 
       (.I0(a[5]),
        .I1(\spo[14]_INST_0_i_22_n_0 ),
        .I2(a[3]),
        .I3(\spo[27]_INST_0_i_27_n_0 ),
        .I4(a[4]),
        .I5(\spo[14]_INST_0_i_23_n_0 ),
        .O(\spo[14]_INST_0_i_9_n_0 ));
  MUXF7 \spo[15]_INST_0 
       (.I0(\spo[15]_INST_0_i_1_n_0 ),
        .I1(\spo[15]_INST_0_i_2_n_0 ),
        .O(spo[15]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB8FF)) 
    \spo[15]_INST_0_i_1 
       (.I0(\spo[15]_INST_0_i_3_n_0 ),
        .I1(a[7]),
        .I2(\spo[15]_INST_0_i_4_n_0 ),
        .I3(a[8]),
        .I4(\spo[15]_INST_0_i_5_n_0 ),
        .I5(\spo[15]_INST_0_i_6_n_0 ),
        .O(\spo[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFDFFFFFFFFFB)) 
    \spo[15]_INST_0_i_10 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[15]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFFFFFFFAFFFFF)) 
    \spo[15]_INST_0_i_11 
       (.I0(\spo[16]_INST_0_i_10_n_0 ),
        .I1(\spo[14]_INST_0_i_24_n_0 ),
        .I2(a[6]),
        .I3(a[5]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[15]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000010300000312)) 
    \spo[15]_INST_0_i_12 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[15]_INST_0_i_12_n_0 ));
  MUXF7 \spo[15]_INST_0_i_13 
       (.I0(\spo[15]_INST_0_i_18_n_0 ),
        .I1(\spo[15]_INST_0_i_19_n_0 ),
        .O(\spo[15]_INST_0_i_13_n_0 ),
        .S(a[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0104)) 
    \spo[15]_INST_0_i_14 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .O(\spo[15]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \spo[15]_INST_0_i_15 
       (.I0(a[6]),
        .I1(a[5]),
        .I2(a[4]),
        .I3(a[3]),
        .O(\spo[15]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFEFBFF)) 
    \spo[15]_INST_0_i_16 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[15]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0002008000000000)) 
    \spo[15]_INST_0_i_17 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[15]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCF5FAFFFFFF)) 
    \spo[15]_INST_0_i_18 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[15]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD9DEFFFFFE9F)) 
    \spo[15]_INST_0_i_19 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[15]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77470000)) 
    \spo[15]_INST_0_i_2 
       (.I0(\spo[15]_INST_0_i_7_n_0 ),
        .I1(a[6]),
        .I2(\spo[15]_INST_0_i_8_n_0 ),
        .I3(\spo[15]_INST_0_i_9_n_0 ),
        .I4(\spo[24]_INST_0_i_3_n_0 ),
        .I5(\spo[12]_INST_0_i_3_n_0 ),
        .O(\spo[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h333377773333FFF3)) 
    \spo[15]_INST_0_i_3 
       (.I0(\spo[15]_INST_0_i_10_n_0 ),
        .I1(\spo[15]_INST_0_i_11_n_0 ),
        .I2(\spo[15]_INST_0_i_12_n_0 ),
        .I3(\spo[20]_INST_0_i_15_n_0 ),
        .I4(a[6]),
        .I5(a[5]),
        .O(\spo[15]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \spo[15]_INST_0_i_4 
       (.I0(\spo[13]_INST_0_i_10_n_0 ),
        .I1(\spo[6]_INST_0_i_8_n_0 ),
        .I2(a[6]),
        .I3(\spo[13]_INST_0_i_9_n_0 ),
        .O(\spo[15]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \spo[15]_INST_0_i_5 
       (.I0(\spo[13]_INST_0_i_14_n_0 ),
        .I1(a[6]),
        .I2(a[7]),
        .O(\spo[15]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE0FFF)) 
    \spo[15]_INST_0_i_6 
       (.I0(\spo[15]_INST_0_i_13_n_0 ),
        .I1(a[6]),
        .I2(\spo[15]_INST_0_i_14_n_0 ),
        .I3(\spo[15]_INST_0_i_15_n_0 ),
        .I4(a[7]),
        .I5(\spo[13]_INST_0_i_13_n_0 ),
        .O(\spo[15]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h202020202F2F2F20)) 
    \spo[15]_INST_0_i_7 
       (.I0(\spo[13]_INST_0_i_6_n_0 ),
        .I1(\spo[13]_INST_0_i_7_n_0 ),
        .I2(a[5]),
        .I3(\spo[15]_INST_0_i_16_n_0 ),
        .I4(a[4]),
        .I5(\spo[15]_INST_0_i_17_n_0 ),
        .O(\spo[15]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEDDFFFFFFFFF)) 
    \spo[15]_INST_0_i_8 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(\spo[31]_INST_0_i_11_n_0 ),
        .O(\spo[15]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A88888882000000)) 
    \spo[15]_INST_0_i_9 
       (.I0(a[4]),
        .I1(a[5]),
        .I2(a[2]),
        .I3(\spo[27]_INST_0_i_26_n_0 ),
        .I4(a[3]),
        .I5(\spo[24]_INST_0_i_9_n_0 ),
        .O(\spo[15]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \spo[16]_INST_0 
       (.I0(\spo[16]_INST_0_i_1_n_0 ),
        .I1(a[8]),
        .I2(\spo[16]_INST_0_i_2_n_0 ),
        .I3(a[7]),
        .I4(a[9]),
        .I5(\spo[16]_INST_0_i_3_n_0 ),
        .O(spo[16]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \spo[16]_INST_0_i_1 
       (.I0(a[7]),
        .I1(a[6]),
        .I2(a[5]),
        .I3(\spo[16]_INST_0_i_4_n_0 ),
        .I4(a[2]),
        .I5(\spo[23]_INST_0_i_7_n_0 ),
        .O(\spo[16]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \spo[16]_INST_0_i_10 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[16]_INST_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \spo[16]_INST_0_i_11 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[3]),
        .O(\spo[16]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \spo[16]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[16]_INST_0_i_12_n_0 ));
  MUXF7 \spo[16]_INST_0_i_13 
       (.I0(\spo[16]_INST_0_i_21_n_0 ),
        .I1(\spo[16]_INST_0_i_22_n_0 ),
        .O(\spo[16]_INST_0_i_13_n_0 ),
        .S(a[5]));
  MUXF7 \spo[16]_INST_0_i_14 
       (.I0(\spo[16]_INST_0_i_23_n_0 ),
        .I1(\spo[16]_INST_0_i_24_n_0 ),
        .O(\spo[16]_INST_0_i_14_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h53FF03FF53FFF3FF)) 
    \spo[16]_INST_0_i_15 
       (.I0(\spo[16]_INST_0_i_25_n_0 ),
        .I1(\spo[16]_INST_0_i_26_n_0 ),
        .I2(a[5]),
        .I3(a[6]),
        .I4(a[4]),
        .I5(\spo[16]_INST_0_i_27_n_0 ),
        .O(\spo[16]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0F030D010C000D01)) 
    \spo[16]_INST_0_i_16 
       (.I0(\spo[16]_INST_0_i_28_n_0 ),
        .I1(a[5]),
        .I2(a[6]),
        .I3(\spo[16]_INST_0_i_26_n_0 ),
        .I4(a[4]),
        .I5(\spo[16]_INST_0_i_29_n_0 ),
        .O(\spo[16]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h03F503F5030503F5)) 
    \spo[16]_INST_0_i_17 
       (.I0(\spo[16]_INST_0_i_30_n_0 ),
        .I1(\spo[27]_INST_0_i_33_n_0 ),
        .I2(a[5]),
        .I3(a[4]),
        .I4(\spo[22]_INST_0_i_21_n_0 ),
        .I5(\spo[16]_INST_0_i_31_n_0 ),
        .O(\spo[16]_INST_0_i_17_n_0 ));
  MUXF7 \spo[16]_INST_0_i_18 
       (.I0(\spo[16]_INST_0_i_32_n_0 ),
        .I1(\spo[16]_INST_0_i_33_n_0 ),
        .O(\spo[16]_INST_0_i_18_n_0 ),
        .S(a[5]));
  MUXF7 \spo[16]_INST_0_i_19 
       (.I0(\spo[16]_INST_0_i_34_n_0 ),
        .I1(\spo[16]_INST_0_i_35_n_0 ),
        .O(\spo[16]_INST_0_i_19_n_0 ),
        .S(a[5]));
  MUXF7 \spo[16]_INST_0_i_2 
       (.I0(\spo[16]_INST_0_i_5_n_0 ),
        .I1(\spo[16]_INST_0_i_6_n_0 ),
        .O(\spo[16]_INST_0_i_2_n_0 ),
        .S(a[6]));
  MUXF7 \spo[16]_INST_0_i_20 
       (.I0(\spo[16]_INST_0_i_36_n_0 ),
        .I1(\spo[16]_INST_0_i_37_n_0 ),
        .O(\spo[16]_INST_0_i_20_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hFFCBFFBDFFDEFFEB)) 
    \spo[16]_INST_0_i_21 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[16]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF9FFA6FFBE)) 
    \spo[16]_INST_0_i_22 
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[16]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCD3BFFFFFF21)) 
    \spo[16]_INST_0_i_23 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[16]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFF7FDF7FAF1)) 
    \spo[16]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[16]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFBEFF58)) 
    \spo[16]_INST_0_i_25 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[16]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hF8FB)) 
    \spo[16]_INST_0_i_26 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .O(\spo[16]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFCFFF83)) 
    \spo[16]_INST_0_i_27 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[16]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h223E0D19)) 
    \spo[16]_INST_0_i_28 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[16]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFAFFE05)) 
    \spo[16]_INST_0_i_29 
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[16]_INST_0_i_29_n_0 ));
  MUXF7 \spo[16]_INST_0_i_3 
       (.I0(\spo[16]_INST_0_i_7_n_0 ),
        .I1(\spo[16]_INST_0_i_8_n_0 ),
        .O(\spo[16]_INST_0_i_3_n_0 ),
        .S(a[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hF9FFFFFD)) 
    \spo[16]_INST_0_i_30 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .O(\spo[16]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00060000)) 
    \spo[16]_INST_0_i_31 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[16]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000860082)) 
    \spo[16]_INST_0_i_32 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[16]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0C04000202010100)) 
    \spo[16]_INST_0_i_33 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[16]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0400080100020001)) 
    \spo[16]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[16]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00002E10000031C4)) 
    \spo[16]_INST_0_i_35 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[16]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0058000C00380040)) 
    \spo[16]_INST_0_i_36 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[16]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000B000D00060D)) 
    \spo[16]_INST_0_i_37 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[16]_INST_0_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \spo[16]_INST_0_i_4 
       (.I0(a[3]),
        .I1(a[4]),
        .O(\spo[16]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00808888)) 
    \spo[16]_INST_0_i_5 
       (.I0(a[5]),
        .I1(a[4]),
        .I2(a[3]),
        .I3(\spo[16]_INST_0_i_9_n_0 ),
        .I4(\spo[16]_INST_0_i_10_n_0 ),
        .O(\spo[16]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF800F8FFF8FF)) 
    \spo[16]_INST_0_i_6 
       (.I0(a[4]),
        .I1(\spo[16]_INST_0_i_11_n_0 ),
        .I2(\spo[23]_INST_0_i_12_n_0 ),
        .I3(a[5]),
        .I4(\spo[20]_INST_0_i_15_n_0 ),
        .I5(\spo[16]_INST_0_i_12_n_0 ),
        .O(\spo[16]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h04C404C437F704C4)) 
    \spo[16]_INST_0_i_7 
       (.I0(\spo[16]_INST_0_i_13_n_0 ),
        .I1(a[7]),
        .I2(a[6]),
        .I3(\spo[16]_INST_0_i_14_n_0 ),
        .I4(\spo[16]_INST_0_i_15_n_0 ),
        .I5(\spo[16]_INST_0_i_16_n_0 ),
        .O(\spo[16]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[16]_INST_0_i_8 
       (.I0(\spo[16]_INST_0_i_17_n_0 ),
        .I1(\spo[16]_INST_0_i_18_n_0 ),
        .I2(a[7]),
        .I3(\spo[16]_INST_0_i_19_n_0 ),
        .I4(a[6]),
        .I5(\spo[16]_INST_0_i_20_n_0 ),
        .O(\spo[16]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \spo[16]_INST_0_i_9 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[10]),
        .O(\spo[16]_INST_0_i_9_n_0 ));
  MUXF7 \spo[17]_INST_0 
       (.I0(\spo[17]_INST_0_i_1_n_0 ),
        .I1(\spo[17]_INST_0_i_2_n_0 ),
        .O(spo[17]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[17]_INST_0_i_1 
       (.I0(\spo[17]_INST_0_i_3_n_0 ),
        .I1(\spo[17]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[17]_INST_0_i_5_n_0 ),
        .I4(a[7]),
        .I5(\spo[17]_INST_0_i_6_n_0 ),
        .O(\spo[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF303F0AFF)) 
    \spo[17]_INST_0_i_10 
       (.I0(\spo[27]_INST_0_i_25_n_0 ),
        .I1(\spo[27]_INST_0_i_37_n_0 ),
        .I2(a[3]),
        .I3(\spo[17]_INST_0_i_25_n_0 ),
        .I4(a[5]),
        .I5(a[4]),
        .O(\spo[17]_INST_0_i_10_n_0 ));
  MUXF7 \spo[17]_INST_0_i_11 
       (.I0(\spo[17]_INST_0_i_26_n_0 ),
        .I1(\spo[17]_INST_0_i_27_n_0 ),
        .O(\spo[17]_INST_0_i_11_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000008C8)) 
    \spo[17]_INST_0_i_12 
       (.I0(\spo[27]_INST_0_i_26_n_0 ),
        .I1(a[5]),
        .I2(a[4]),
        .I3(\spo[17]_INST_0_i_28_n_0 ),
        .I4(\spo[3]_INST_0_i_25_n_0 ),
        .I5(\spo[18]_INST_0_i_24_n_0 ),
        .O(\spo[17]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0004004000000004)) 
    \spo[17]_INST_0_i_13 
       (.I0(a[3]),
        .I1(\spo[31]_INST_0_i_11_n_0 ),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[17]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200008200)) 
    \spo[17]_INST_0_i_14 
       (.I0(\spo[18]_INST_0_i_9_n_0 ),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[17]_INST_0_i_14_n_0 ));
  MUXF7 \spo[17]_INST_0_i_15 
       (.I0(\spo[17]_INST_0_i_29_n_0 ),
        .I1(\spo[17]_INST_0_i_30_n_0 ),
        .O(\spo[17]_INST_0_i_15_n_0 ),
        .S(a[5]));
  MUXF7 \spo[17]_INST_0_i_16 
       (.I0(\spo[17]_INST_0_i_31_n_0 ),
        .I1(\spo[17]_INST_0_i_32_n_0 ),
        .O(\spo[17]_INST_0_i_16_n_0 ),
        .S(a[5]));
  MUXF7 \spo[17]_INST_0_i_17 
       (.I0(\spo[17]_INST_0_i_33_n_0 ),
        .I1(\spo[17]_INST_0_i_34_n_0 ),
        .O(\spo[17]_INST_0_i_17_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hAAAA0082AAAA82A2)) 
    \spo[17]_INST_0_i_18 
       (.I0(\spo[22]_INST_0_i_9_n_0 ),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[17]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \spo[17]_INST_0_i_19 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[17]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \spo[17]_INST_0_i_2 
       (.I0(\spo[17]_INST_0_i_7_n_0 ),
        .I1(a[6]),
        .I2(\spo[17]_INST_0_i_8_n_0 ),
        .I3(\spo[24]_INST_0_i_3_n_0 ),
        .I4(\spo[17]_INST_0_i_9_n_0 ),
        .I5(\spo[29]_INST_0_i_10_n_0 ),
        .O(\spo[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF00005151)) 
    \spo[17]_INST_0_i_20 
       (.I0(\spo[20]_INST_0_i_16_n_0 ),
        .I1(\spo[17]_INST_0_i_35_n_0 ),
        .I2(\spo[27]_INST_0_i_32_n_0 ),
        .I3(\spo[17]_INST_0_i_19_n_0 ),
        .I4(\spo[21]_INST_0_i_34_n_0 ),
        .I5(a[5]),
        .O(\spo[17]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FB0FFFF7BF7)) 
    \spo[17]_INST_0_i_21 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[17]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBF8F7F8FFFFF4)) 
    \spo[17]_INST_0_i_22 
       (.I0(a[2]),
        .I1(a[4]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[0]),
        .O(\spo[17]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFBFAFAF5F5FFFBF6)) 
    \spo[17]_INST_0_i_23 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[17]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFCFFF25FFD8)) 
    \spo[17]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[17]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \spo[17]_INST_0_i_25 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .O(\spo[17]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0600080B00080306)) 
    \spo[17]_INST_0_i_26 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[17]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00DA006500830018)) 
    \spo[17]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[17]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hED)) 
    \spo[17]_INST_0_i_28 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .O(\spo[17]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000E0F0009020F0C)) 
    \spo[17]_INST_0_i_29 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[17]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    \spo[17]_INST_0_i_3 
       (.I0(\spo[17]_INST_0_i_10_n_0 ),
        .I1(\spo[28]_INST_0_i_33_n_0 ),
        .I2(a[4]),
        .I3(a[5]),
        .I4(a[6]),
        .I5(\spo[17]_INST_0_i_11_n_0 ),
        .O(\spo[17]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h003B00C3001F00C1)) 
    \spo[17]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[17]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000B56F00005715)) 
    \spo[17]_INST_0_i_31 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[17]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h000F00140065002B)) 
    \spo[17]_INST_0_i_32 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[17]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h001600E500070009)) 
    \spo[17]_INST_0_i_33 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[17]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h000000007478294E)) 
    \spo[17]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[17]_INST_0_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \spo[17]_INST_0_i_35 
       (.I0(a[3]),
        .I1(a[4]),
        .O(\spo[17]_INST_0_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \spo[17]_INST_0_i_4 
       (.I0(\spo[17]_INST_0_i_12_n_0 ),
        .I1(\spo[17]_INST_0_i_13_n_0 ),
        .I2(\spo[17]_INST_0_i_14_n_0 ),
        .I3(a[6]),
        .I4(\spo[17]_INST_0_i_15_n_0 ),
        .O(\spo[17]_INST_0_i_4_n_0 ));
  MUXF8 \spo[17]_INST_0_i_5 
       (.I0(\spo[17]_INST_0_i_16_n_0 ),
        .I1(\spo[17]_INST_0_i_17_n_0 ),
        .O(\spo[17]_INST_0_i_5_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'h555455540000FFFF)) 
    \spo[17]_INST_0_i_6 
       (.I0(\spo[17]_INST_0_i_18_n_0 ),
        .I1(\spo[22]_INST_0_i_9_n_0 ),
        .I2(\spo[17]_INST_0_i_19_n_0 ),
        .I3(\spo[21]_INST_0_i_34_n_0 ),
        .I4(\spo[17]_INST_0_i_20_n_0 ),
        .I5(a[6]),
        .O(\spo[17]_INST_0_i_6_n_0 ));
  MUXF7 \spo[17]_INST_0_i_7 
       (.I0(\spo[17]_INST_0_i_21_n_0 ),
        .I1(\spo[17]_INST_0_i_22_n_0 ),
        .O(\spo[17]_INST_0_i_7_n_0 ),
        .S(a[5]));
  MUXF7 \spo[17]_INST_0_i_8 
       (.I0(\spo[17]_INST_0_i_23_n_0 ),
        .I1(\spo[17]_INST_0_i_24_n_0 ),
        .O(\spo[17]_INST_0_i_8_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h200000002AAAAAAA)) 
    \spo[17]_INST_0_i_9 
       (.I0(a[8]),
        .I1(\spo[27]_INST_0_i_37_n_0 ),
        .I2(a[3]),
        .I3(\spo[31]_INST_0_i_6_n_0 ),
        .I4(\spo[22]_INST_0_i_9_n_0 ),
        .I5(\spo[19]_INST_0_i_8_n_0 ),
        .O(\spo[17]_INST_0_i_9_n_0 ));
  MUXF7 \spo[18]_INST_0 
       (.I0(\spo[18]_INST_0_i_1_n_0 ),
        .I1(\spo[18]_INST_0_i_2_n_0 ),
        .O(spo[18]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hEEEE0E00EEEEEEEE)) 
    \spo[18]_INST_0_i_1 
       (.I0(\spo[18]_INST_0_i_3_n_0 ),
        .I1(\spo[18]_INST_0_i_4_n_0 ),
        .I2(\spo[18]_INST_0_i_5_n_0 ),
        .I3(\spo[31]_INST_0_i_6_n_0 ),
        .I4(\spo[18]_INST_0_i_6_n_0 ),
        .I5(\spo[18]_INST_0_i_7_n_0 ),
        .O(\spo[18]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h000A0800)) 
    \spo[18]_INST_0_i_10 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[18]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \spo[18]_INST_0_i_11 
       (.I0(\spo[18]_INST_0_i_28_n_0 ),
        .I1(a[6]),
        .I2(a[5]),
        .I3(\spo[19]_INST_0_i_2_n_0 ),
        .I4(\spo[18]_INST_0_i_29_n_0 ),
        .I5(\spo[18]_INST_0_i_30_n_0 ),
        .O(\spo[18]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3FFFFFFFF01E)) 
    \spo[18]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[18]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F000F0)) 
    \spo[18]_INST_0_i_13 
       (.I0(\spo[18]_INST_0_i_31_n_0 ),
        .I1(\spo[2]_INST_0_i_22_n_0 ),
        .I2(\spo[24]_INST_0_i_2_n_0 ),
        .I3(\spo[18]_INST_0_i_32_n_0 ),
        .I4(\spo[23]_INST_0_i_16_n_0 ),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \spo[18]_INST_0_i_14 
       (.I0(\spo[18]_INST_0_i_33_n_0 ),
        .I1(\spo[31]_INST_0_i_10_n_0 ),
        .I2(a[5]),
        .I3(\spo[18]_INST_0_i_34_n_0 ),
        .I4(\spo[29]_INST_0_i_34_n_0 ),
        .I5(\spo[26]_INST_0_i_26_n_0 ),
        .O(\spo[18]_INST_0_i_14_n_0 ));
  MUXF7 \spo[18]_INST_0_i_15 
       (.I0(\spo[18]_INST_0_i_35_n_0 ),
        .I1(\spo[18]_INST_0_i_36_n_0 ),
        .O(\spo[18]_INST_0_i_15_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h4444444400000FFF)) 
    \spo[18]_INST_0_i_16 
       (.I0(\spo[18]_INST_0_i_37_n_0 ),
        .I1(\spo[18]_INST_0_i_38_n_0 ),
        .I2(\spo[18]_INST_0_i_39_n_0 ),
        .I3(\spo[27]_INST_0_i_22_n_0 ),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[18]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFE9FFD6FFFFFFFF)) 
    \spo[18]_INST_0_i_17 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(\spo[18]_INST_0_i_9_n_0 ),
        .O(\spo[18]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF365BFFFFEC6D)) 
    \spo[18]_INST_0_i_18 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[18]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD2F7FFFFFDD3)) 
    \spo[18]_INST_0_i_19 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[18]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBABAAABAAAAAAAAA)) 
    \spo[18]_INST_0_i_2 
       (.I0(\spo[19]_INST_0_i_4_n_0 ),
        .I1(\spo[18]_INST_0_i_8_n_0 ),
        .I2(\spo[24]_INST_0_i_3_n_0 ),
        .I3(\spo[18]_INST_0_i_9_n_0 ),
        .I4(\spo[18]_INST_0_i_10_n_0 ),
        .I5(\spo[18]_INST_0_i_11_n_0 ),
        .O(\spo[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFC6FFFD)) 
    \spo[18]_INST_0_i_20 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF4FFF0FFF0FFFFF)) 
    \spo[18]_INST_0_i_21 
       (.I0(\spo[18]_INST_0_i_40_n_0 ),
        .I1(\spo[2]_INST_0_i_23_n_0 ),
        .I2(a[7]),
        .I3(a[6]),
        .I4(a[5]),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h04000004)) 
    \spo[18]_INST_0_i_22 
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .O(\spo[18]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFBFFBF)) 
    \spo[18]_INST_0_i_23 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[18]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001400000)) 
    \spo[18]_INST_0_i_24 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000700F00008000)) 
    \spo[18]_INST_0_i_25 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFF9FFB5EFDF5FBE4)) 
    \spo[18]_INST_0_i_26 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[18]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \spo[18]_INST_0_i_27 
       (.I0(a[6]),
        .I1(a[5]),
        .I2(a[4]),
        .O(\spo[18]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010100011)) 
    \spo[18]_INST_0_i_28 
       (.I0(a[4]),
        .I1(\spo[2]_INST_0_i_22_n_0 ),
        .I2(\spo[27]_INST_0_i_37_n_0 ),
        .I3(\spo[27]_INST_0_i_27_n_0 ),
        .I4(a[3]),
        .I5(a[5]),
        .O(\spo[18]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h1001100101100100)) 
    \spo[18]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[18]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2F0F0F)) 
    \spo[18]_INST_0_i_3 
       (.I0(\spo[0]_INST_0_i_10_n_0 ),
        .I1(\spo[18]_INST_0_i_12_n_0 ),
        .I2(a[8]),
        .I3(\spo[18]_INST_0_i_13_n_0 ),
        .I4(a[7]),
        .I5(\spo[18]_INST_0_i_14_n_0 ),
        .O(\spo[18]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF0FEF)) 
    \spo[18]_INST_0_i_30 
       (.I0(\spo[18]_INST_0_i_41_n_0 ),
        .I1(\spo[14]_INST_0_i_26_n_0 ),
        .I2(a[5]),
        .I3(a[4]),
        .I4(\spo[18]_INST_0_i_42_n_0 ),
        .I5(a[6]),
        .O(\spo[18]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000028)) 
    \spo[18]_INST_0_i_31 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[18]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFFCDF)) 
    \spo[18]_INST_0_i_32 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[18]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFEFDFF)) 
    \spo[18]_INST_0_i_33 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h55555555755D5557)) 
    \spo[18]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[18]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF4FBFFFFF9F8FFFD)) 
    \spo[18]_INST_0_i_35 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[18]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF383EFFFFFF7F)) 
    \spo[18]_INST_0_i_36 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[18]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DEDEFCDF)) 
    \spo[18]_INST_0_i_37 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00DC0024FFFFFFFF)) 
    \spo[18]_INST_0_i_38 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[18]_INST_0_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hEBEFFFFF)) 
    \spo[18]_INST_0_i_39 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[18]_INST_0_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h51015151)) 
    \spo[18]_INST_0_i_4 
       (.I0(a[7]),
        .I1(\spo[18]_INST_0_i_15_n_0 ),
        .I2(a[6]),
        .I3(\spo[18]_INST_0_i_16_n_0 ),
        .I4(\spo[18]_INST_0_i_17_n_0 ),
        .O(\spo[18]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h10011000)) 
    \spo[18]_INST_0_i_40 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[18]_INST_0_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \spo[18]_INST_0_i_41 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .O(\spo[18]_INST_0_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00880008)) 
    \spo[18]_INST_0_i_42 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[18]_INST_0_i_42_n_0 ));
  MUXF7 \spo[18]_INST_0_i_5 
       (.I0(\spo[18]_INST_0_i_18_n_0 ),
        .I1(\spo[18]_INST_0_i_19_n_0 ),
        .O(\spo[18]_INST_0_i_5_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \spo[18]_INST_0_i_6 
       (.I0(a[8]),
        .I1(\spo[18]_INST_0_i_20_n_0 ),
        .I2(\spo[18]_INST_0_i_21_n_0 ),
        .I3(\spo[18]_INST_0_i_22_n_0 ),
        .I4(\spo[18]_INST_0_i_23_n_0 ),
        .I5(a[5]),
        .O(\spo[18]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBAAFBFFFBAAABFFA)) 
    \spo[18]_INST_0_i_7 
       (.I0(a[7]),
        .I1(\spo[18]_INST_0_i_24_n_0 ),
        .I2(a[5]),
        .I3(a[6]),
        .I4(\spo[18]_INST_0_i_25_n_0 ),
        .I5(\spo[18]_INST_0_i_26_n_0 ),
        .O(\spo[18]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A88AAAAA20A)) 
    \spo[18]_INST_0_i_8 
       (.I0(\spo[18]_INST_0_i_27_n_0 ),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[18]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spo[18]_INST_0_i_9 
       (.I0(a[4]),
        .I1(a[5]),
        .O(\spo[18]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC00055005500)) 
    \spo[19]_INST_0 
       (.I0(\spo[19]_INST_0_i_1_n_0 ),
        .I1(\spo[19]_INST_0_i_2_n_0 ),
        .I2(\spo[19]_INST_0_i_3_n_0 ),
        .I3(\spo[24]_INST_0_i_3_n_0 ),
        .I4(\spo[19]_INST_0_i_4_n_0 ),
        .I5(a[9]),
        .O(spo[19]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \spo[19]_INST_0_i_1 
       (.I0(a[4]),
        .I1(\spo[19]_INST_0_i_5_n_0 ),
        .I2(a[5]),
        .I3(\spo[19]_INST_0_i_6_n_0 ),
        .I4(a[6]),
        .I5(\spo[19]_INST_0_i_7_n_0 ),
        .O(\spo[19]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFDAEFFFFFDA)) 
    \spo[19]_INST_0_i_10 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[4]),
        .I5(a[0]),
        .O(\spo[19]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80FFFF00)) 
    \spo[19]_INST_0_i_11 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[4]),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[19]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000808800008800)) 
    \spo[19]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[19]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \spo[19]_INST_0_i_3 
       (.I0(a[5]),
        .I1(a[6]),
        .O(\spo[19]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEAAAAAFAE)) 
    \spo[19]_INST_0_i_4 
       (.I0(\spo[29]_INST_0_i_10_n_0 ),
        .I1(a[8]),
        .I2(\spo[19]_INST_0_i_8_n_0 ),
        .I3(\spo[28]_INST_0_i_21_n_0 ),
        .I4(a[2]),
        .I5(\spo[19]_INST_0_i_9_n_0 ),
        .O(\spo[19]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFF8FF0)) 
    \spo[19]_INST_0_i_5 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .O(\spo[19]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \spo[19]_INST_0_i_6 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[4]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[19]_INST_0_i_6_n_0 ));
  MUXF7 \spo[19]_INST_0_i_7 
       (.I0(\spo[19]_INST_0_i_10_n_0 ),
        .I1(\spo[19]_INST_0_i_11_n_0 ),
        .O(\spo[19]_INST_0_i_7_n_0 ),
        .S(a[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \spo[19]_INST_0_i_8 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .O(\spo[19]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10FFFFFF)) 
    \spo[19]_INST_0_i_9 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(\spo[31]_INST_0_i_6_n_0 ),
        .I4(a[5]),
        .I5(\spo[16]_INST_0_i_4_n_0 ),
        .O(\spo[19]_INST_0_i_9_n_0 ));
  MUXF7 \spo[1]_INST_0 
       (.I0(\spo[1]_INST_0_i_1_n_0 ),
        .I1(\spo[1]_INST_0_i_2_n_0 ),
        .O(spo[1]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[1]_INST_0_i_1 
       (.I0(\spo[1]_INST_0_i_3_n_0 ),
        .I1(\spo[1]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[1]_INST_0_i_5_n_0 ),
        .I4(a[7]),
        .I5(\spo[1]_INST_0_i_6_n_0 ),
        .O(\spo[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AA8AAAA)) 
    \spo[1]_INST_0_i_10 
       (.I0(\spo[9]_INST_0_i_17_n_0 ),
        .I1(a[5]),
        .I2(a[4]),
        .I3(a[6]),
        .I4(a[7]),
        .I5(\spo[1]_INST_0_i_24_n_0 ),
        .O(\spo[1]_INST_0_i_10_n_0 ));
  MUXF7 \spo[1]_INST_0_i_11 
       (.I0(\spo[1]_INST_0_i_26_n_0 ),
        .I1(\spo[1]_INST_0_i_27_n_0 ),
        .O(\spo[1]_INST_0_i_11_n_0 ),
        .S(a[5]));
  MUXF7 \spo[1]_INST_0_i_12 
       (.I0(\spo[1]_INST_0_i_28_n_0 ),
        .I1(\spo[1]_INST_0_i_29_n_0 ),
        .O(\spo[1]_INST_0_i_12_n_0 ),
        .S(a[5]));
  MUXF7 \spo[1]_INST_0_i_13 
       (.I0(\spo[1]_INST_0_i_30_n_0 ),
        .I1(\spo[1]_INST_0_i_31_n_0 ),
        .O(\spo[1]_INST_0_i_13_n_0 ),
        .S(a[5]));
  MUXF7 \spo[1]_INST_0_i_14 
       (.I0(\spo[1]_INST_0_i_32_n_0 ),
        .I1(\spo[1]_INST_0_i_33_n_0 ),
        .O(\spo[1]_INST_0_i_14_n_0 ),
        .S(a[5]));
  MUXF7 \spo[1]_INST_0_i_15 
       (.I0(\spo[1]_INST_0_i_34_n_0 ),
        .I1(\spo[1]_INST_0_i_35_n_0 ),
        .O(\spo[1]_INST_0_i_15_n_0 ),
        .S(a[5]));
  MUXF7 \spo[1]_INST_0_i_16 
       (.I0(\spo[1]_INST_0_i_36_n_0 ),
        .I1(\spo[1]_INST_0_i_37_n_0 ),
        .O(\spo[1]_INST_0_i_16_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hAA2A8A0A8A80AAAA)) 
    \spo[1]_INST_0_i_17 
       (.I0(\spo[31]_INST_0_i_11_n_0 ),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[1]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFF87FFADFF5D)) 
    \spo[1]_INST_0_i_18 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[1]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFDDF)) 
    \spo[1]_INST_0_i_19 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\spo[1]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCDCDFFCFCDCD)) 
    \spo[1]_INST_0_i_2 
       (.I0(\spo[1]_INST_0_i_7_n_0 ),
        .I1(\spo[1]_INST_0_i_8_n_0 ),
        .I2(a[7]),
        .I3(\spo[1]_INST_0_i_9_n_0 ),
        .I4(a[8]),
        .I5(\spo[1]_INST_0_i_10_n_0 ),
        .O(\spo[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0088002000880002)) 
    \spo[1]_INST_0_i_20 
       (.I0(\spo[28]_INST_0_i_37_n_0 ),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEBFFBBFBFFFFFFFF)) 
    \spo[1]_INST_0_i_21 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[1]),
        .I5(\spo[22]_INST_0_i_9_n_0 ),
        .O(\spo[1]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF9F7F5FFF0F8F2FF)) 
    \spo[1]_INST_0_i_22 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[1]_INST_0_i_22_n_0 ));
  MUXF7 \spo[1]_INST_0_i_23 
       (.I0(\spo[1]_INST_0_i_38_n_0 ),
        .I1(\spo[1]_INST_0_i_39_n_0 ),
        .O(\spo[1]_INST_0_i_23_n_0 ),
        .S(a[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \spo[1]_INST_0_i_24 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[0]),
        .O(\spo[1]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCC08CCCCC0C8C)) 
    \spo[1]_INST_0_i_25 
       (.I0(a[1]),
        .I1(\spo[23]_INST_0_i_6_n_0 ),
        .I2(a[0]),
        .I3(a[3]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h008B006100F7005E)) 
    \spo[1]_INST_0_i_26 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00D8006100A70018)) 
    \spo[1]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0C0808020C080906)) 
    \spo[1]_INST_0_i_28 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[1]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000E997000039C0)) 
    \spo[1]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[1]_INST_0_i_29_n_0 ));
  MUXF8 \spo[1]_INST_0_i_3 
       (.I0(\spo[1]_INST_0_i_11_n_0 ),
        .I1(\spo[1]_INST_0_i_12_n_0 ),
        .O(\spo[1]_INST_0_i_3_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'h000098550000ED18)) 
    \spo[1]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[1]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0052008300B50049)) 
    \spo[1]_INST_0_i_31 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[1]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00007E6600009641)) 
    \spo[1]_INST_0_i_32 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[1]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00C6002400BC009D)) 
    \spo[1]_INST_0_i_33 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[4]),
        .O(\spo[1]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000128A0000D902)) 
    \spo[1]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00003E0A00005005)) 
    \spo[1]_INST_0_i_35 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00AD005E00D30024)) 
    \spo[1]_INST_0_i_36 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000C4150000E996)) 
    \spo[1]_INST_0_i_37 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[4]),
        .O(\spo[1]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE44EFFFF0937)) 
    \spo[1]_INST_0_i_38 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[1]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFF75FF9FFF87FF52)) 
    \spo[1]_INST_0_i_39 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[1]_INST_0_i_39_n_0 ));
  MUXF8 \spo[1]_INST_0_i_4 
       (.I0(\spo[1]_INST_0_i_13_n_0 ),
        .I1(\spo[1]_INST_0_i_14_n_0 ),
        .O(\spo[1]_INST_0_i_4_n_0 ),
        .S(a[6]));
  MUXF8 \spo[1]_INST_0_i_5 
       (.I0(\spo[1]_INST_0_i_15_n_0 ),
        .I1(\spo[1]_INST_0_i_16_n_0 ),
        .O(\spo[1]_INST_0_i_5_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'h0F000FFF00115555)) 
    \spo[1]_INST_0_i_6 
       (.I0(\spo[1]_INST_0_i_17_n_0 ),
        .I1(\spo[13]_INST_0_i_21_n_0 ),
        .I2(\spo[1]_INST_0_i_18_n_0 ),
        .I3(a[5]),
        .I4(\spo[1]_INST_0_i_19_n_0 ),
        .I5(a[6]),
        .O(\spo[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4440FFFF44400000)) 
    \spo[1]_INST_0_i_7 
       (.I0(\spo[1]_INST_0_i_20_n_0 ),
        .I1(\spo[1]_INST_0_i_21_n_0 ),
        .I2(\spo[1]_INST_0_i_22_n_0 ),
        .I3(a[5]),
        .I4(a[6]),
        .I5(\spo[1]_INST_0_i_23_n_0 ),
        .O(\spo[1]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0C0C000C0404)) 
    \spo[1]_INST_0_i_8 
       (.I0(\spo[9]_INST_0_i_17_n_0 ),
        .I1(a[7]),
        .I2(a[8]),
        .I3(\spo[27]_INST_0_i_23_n_0 ),
        .I4(\spo[18]_INST_0_i_27_n_0 ),
        .I5(\spo[1]_INST_0_i_24_n_0 ),
        .O(\spo[1]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000008FAFAFAF)) 
    \spo[1]_INST_0_i_9 
       (.I0(\spo[20]_INST_0_i_23_n_0 ),
        .I1(a[3]),
        .I2(\spo[18]_INST_0_i_27_n_0 ),
        .I3(a[1]),
        .I4(a[2]),
        .I5(\spo[1]_INST_0_i_25_n_0 ),
        .O(\spo[1]_INST_0_i_9_n_0 ));
  MUXF7 \spo[20]_INST_0 
       (.I0(\spo[20]_INST_0_i_1_n_0 ),
        .I1(\spo[20]_INST_0_i_2_n_0 ),
        .O(spo[20]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[20]_INST_0_i_1 
       (.I0(\spo[20]_INST_0_i_3_n_0 ),
        .I1(\spo[20]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[20]_INST_0_i_5_n_0 ),
        .I4(a[7]),
        .I5(\spo[20]_INST_0_i_6_n_0 ),
        .O(\spo[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F070F00000)) 
    \spo[20]_INST_0_i_10 
       (.I0(a[2]),
        .I1(\spo[21]_INST_0_i_6_n_0 ),
        .I2(a[8]),
        .I3(\spo[31]_INST_0_i_6_n_0 ),
        .I4(\spo[20]_INST_0_i_23_n_0 ),
        .I5(\spo[27]_INST_0_i_26_n_0 ),
        .O(\spo[20]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2084000000000000)) 
    \spo[20]_INST_0_i_11 
       (.I0(a[5]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[4]),
        .I4(a[1]),
        .I5(\spo[20]_INST_0_i_23_n_0 ),
        .O(\spo[20]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \spo[20]_INST_0_i_12 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[20]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \spo[20]_INST_0_i_13 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[20]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \spo[20]_INST_0_i_14 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[20]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \spo[20]_INST_0_i_15 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[20]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \spo[20]_INST_0_i_16 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[20]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAA000000CCCF0000)) 
    \spo[20]_INST_0_i_17 
       (.I0(\spo[27]_INST_0_i_24_n_0 ),
        .I1(\spo[22]_INST_0_i_8_n_0 ),
        .I2(\spo[27]_INST_0_i_37_n_0 ),
        .I3(a[3]),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[20]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFAABF00FF)) 
    \spo[20]_INST_0_i_18 
       (.I0(\spo[20]_INST_0_i_24_n_0 ),
        .I1(a[2]),
        .I2(a[3]),
        .I3(\spo[19]_INST_0_i_8_n_0 ),
        .I4(a[5]),
        .I5(a[4]),
        .O(\spo[20]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFC97EC)) 
    \spo[20]_INST_0_i_19 
       (.I0(a[0]),
        .I1(a[4]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[20]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000D)) 
    \spo[20]_INST_0_i_2 
       (.I0(\spo[20]_INST_0_i_7_n_0 ),
        .I1(\spo[20]_INST_0_i_8_n_0 ),
        .I2(a[7]),
        .I3(a[8]),
        .I4(\spo[20]_INST_0_i_9_n_0 ),
        .I5(\spo[20]_INST_0_i_10_n_0 ),
        .O(\spo[20]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \spo[20]_INST_0_i_20 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .O(\spo[20]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \spo[20]_INST_0_i_21 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[20]_INST_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \spo[20]_INST_0_i_22 
       (.I0(a[7]),
        .I1(a[8]),
        .O(\spo[20]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spo[20]_INST_0_i_23 
       (.I0(a[0]),
        .I1(a[10]),
        .O(\spo[20]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \spo[20]_INST_0_i_24 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[2]),
        .O(\spo[20]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8BB8888B888)) 
    \spo[20]_INST_0_i_3 
       (.I0(\spo[20]_INST_0_i_11_n_0 ),
        .I1(a[6]),
        .I2(\spo[24]_INST_0_i_9_n_0 ),
        .I3(a[5]),
        .I4(a[4]),
        .I5(\spo[22]_INST_0_i_8_n_0 ),
        .O(\spo[20]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F00BFBF0F00B0B0)) 
    \spo[20]_INST_0_i_4 
       (.I0(\spo[20]_INST_0_i_12_n_0 ),
        .I1(\spo[20]_INST_0_i_13_n_0 ),
        .I2(a[6]),
        .I3(\spo[20]_INST_0_i_14_n_0 ),
        .I4(a[5]),
        .I5(\spo[20]_INST_0_i_15_n_0 ),
        .O(\spo[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \spo[20]_INST_0_i_5 
       (.I0(\spo[23]_INST_0_i_12_n_0 ),
        .I1(\spo[19]_INST_0_i_6_n_0 ),
        .I2(a[5]),
        .I3(\spo[20]_INST_0_i_16_n_0 ),
        .I4(a[6]),
        .I5(\spo[20]_INST_0_i_17_n_0 ),
        .O(\spo[20]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B888BBB8B)) 
    \spo[20]_INST_0_i_6 
       (.I0(\spo[20]_INST_0_i_18_n_0 ),
        .I1(a[6]),
        .I2(\spo[20]_INST_0_i_19_n_0 ),
        .I3(a[5]),
        .I4(\spo[16]_INST_0_i_4_n_0 ),
        .I5(\spo[20]_INST_0_i_20_n_0 ),
        .O(\spo[20]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAABBBEFFFFFFFFFF)) 
    \spo[20]_INST_0_i_7 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[3]),
        .I5(\spo[23]_INST_0_i_6_n_0 ),
        .O(\spo[20]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF044440000)) 
    \spo[20]_INST_0_i_8 
       (.I0(\spo[27]_INST_0_i_23_n_0 ),
        .I1(a[4]),
        .I2(\spo[20]_INST_0_i_21_n_0 ),
        .I3(\spo[20]_INST_0_i_15_n_0 ),
        .I4(a[6]),
        .I5(a[5]),
        .O(\spo[20]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00C0008C00C000CC)) 
    \spo[20]_INST_0_i_9 
       (.I0(a[2]),
        .I1(\spo[20]_INST_0_i_22_n_0 ),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(\spo[29]_INST_0_i_31_n_0 ),
        .O(\spo[20]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \spo[21]_INST_0 
       (.I0(\spo[21]_INST_0_i_1_n_0 ),
        .I1(\spo[21]_INST_0_i_2_n_0 ),
        .I2(a[9]),
        .I3(\spo[21]_INST_0_i_3_n_0 ),
        .I4(a[8]),
        .I5(\spo[21]_INST_0_i_4_n_0 ),
        .O(spo[21]));
  LUT6 #(
    .INIT(64'h88008F000000FF00)) 
    \spo[21]_INST_0_i_1 
       (.I0(\spo[21]_INST_0_i_5_n_0 ),
        .I1(\spo[22]_INST_0_i_9_n_0 ),
        .I2(\spo[21]_INST_0_i_6_n_0 ),
        .I3(a[8]),
        .I4(\spo[31]_INST_0_i_7_n_0 ),
        .I5(\spo[31]_INST_0_i_6_n_0 ),
        .O(\spo[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1DDD11D11DDD1DDD)) 
    \spo[21]_INST_0_i_10 
       (.I0(\spo[21]_INST_0_i_23_n_0 ),
        .I1(a[5]),
        .I2(a[4]),
        .I3(\spo[21]_INST_0_i_24_n_0 ),
        .I4(\spo[21]_INST_0_i_25_n_0 ),
        .I5(\spo[31]_INST_0_i_14_n_0 ),
        .O(\spo[21]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF63FFB7FFFFFFFF)) 
    \spo[21]_INST_0_i_11 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(\spo[18]_INST_0_i_9_n_0 ),
        .O(\spo[21]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \spo[21]_INST_0_i_12 
       (.I0(\spo[21]_INST_0_i_26_n_0 ),
        .I1(a[6]),
        .I2(\spo[21]_INST_0_i_27_n_0 ),
        .I3(\spo[21]_INST_0_i_28_n_0 ),
        .I4(\spo[21]_INST_0_i_29_n_0 ),
        .I5(a[5]),
        .O(\spo[21]_INST_0_i_12_n_0 ));
  MUXF8 \spo[21]_INST_0_i_13 
       (.I0(\spo[21]_INST_0_i_30_n_0 ),
        .I1(\spo[21]_INST_0_i_31_n_0 ),
        .O(\spo[21]_INST_0_i_13_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'hFFFCA7FCDCFCFFFF)) 
    \spo[21]_INST_0_i_14 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[21]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000455550004)) 
    \spo[21]_INST_0_i_15 
       (.I0(a[6]),
        .I1(\spo[21]_INST_0_i_32_n_0 ),
        .I2(a[3]),
        .I3(a[4]),
        .I4(a[5]),
        .I5(\spo[31]_INST_0_i_7_n_0 ),
        .O(\spo[21]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hE0000000EFFF0000)) 
    \spo[21]_INST_0_i_16 
       (.I0(\spo[21]_INST_0_i_33_n_0 ),
        .I1(\spo[21]_INST_0_i_34_n_0 ),
        .I2(a[5]),
        .I3(a[4]),
        .I4(a[6]),
        .I5(\spo[31]_INST_0_i_7_n_0 ),
        .O(\spo[21]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFA4FF74FF3FFFB9)) 
    \spo[21]_INST_0_i_17 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[21]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2FFEFFFFB3BA)) 
    \spo[21]_INST_0_i_18 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[21]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE5FEFFFF5FBD)) 
    \spo[21]_INST_0_i_19 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[21]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555757F)) 
    \spo[21]_INST_0_i_2 
       (.I0(\spo[26]_INST_0_i_7_n_0 ),
        .I1(\spo[21]_INST_0_i_7_n_0 ),
        .I2(a[6]),
        .I3(\spo[21]_INST_0_i_8_n_0 ),
        .I4(a[7]),
        .I5(a[8]),
        .O(\spo[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF6FBF3FBFFFCF9FF)) 
    \spo[21]_INST_0_i_20 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[21]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFEFEFEFEFEB)) 
    \spo[21]_INST_0_i_21 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[4]),
        .I4(a[3]),
        .I5(a[0]),
        .O(\spo[21]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \spo[21]_INST_0_i_22 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[21]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFBFF)) 
    \spo[21]_INST_0_i_23 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[21]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFFFAEB6)) 
    \spo[21]_INST_0_i_24 
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .O(\spo[21]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \spo[21]_INST_0_i_25 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[0]),
        .O(\spo[21]_INST_0_i_25_n_0 ));
  MUXF7 \spo[21]_INST_0_i_26 
       (.I0(\spo[21]_INST_0_i_35_n_0 ),
        .I1(\spo[21]_INST_0_i_36_n_0 ),
        .O(\spo[21]_INST_0_i_26_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hAAA8AA2AAAA2AAAA)) 
    \spo[21]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[21]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7FCFBFF)) 
    \spo[21]_INST_0_i_28 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[21]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFF6FFFFF9FFFFFD)) 
    \spo[21]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[21]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h727772770000FFFF)) 
    \spo[21]_INST_0_i_3 
       (.I0(a[6]),
        .I1(\spo[21]_INST_0_i_9_n_0 ),
        .I2(\spo[21]_INST_0_i_10_n_0 ),
        .I3(\spo[21]_INST_0_i_11_n_0 ),
        .I4(\spo[21]_INST_0_i_12_n_0 ),
        .I5(a[7]),
        .O(\spo[21]_INST_0_i_3_n_0 ));
  MUXF7 \spo[21]_INST_0_i_30 
       (.I0(\spo[21]_INST_0_i_37_n_0 ),
        .I1(\spo[21]_INST_0_i_38_n_0 ),
        .O(\spo[21]_INST_0_i_30_n_0 ),
        .S(a[5]));
  MUXF7 \spo[21]_INST_0_i_31 
       (.I0(\spo[21]_INST_0_i_39_n_0 ),
        .I1(\spo[21]_INST_0_i_40_n_0 ),
        .O(\spo[21]_INST_0_i_31_n_0 ),
        .S(a[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0128)) 
    \spo[21]_INST_0_i_32 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\spo[21]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00040100)) 
    \spo[21]_INST_0_i_33 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[21]_INST_0_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h01410000)) 
    \spo[21]_INST_0_i_34 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[21]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB7CB)) 
    \spo[21]_INST_0_i_35 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[21]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hDFEFDFFFDFFDEEFF)) 
    \spo[21]_INST_0_i_36 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[21]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0003003400C40003)) 
    \spo[21]_INST_0_i_37 
       (.I0(a[0]),
        .I1(a[4]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[2]),
        .O(\spo[21]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0206000B06000C06)) 
    \spo[21]_INST_0_i_38 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[21]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000850200002244)) 
    \spo[21]_INST_0_i_39 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[21]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \spo[21]_INST_0_i_4 
       (.I0(\spo[21]_INST_0_i_13_n_0 ),
        .I1(a[7]),
        .I2(\spo[21]_INST_0_i_14_n_0 ),
        .I3(\spo[24]_INST_0_i_2_n_0 ),
        .I4(\spo[21]_INST_0_i_15_n_0 ),
        .I5(\spo[21]_INST_0_i_16_n_0 ),
        .O(\spo[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000048900000126)) 
    \spo[21]_INST_0_i_40 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[21]_INST_0_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h08000802)) 
    \spo[21]_INST_0_i_5 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[1]),
        .O(\spo[21]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \spo[21]_INST_0_i_6 
       (.I0(a[5]),
        .I1(a[4]),
        .I2(a[3]),
        .O(\spo[21]_INST_0_i_6_n_0 ));
  MUXF7 \spo[21]_INST_0_i_7 
       (.I0(\spo[21]_INST_0_i_17_n_0 ),
        .I1(\spo[21]_INST_0_i_18_n_0 ),
        .O(\spo[21]_INST_0_i_7_n_0 ),
        .S(a[5]));
  MUXF7 \spo[21]_INST_0_i_8 
       (.I0(\spo[21]_INST_0_i_19_n_0 ),
        .I1(\spo[21]_INST_0_i_20_n_0 ),
        .O(\spo[21]_INST_0_i_8_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h2222E2222E22EE22)) 
    \spo[21]_INST_0_i_9 
       (.I0(\spo[21]_INST_0_i_21_n_0 ),
        .I1(a[5]),
        .I2(a[4]),
        .I3(\spo[28]_INST_0_i_35_n_0 ),
        .I4(\spo[21]_INST_0_i_22_n_0 ),
        .I5(\spo[27]_INST_0_i_35_n_0 ),
        .O(\spo[21]_INST_0_i_9_n_0 ));
  MUXF7 \spo[22]_INST_0 
       (.I0(\spo[22]_INST_0_i_1_n_0 ),
        .I1(\spo[22]_INST_0_i_2_n_0 ),
        .O(spo[22]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'h0503F50305F3F5F3)) 
    \spo[22]_INST_0_i_1 
       (.I0(\spo[22]_INST_0_i_3_n_0 ),
        .I1(\spo[22]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(a[7]),
        .I4(\spo[22]_INST_0_i_5_n_0 ),
        .I5(\spo[22]_INST_0_i_6_n_0 ),
        .O(\spo[22]_INST_0_i_1_n_0 ));
  MUXF7 \spo[22]_INST_0_i_10 
       (.I0(\spo[22]_INST_0_i_22_n_0 ),
        .I1(\spo[22]_INST_0_i_23_n_0 ),
        .O(\spo[22]_INST_0_i_10_n_0 ),
        .S(a[5]));
  MUXF7 \spo[22]_INST_0_i_11 
       (.I0(\spo[22]_INST_0_i_24_n_0 ),
        .I1(\spo[22]_INST_0_i_25_n_0 ),
        .O(\spo[22]_INST_0_i_11_n_0 ),
        .S(a[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \spo[22]_INST_0_i_12 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[22]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9FFE7FFFFFFFF)) 
    \spo[22]_INST_0_i_13 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(\spo[28]_INST_0_i_37_n_0 ),
        .O(\spo[22]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFC3FFFFFFD7FFEB)) 
    \spo[22]_INST_0_i_14 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[22]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFDEFFEFDFFFDEFF)) 
    \spo[22]_INST_0_i_15 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[22]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFEBFBFFBFEFFFFBB)) 
    \spo[22]_INST_0_i_16 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[22]_INST_0_i_16_n_0 ));
  MUXF7 \spo[22]_INST_0_i_17 
       (.I0(\spo[22]_INST_0_i_26_n_0 ),
        .I1(\spo[22]_INST_0_i_27_n_0 ),
        .O(\spo[22]_INST_0_i_17_n_0 ),
        .S(a[5]));
  MUXF7 \spo[22]_INST_0_i_18 
       (.I0(\spo[22]_INST_0_i_28_n_0 ),
        .I1(\spo[22]_INST_0_i_29_n_0 ),
        .O(\spo[22]_INST_0_i_18_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hBBBABBBA0000FFFF)) 
    \spo[22]_INST_0_i_19 
       (.I0(\spo[22]_INST_0_i_30_n_0 ),
        .I1(a[4]),
        .I2(\spo[22]_INST_0_i_31_n_0 ),
        .I3(\spo[22]_INST_0_i_32_n_0 ),
        .I4(\spo[22]_INST_0_i_33_n_0 ),
        .I5(a[5]),
        .O(\spo[22]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \spo[22]_INST_0_i_2 
       (.I0(\spo[22]_INST_0_i_7_n_0 ),
        .I1(\spo[22]_INST_0_i_8_n_0 ),
        .I2(\spo[22]_INST_0_i_9_n_0 ),
        .I3(a[7]),
        .I4(a[6]),
        .I5(a[8]),
        .O(\spo[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \spo[22]_INST_0_i_20 
       (.I0(\spo[16]_INST_0_i_4_n_0 ),
        .I1(a[5]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[22]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFBFEFF)) 
    \spo[22]_INST_0_i_21 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[22]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFDEFFBFFFBDFF6B)) 
    \spo[22]_INST_0_i_22 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[22]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3FFBDFFEBFF79)) 
    \spo[22]_INST_0_i_23 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[22]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF93AF7)) 
    \spo[22]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[22]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD769AFD)) 
    \spo[22]_INST_0_i_25 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[22]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3F7FFF6FDFCFF)) 
    \spo[22]_INST_0_i_26 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[22]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFF26FFF2)) 
    \spo[22]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[22]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFB7FFECFFEFFFDE)) 
    \spo[22]_INST_0_i_28 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[22]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFA3A5F)) 
    \spo[22]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[22]_INST_0_i_29_n_0 ));
  MUXF8 \spo[22]_INST_0_i_3 
       (.I0(\spo[22]_INST_0_i_10_n_0 ),
        .I1(\spo[22]_INST_0_i_11_n_0 ),
        .O(\spo[22]_INST_0_i_3_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'h0080002000000000)) 
    \spo[22]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[22]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00400001)) 
    \spo[22]_INST_0_i_31 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[22]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \spo[22]_INST_0_i_32 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .O(\spo[22]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFB6FFDFFFBFFFCF)) 
    \spo[22]_INST_0_i_33 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[22]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h03FFFFFFFFAAFFAA)) 
    \spo[22]_INST_0_i_4 
       (.I0(\spo[24]_INST_0_i_5_n_0 ),
        .I1(\spo[22]_INST_0_i_12_n_0 ),
        .I2(\spo[27]_INST_0_i_35_n_0 ),
        .I3(a[5]),
        .I4(a[4]),
        .I5(a[6]),
        .O(\spo[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA08F8FAFA08080)) 
    \spo[22]_INST_0_i_5 
       (.I0(\spo[22]_INST_0_i_13_n_0 ),
        .I1(\spo[22]_INST_0_i_14_n_0 ),
        .I2(a[6]),
        .I3(\spo[22]_INST_0_i_15_n_0 ),
        .I4(a[5]),
        .I5(\spo[22]_INST_0_i_16_n_0 ),
        .O(\spo[22]_INST_0_i_5_n_0 ));
  MUXF8 \spo[22]_INST_0_i_6 
       (.I0(\spo[22]_INST_0_i_17_n_0 ),
        .I1(\spo[22]_INST_0_i_18_n_0 ),
        .O(\spo[22]_INST_0_i_6_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'h88C088CC88C088C0)) 
    \spo[22]_INST_0_i_7 
       (.I0(\spo[22]_INST_0_i_19_n_0 ),
        .I1(\spo[24]_INST_0_i_3_n_0 ),
        .I2(\spo[22]_INST_0_i_20_n_0 ),
        .I3(a[6]),
        .I4(\spo[22]_INST_0_i_21_n_0 ),
        .I5(\spo[22]_INST_0_i_9_n_0 ),
        .O(\spo[22]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \spo[22]_INST_0_i_8 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[22]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \spo[22]_INST_0_i_9 
       (.I0(a[4]),
        .I1(a[5]),
        .O(\spo[22]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0EFEFE0EFE0EF)) 
    \spo[23]_INST_0 
       (.I0(\spo[23]_INST_0_i_1_n_0 ),
        .I1(\spo[23]_INST_0_i_2_n_0 ),
        .I2(a[9]),
        .I3(\spo[23]_INST_0_i_3_n_0 ),
        .I4(\spo[23]_INST_0_i_4_n_0 ),
        .I5(a[8]),
        .O(spo[23]));
  LUT6 #(
    .INIT(64'h8888888888A88888)) 
    \spo[23]_INST_0_i_1 
       (.I0(\spo[24]_INST_0_i_3_n_0 ),
        .I1(\spo[23]_INST_0_i_5_n_0 ),
        .I2(\spo[23]_INST_0_i_6_n_0 ),
        .I3(\spo[23]_INST_0_i_7_n_0 ),
        .I4(a[3]),
        .I5(a[0]),
        .O(\spo[23]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444F4444444)) 
    \spo[23]_INST_0_i_10 
       (.I0(\spo[23]_INST_0_i_15_n_0 ),
        .I1(\spo[0]_INST_0_i_10_n_0 ),
        .I2(a[1]),
        .I3(\spo[23]_INST_0_i_6_n_0 ),
        .I4(\spo[23]_INST_0_i_16_n_0 ),
        .I5(\spo[23]_INST_0_i_17_n_0 ),
        .O(\spo[23]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \spo[23]_INST_0_i_11 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(\spo[16]_INST_0_i_4_n_0 ),
        .I5(a[5]),
        .O(\spo[23]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \spo[23]_INST_0_i_12 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[23]_INST_0_i_12_n_0 ));
  MUXF7 \spo[23]_INST_0_i_13 
       (.I0(\spo[23]_INST_0_i_18_n_0 ),
        .I1(\spo[23]_INST_0_i_19_n_0 ),
        .O(\spo[23]_INST_0_i_13_n_0 ),
        .S(a[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \spo[23]_INST_0_i_14 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .O(\spo[23]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFEFFF)) 
    \spo[23]_INST_0_i_15 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[23]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \spo[23]_INST_0_i_16 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[2]),
        .O(\spo[23]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \spo[23]_INST_0_i_17 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\spo[23]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0000EE00)) 
    \spo[23]_INST_0_i_18 
       (.I0(a[4]),
        .I1(\spo[27]_INST_0_i_23_n_0 ),
        .I2(\spo[20]_INST_0_i_16_n_0 ),
        .I3(\spo[19]_INST_0_i_6_n_0 ),
        .I4(\spo[20]_INST_0_i_21_n_0 ),
        .I5(a[5]),
        .O(\spo[23]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCC44CF77FF77CF77)) 
    \spo[23]_INST_0_i_19 
       (.I0(\spo[27]_INST_0_i_25_n_0 ),
        .I1(a[5]),
        .I2(\spo[27]_INST_0_i_24_n_0 ),
        .I3(a[3]),
        .I4(a[4]),
        .I5(\spo[24]_INST_0_i_9_n_0 ),
        .O(\spo[23]_INST_0_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00035555)) 
    \spo[23]_INST_0_i_2 
       (.I0(\spo[26]_INST_0_i_7_n_0 ),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[8]),
        .O(\spo[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF0FFDDFFDD)) 
    \spo[23]_INST_0_i_3 
       (.I0(\spo[23]_INST_0_i_8_n_0 ),
        .I1(a[5]),
        .I2(\spo[23]_INST_0_i_9_n_0 ),
        .I3(a[6]),
        .I4(\spo[23]_INST_0_i_10_n_0 ),
        .I5(a[7]),
        .O(\spo[23]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \spo[23]_INST_0_i_4 
       (.I0(\spo[23]_INST_0_i_11_n_0 ),
        .I1(a[6]),
        .I2(a[5]),
        .I3(\spo[23]_INST_0_i_12_n_0 ),
        .I4(a[7]),
        .I5(\spo[23]_INST_0_i_13_n_0 ),
        .O(\spo[23]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000008083000080B)) 
    \spo[23]_INST_0_i_5 
       (.I0(\spo[27]_INST_0_i_24_n_0 ),
        .I1(a[6]),
        .I2(a[4]),
        .I3(a[5]),
        .I4(a[3]),
        .I5(\spo[23]_INST_0_i_14_n_0 ),
        .O(\spo[23]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \spo[23]_INST_0_i_6 
       (.I0(a[5]),
        .I1(a[4]),
        .I2(a[6]),
        .O(\spo[23]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \spo[23]_INST_0_i_7 
       (.I0(a[10]),
        .I1(a[1]),
        .O(\spo[23]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000010)) 
    \spo[23]_INST_0_i_8 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[23]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFEFFFFF)) 
    \spo[23]_INST_0_i_9 
       (.I0(a[3]),
        .I1(\spo[23]_INST_0_i_7_n_0 ),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[23]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hACA0A0A0ACA0ACA0)) 
    \spo[24]_INST_0 
       (.I0(\spo[24]_INST_0_i_1_n_0 ),
        .I1(\spo[24]_INST_0_i_2_n_0 ),
        .I2(a[9]),
        .I3(\spo[24]_INST_0_i_3_n_0 ),
        .I4(\spo[24]_INST_0_i_4_n_0 ),
        .I5(\spo[24]_INST_0_i_5_n_0 ),
        .O(spo[24]));
  MUXF7 \spo[24]_INST_0_i_1 
       (.I0(\spo[24]_INST_0_i_6_n_0 ),
        .I1(\spo[24]_INST_0_i_7_n_0 ),
        .O(\spo[24]_INST_0_i_1_n_0 ),
        .S(a[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \spo[24]_INST_0_i_2 
       (.I0(a[5]),
        .I1(a[6]),
        .O(\spo[24]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \spo[24]_INST_0_i_3 
       (.I0(a[7]),
        .I1(a[8]),
        .O(\spo[24]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \spo[24]_INST_0_i_4 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[24]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3DFFFFFFFFF)) 
    \spo[24]_INST_0_i_5 
       (.I0(a[0]),
        .I1(a[4]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[24]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00EA0000FFFFFFFF)) 
    \spo[24]_INST_0_i_6 
       (.I0(\spo[24]_INST_0_i_8_n_0 ),
        .I1(a[4]),
        .I2(\spo[24]_INST_0_i_9_n_0 ),
        .I3(a[7]),
        .I4(\spo[19]_INST_0_i_3_n_0 ),
        .I5(\spo[26]_INST_0_i_7_n_0 ),
        .O(\spo[24]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF00000000)) 
    \spo[24]_INST_0_i_7 
       (.I0(a[2]),
        .I1(\spo[16]_INST_0_i_4_n_0 ),
        .I2(a[5]),
        .I3(\spo[31]_INST_0_i_6_n_0 ),
        .I4(a[0]),
        .I5(\spo[27]_INST_0_i_26_n_0 ),
        .O(\spo[24]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \spo[24]_INST_0_i_8 
       (.I0(a[2]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(a[4]),
        .O(\spo[24]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \spo[24]_INST_0_i_9 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[10]),
        .O(\spo[24]_INST_0_i_9_n_0 ));
  MUXF7 \spo[26]_INST_0 
       (.I0(\spo[26]_INST_0_i_1_n_0 ),
        .I1(\spo[26]_INST_0_i_2_n_0 ),
        .O(spo[25]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[26]_INST_0_i_1 
       (.I0(\spo[26]_INST_0_i_3_n_0 ),
        .I1(\spo[26]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[26]_INST_0_i_5_n_0 ),
        .I4(a[7]),
        .I5(\spo[26]_INST_0_i_6_n_0 ),
        .O(\spo[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \spo[26]_INST_0_i_10 
       (.I0(\spo[26]_INST_0_i_25_n_0 ),
        .I1(a[5]),
        .I2(a[4]),
        .I3(\spo[28]_INST_0_i_35_n_0 ),
        .I4(\spo[26]_INST_0_i_26_n_0 ),
        .I5(\spo[23]_INST_0_i_16_n_0 ),
        .O(\spo[26]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF11FFFFFFEF)) 
    \spo[26]_INST_0_i_11 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[26]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000A01900006C96)) 
    \spo[26]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[26]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h080307010409050A)) 
    \spo[26]_INST_0_i_13 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[26]_INST_0_i_13_n_0 ));
  MUXF7 \spo[26]_INST_0_i_14 
       (.I0(\spo[26]_INST_0_i_27_n_0 ),
        .I1(\spo[26]_INST_0_i_28_n_0 ),
        .O(\spo[26]_INST_0_i_14_n_0 ),
        .S(a[5]));
  MUXF7 \spo[26]_INST_0_i_15 
       (.I0(\spo[26]_INST_0_i_29_n_0 ),
        .I1(\spo[26]_INST_0_i_30_n_0 ),
        .O(\spo[26]_INST_0_i_15_n_0 ),
        .S(a[5]));
  MUXF7 \spo[26]_INST_0_i_16 
       (.I0(\spo[26]_INST_0_i_31_n_0 ),
        .I1(\spo[26]_INST_0_i_32_n_0 ),
        .O(\spo[26]_INST_0_i_16_n_0 ),
        .S(a[5]));
  MUXF7 \spo[26]_INST_0_i_17 
       (.I0(\spo[26]_INST_0_i_33_n_0 ),
        .I1(\spo[26]_INST_0_i_34_n_0 ),
        .O(\spo[26]_INST_0_i_17_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h0111FFFFFFFFFFFF)) 
    \spo[26]_INST_0_i_18 
       (.I0(\spo[16]_INST_0_i_4_n_0 ),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[5]),
        .I5(\spo[26]_INST_0_i_35_n_0 ),
        .O(\spo[26]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A22)) 
    \spo[26]_INST_0_i_19 
       (.I0(\spo[18]_INST_0_i_9_n_0 ),
        .I1(a[10]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[26]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h350535F5350F35FF)) 
    \spo[26]_INST_0_i_2 
       (.I0(\spo[26]_INST_0_i_7_n_0 ),
        .I1(\spo[26]_INST_0_i_8_n_0 ),
        .I2(a[8]),
        .I3(a[7]),
        .I4(\spo[31]_INST_0_i_7_n_0 ),
        .I5(\spo[26]_INST_0_i_9_n_0 ),
        .O(\spo[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000288822022)) 
    \spo[26]_INST_0_i_20 
       (.I0(\spo[18]_INST_0_i_27_n_0 ),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[2]),
        .O(\spo[26]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFCFFFD)) 
    \spo[26]_INST_0_i_21 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[26]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3B676CBB)) 
    \spo[26]_INST_0_i_22 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[26]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFF6FF8FFF4FFFF9)) 
    \spo[26]_INST_0_i_23 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[26]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFF6CFFF7FF4FFF9B)) 
    \spo[26]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[26]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF23101220)) 
    \spo[26]_INST_0_i_25 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[26]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \spo[26]_INST_0_i_26 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .O(\spo[26]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00009CD50000EDDA)) 
    \spo[26]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[26]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h000069BF0000B0B0)) 
    \spo[26]_INST_0_i_28 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[26]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000027DDDE8A)) 
    \spo[26]_INST_0_i_29 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[26]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0BFBFAFA0B0B0)) 
    \spo[26]_INST_0_i_3 
       (.I0(\spo[26]_INST_0_i_10_n_0 ),
        .I1(\spo[26]_INST_0_i_11_n_0 ),
        .I2(a[6]),
        .I3(\spo[26]_INST_0_i_12_n_0 ),
        .I4(a[5]),
        .I5(\spo[26]_INST_0_i_13_n_0 ),
        .O(\spo[26]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00D700A500BB006D)) 
    \spo[26]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[26]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h000017E70000F71F)) 
    \spo[26]_INST_0_i_31 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[26]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h000012DC0000EB9D)) 
    \spo[26]_INST_0_i_32 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[26]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000A5D300006C40)) 
    \spo[26]_INST_0_i_33 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[26]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000F6C30000CBAE)) 
    \spo[26]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[26]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF57BAF2)) 
    \spo[26]_INST_0_i_35 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[26]_INST_0_i_35_n_0 ));
  MUXF8 \spo[26]_INST_0_i_4 
       (.I0(\spo[26]_INST_0_i_14_n_0 ),
        .I1(\spo[26]_INST_0_i_15_n_0 ),
        .O(\spo[26]_INST_0_i_4_n_0 ),
        .S(a[6]));
  MUXF8 \spo[26]_INST_0_i_5 
       (.I0(\spo[26]_INST_0_i_16_n_0 ),
        .I1(\spo[26]_INST_0_i_17_n_0 ),
        .O(\spo[26]_INST_0_i_5_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BB30B8)) 
    \spo[26]_INST_0_i_6 
       (.I0(\spo[26]_INST_0_i_18_n_0 ),
        .I1(a[6]),
        .I2(\spo[26]_INST_0_i_19_n_0 ),
        .I3(\spo[31]_INST_0_i_7_n_0 ),
        .I4(a[5]),
        .I5(\spo[26]_INST_0_i_20_n_0 ),
        .O(\spo[26]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAB8FFFFFFFF)) 
    \spo[26]_INST_0_i_7 
       (.I0(\spo[31]_INST_0_i_7_n_0 ),
        .I1(a[5]),
        .I2(\spo[26]_INST_0_i_21_n_0 ),
        .I3(a[4]),
        .I4(a[6]),
        .I5(a[7]),
        .O(\spo[26]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F7F7F00)) 
    \spo[26]_INST_0_i_8 
       (.I0(a[2]),
        .I1(a[3]),
        .I2(\spo[23]_INST_0_i_6_n_0 ),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[26]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[26]_INST_0_i_9 
       (.I0(\spo[26]_INST_0_i_22_n_0 ),
        .I1(\spo[26]_INST_0_i_23_n_0 ),
        .I2(a[6]),
        .I3(\spo[26]_INST_0_i_24_n_0 ),
        .I4(a[5]),
        .I5(\spo[28]_INST_0_i_41_n_0 ),
        .O(\spo[26]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \spo[27]_INST_0 
       (.I0(\spo[27]_INST_0_i_1_n_0 ),
        .I1(a[9]),
        .I2(\spo[27]_INST_0_i_2_n_0 ),
        .I3(\spo[27]_INST_0_i_3_n_0 ),
        .I4(a[8]),
        .I5(\spo[27]_INST_0_i_4_n_0 ),
        .O(spo[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5700)) 
    \spo[27]_INST_0_i_1 
       (.I0(\spo[27]_INST_0_i_5_n_0 ),
        .I1(\spo[27]_INST_0_i_6_n_0 ),
        .I2(a[6]),
        .I3(\spo[24]_INST_0_i_3_n_0 ),
        .I4(\spo[27]_INST_0_i_7_n_0 ),
        .I5(\spo[27]_INST_0_i_8_n_0 ),
        .O(\spo[27]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01000000010000F0)) 
    \spo[27]_INST_0_i_10 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[5]),
        .I3(a[4]),
        .I4(a[3]),
        .I5(\spo[27]_INST_0_i_29_n_0 ),
        .O(\spo[27]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFDDEEEFFFFFFFFFF)) 
    \spo[27]_INST_0_i_11 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(\spo[22]_INST_0_i_9_n_0 ),
        .O(\spo[27]_INST_0_i_11_n_0 ));
  MUXF7 \spo[27]_INST_0_i_12 
       (.I0(\spo[27]_INST_0_i_30_n_0 ),
        .I1(\spo[27]_INST_0_i_31_n_0 ),
        .O(\spo[27]_INST_0_i_12_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hDEFDFDEFFFFFFFFF)) 
    \spo[27]_INST_0_i_13 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(\spo[28]_INST_0_i_37_n_0 ),
        .O(\spo[27]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000004FF0F0F04)) 
    \spo[27]_INST_0_i_14 
       (.I0(\spo[27]_INST_0_i_32_n_0 ),
        .I1(a[2]),
        .I2(a[5]),
        .I3(a[4]),
        .I4(a[3]),
        .I5(\spo[27]_INST_0_i_33_n_0 ),
        .O(\spo[27]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3F9F3FFFFFFFF)) 
    \spo[27]_INST_0_i_15 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(\spo[31]_INST_0_i_11_n_0 ),
        .O(\spo[27]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFFD0F0D0F0)) 
    \spo[27]_INST_0_i_16 
       (.I0(\spo[27]_INST_0_i_34_n_0 ),
        .I1(\spo[27]_INST_0_i_35_n_0 ),
        .I2(a[5]),
        .I3(\spo[27]_INST_0_i_36_n_0 ),
        .I4(\spo[27]_INST_0_i_37_n_0 ),
        .I5(a[4]),
        .O(\spo[27]_INST_0_i_16_n_0 ));
  MUXF8 \spo[27]_INST_0_i_17 
       (.I0(\spo[27]_INST_0_i_38_n_0 ),
        .I1(\spo[27]_INST_0_i_39_n_0 ),
        .O(\spo[27]_INST_0_i_17_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'hFFFFFBF7FBBFBDEE)) 
    \spo[27]_INST_0_i_18 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[4]),
        .I5(a[3]),
        .O(\spo[27]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \spo[27]_INST_0_i_19 
       (.I0(\spo[27]_INST_0_i_24_n_0 ),
        .I1(a[4]),
        .I2(a[3]),
        .I3(a[6]),
        .I4(a[5]),
        .O(\spo[27]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000545555555455)) 
    \spo[27]_INST_0_i_2 
       (.I0(a[7]),
        .I1(\spo[27]_INST_0_i_9_n_0 ),
        .I2(\spo[27]_INST_0_i_10_n_0 ),
        .I3(\spo[27]_INST_0_i_11_n_0 ),
        .I4(a[6]),
        .I5(\spo[27]_INST_0_i_12_n_0 ),
        .O(\spo[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000208000A000800)) 
    \spo[27]_INST_0_i_20 
       (.I0(\spo[23]_INST_0_i_6_n_0 ),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[3]),
        .I5(a[2]),
        .O(\spo[27]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDDCF)) 
    \spo[27]_INST_0_i_21 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .O(\spo[27]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFD)) 
    \spo[27]_INST_0_i_22 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[27]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \spo[27]_INST_0_i_23 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[27]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \spo[27]_INST_0_i_24 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\spo[27]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \spo[27]_INST_0_i_25 
       (.I0(a[10]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .O(\spo[27]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \spo[27]_INST_0_i_26 
       (.I0(a[10]),
        .I1(a[1]),
        .O(\spo[27]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0208)) 
    \spo[27]_INST_0_i_27 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .O(\spo[27]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0405)) 
    \spo[27]_INST_0_i_28 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .O(\spo[27]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \spo[27]_INST_0_i_29 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[10]),
        .O(\spo[27]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD0000FF0F0000)) 
    \spo[27]_INST_0_i_3 
       (.I0(\spo[27]_INST_0_i_13_n_0 ),
        .I1(\spo[27]_INST_0_i_14_n_0 ),
        .I2(\spo[27]_INST_0_i_15_n_0 ),
        .I3(\spo[27]_INST_0_i_16_n_0 ),
        .I4(a[7]),
        .I5(a[6]),
        .O(\spo[27]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFAFAF7F7FFFFFF)) 
    \spo[27]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[27]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFF1FE)) 
    \spo[27]_INST_0_i_31 
       (.I0(a[1]),
        .I1(a[4]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[3]),
        .I5(a[2]),
        .O(\spo[27]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \spo[27]_INST_0_i_32 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[0]),
        .O(\spo[27]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF9FF)) 
    \spo[27]_INST_0_i_33 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .O(\spo[27]_INST_0_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFFEFFEF)) 
    \spo[27]_INST_0_i_34 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[27]_INST_0_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h10000040)) 
    \spo[27]_INST_0_i_35 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[27]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3FF7FFFFFFFF)) 
    \spo[27]_INST_0_i_36 
       (.I0(a[0]),
        .I1(a[4]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[27]_INST_0_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \spo[27]_INST_0_i_37 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[10]),
        .O(\spo[27]_INST_0_i_37_n_0 ));
  MUXF7 \spo[27]_INST_0_i_38 
       (.I0(\spo[27]_INST_0_i_40_n_0 ),
        .I1(\spo[27]_INST_0_i_41_n_0 ),
        .O(\spo[27]_INST_0_i_38_n_0 ),
        .S(a[5]));
  MUXF7 \spo[27]_INST_0_i_39 
       (.I0(\spo[27]_INST_0_i_42_n_0 ),
        .I1(\spo[27]_INST_0_i_43_n_0 ),
        .O(\spo[27]_INST_0_i_39_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \spo[27]_INST_0_i_4 
       (.I0(\spo[27]_INST_0_i_17_n_0 ),
        .I1(a[7]),
        .I2(\spo[27]_INST_0_i_18_n_0 ),
        .I3(\spo[24]_INST_0_i_2_n_0 ),
        .I4(\spo[27]_INST_0_i_19_n_0 ),
        .I5(\spo[27]_INST_0_i_20_n_0 ),
        .O(\spo[27]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1010004511450411)) 
    \spo[27]_INST_0_i_40 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[27]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0201010002020901)) 
    \spo[27]_INST_0_i_41 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[27]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h040002000A010000)) 
    \spo[27]_INST_0_i_42 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[27]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00D0004200280018)) 
    \spo[27]_INST_0_i_43 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[27]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hB0FFB0FFFFFF00FF)) 
    \spo[27]_INST_0_i_5 
       (.I0(\spo[27]_INST_0_i_21_n_0 ),
        .I1(a[3]),
        .I2(\spo[27]_INST_0_i_22_n_0 ),
        .I3(a[6]),
        .I4(\spo[27]_INST_0_i_23_n_0 ),
        .I5(\spo[22]_INST_0_i_9_n_0 ),
        .O(\spo[27]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFFF5FF0CFFF5FFF)) 
    \spo[27]_INST_0_i_6 
       (.I0(\spo[27]_INST_0_i_24_n_0 ),
        .I1(\spo[31]_INST_0_i_7_n_0 ),
        .I2(a[5]),
        .I3(a[3]),
        .I4(a[4]),
        .I5(\spo[27]_INST_0_i_25_n_0 ),
        .O(\spo[27]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF0000000000)) 
    \spo[27]_INST_0_i_7 
       (.I0(\spo[29]_INST_0_i_31_n_0 ),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[7]),
        .I4(a[8]),
        .I5(\spo[27]_INST_0_i_26_n_0 ),
        .O(\spo[27]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEF00FF00E0000000)) 
    \spo[27]_INST_0_i_8 
       (.I0(\spo[27]_INST_0_i_27_n_0 ),
        .I1(\spo[27]_INST_0_i_28_n_0 ),
        .I2(\spo[21]_INST_0_i_6_n_0 ),
        .I3(a[8]),
        .I4(\spo[31]_INST_0_i_6_n_0 ),
        .I5(\spo[27]_INST_0_i_26_n_0 ),
        .O(\spo[27]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00002A0000000220)) 
    \spo[27]_INST_0_i_9 
       (.I0(\spo[31]_INST_0_i_11_n_0 ),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[27]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDF1FDFD)) 
    \spo[28]_INST_0 
       (.I0(\spo[28]_INST_0_i_1_n_0 ),
        .I1(a[8]),
        .I2(\spo[28]_INST_0_i_2_n_0 ),
        .I3(\spo[28]_INST_0_i_3_n_0 ),
        .I4(\spo[28]_INST_0_i_4_n_0 ),
        .I5(\spo[28]_INST_0_i_5_n_0 ),
        .O(spo[27]));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    \spo[28]_INST_0_i_1 
       (.I0(\spo[28]_INST_0_i_6_n_0 ),
        .I1(a[6]),
        .I2(\spo[28]_INST_0_i_7_n_0 ),
        .I3(a[5]),
        .I4(\spo[28]_INST_0_i_8_n_0 ),
        .I5(a[7]),
        .O(\spo[28]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFEFFFEFFFEFF)) 
    \spo[28]_INST_0_i_10 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[6]),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[28]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBF3CFABEFFFCFFFC)) 
    \spo[28]_INST_0_i_11 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[3]),
        .I5(\spo[31]_INST_0_i_11_n_0 ),
        .O(\spo[28]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF946244FF)) 
    \spo[28]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[28]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6312FFFF2A2D)) 
    \spo[28]_INST_0_i_13 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[28]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFEEFFFFFFEEFF)) 
    \spo[28]_INST_0_i_14 
       (.I0(\spo[28]_INST_0_i_25_n_0 ),
        .I1(\spo[28]_INST_0_i_26_n_0 ),
        .I2(\spo[28]_INST_0_i_27_n_0 ),
        .I3(a[6]),
        .I4(a[5]),
        .I5(\spo[28]_INST_0_i_28_n_0 ),
        .O(\spo[28]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hF0F1F1F1)) 
    \spo[28]_INST_0_i_15 
       (.I0(a[4]),
        .I1(a[5]),
        .I2(a[6]),
        .I3(\spo[28]_INST_0_i_29_n_0 ),
        .I4(\spo[28]_INST_0_i_30_n_0 ),
        .O(\spo[28]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h35FF350F)) 
    \spo[28]_INST_0_i_16 
       (.I0(\spo[28]_INST_0_i_31_n_0 ),
        .I1(\spo[28]_INST_0_i_32_n_0 ),
        .I2(a[5]),
        .I3(a[4]),
        .I4(\spo[28]_INST_0_i_33_n_0 ),
        .O(\spo[28]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF7FDFDFBFFFFFFFF)) 
    \spo[28]_INST_0_i_17 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[3]),
        .I5(\spo[31]_INST_0_i_11_n_0 ),
        .O(\spo[28]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hD555F555DF55FF55)) 
    \spo[28]_INST_0_i_18 
       (.I0(a[6]),
        .I1(\spo[28]_INST_0_i_34_n_0 ),
        .I2(a[5]),
        .I3(a[4]),
        .I4(\spo[28]_INST_0_i_35_n_0 ),
        .I5(\spo[28]_INST_0_i_36_n_0 ),
        .O(\spo[28]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0200002000202000)) 
    \spo[28]_INST_0_i_19 
       (.I0(\spo[28]_INST_0_i_37_n_0 ),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[28]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFFAAAAAAAA)) 
    \spo[28]_INST_0_i_2 
       (.I0(a[9]),
        .I1(\spo[28]_INST_0_i_9_n_0 ),
        .I2(\spo[28]_INST_0_i_10_n_0 ),
        .I3(\spo[28]_INST_0_i_11_n_0 ),
        .I4(a[6]),
        .I5(\spo[24]_INST_0_i_3_n_0 ),
        .O(\spo[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[28]_INST_0_i_20 
       (.I0(\spo[28]_INST_0_i_38_n_0 ),
        .I1(\spo[28]_INST_0_i_39_n_0 ),
        .I2(a[6]),
        .I3(\spo[28]_INST_0_i_40_n_0 ),
        .I4(a[5]),
        .I5(\spo[28]_INST_0_i_41_n_0 ),
        .O(\spo[28]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \spo[28]_INST_0_i_21 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[5]),
        .I3(a[8]),
        .I4(a[6]),
        .I5(a[7]),
        .O(\spo[28]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hF1FD)) 
    \spo[28]_INST_0_i_22 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .O(\spo[28]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFBFEEBABFBBAEFEB)) 
    \spo[28]_INST_0_i_23 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[28]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC9D49A0E)) 
    \spo[28]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[28]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AA2AAAA8220)) 
    \spo[28]_INST_0_i_25 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[28]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF83FFA7)) 
    \spo[28]_INST_0_i_26 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[28]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5150505550505050)) 
    \spo[28]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[28]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0DFF07FF0FFF04FF)) 
    \spo[28]_INST_0_i_28 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[4]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[28]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    \spo[28]_INST_0_i_29 
       (.I0(a[2]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[1]),
        .O(\spo[28]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000110555555555)) 
    \spo[28]_INST_0_i_3 
       (.I0(a[7]),
        .I1(\spo[28]_INST_0_i_12_n_0 ),
        .I2(\spo[28]_INST_0_i_13_n_0 ),
        .I3(a[5]),
        .I4(a[6]),
        .I5(\spo[28]_INST_0_i_14_n_0 ),
        .O(\spo[28]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFBFFBB)) 
    \spo[28]_INST_0_i_30 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[28]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0900040B)) 
    \spo[28]_INST_0_i_31 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .O(\spo[28]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h090A0601)) 
    \spo[28]_INST_0_i_32 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[3]),
        .O(\spo[28]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFCFFFEED)) 
    \spo[28]_INST_0_i_33 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .O(\spo[28]_INST_0_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h20022000)) 
    \spo[28]_INST_0_i_34 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[28]_INST_0_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFFBFBFF)) 
    \spo[28]_INST_0_i_35 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[28]_INST_0_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \spo[28]_INST_0_i_36 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .O(\spo[28]_INST_0_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spo[28]_INST_0_i_37 
       (.I0(a[5]),
        .I1(a[4]),
        .O(\spo[28]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF73FFFFF5BA5)) 
    \spo[28]_INST_0_i_38 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[4]),
        .O(\spo[28]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFF6FFAFFF4FFFF9)) 
    \spo[28]_INST_0_i_39 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[28]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4FFF4F)) 
    \spo[28]_INST_0_i_4 
       (.I0(\spo[28]_INST_0_i_15_n_0 ),
        .I1(\spo[28]_INST_0_i_16_n_0 ),
        .I2(a[7]),
        .I3(\spo[28]_INST_0_i_17_n_0 ),
        .I4(\spo[28]_INST_0_i_18_n_0 ),
        .I5(\spo[28]_INST_0_i_19_n_0 ),
        .O(\spo[28]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFF4BFFC7FFFB)) 
    \spo[28]_INST_0_i_40 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[28]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFE5FF5FFFEEFFAD)) 
    \spo[28]_INST_0_i_41 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[28]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE000000FE00)) 
    \spo[28]_INST_0_i_5 
       (.I0(a[7]),
        .I1(a[8]),
        .I2(\spo[28]_INST_0_i_20_n_0 ),
        .I3(a[9]),
        .I4(\spo[28]_INST_0_i_21_n_0 ),
        .I5(\spo[28]_INST_0_i_22_n_0 ),
        .O(\spo[28]_INST_0_i_5_n_0 ));
  MUXF7 \spo[28]_INST_0_i_6 
       (.I0(\spo[28]_INST_0_i_23_n_0 ),
        .I1(\spo[28]_INST_0_i_24_n_0 ),
        .O(\spo[28]_INST_0_i_6_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hFFFF7A2CFFFF93BF)) 
    \spo[28]_INST_0_i_7 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[28]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF839D3541)) 
    \spo[28]_INST_0_i_8 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[28]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A82AAAA0822)) 
    \spo[28]_INST_0_i_9 
       (.I0(\spo[22]_INST_0_i_9_n_0 ),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[28]_INST_0_i_9_n_0 ));
  MUXF7 \spo[29]_INST_0 
       (.I0(\spo[29]_INST_0_i_1_n_0 ),
        .I1(\spo[29]_INST_0_i_2_n_0 ),
        .O(spo[28]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11110100)) 
    \spo[29]_INST_0_i_1 
       (.I0(a[8]),
        .I1(\spo[29]_INST_0_i_3_n_0 ),
        .I2(\spo[29]_INST_0_i_4_n_0 ),
        .I3(\spo[19]_INST_0_i_3_n_0 ),
        .I4(\spo[29]_INST_0_i_5_n_0 ),
        .I5(\spo[29]_INST_0_i_6_n_0 ),
        .O(\spo[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010555500100010)) 
    \spo[29]_INST_0_i_10 
       (.I0(a[8]),
        .I1(\spo[29]_INST_0_i_31_n_0 ),
        .I2(a[7]),
        .I3(\spo[19]_INST_0_i_8_n_0 ),
        .I4(\spo[29]_INST_0_i_32_n_0 ),
        .I5(\spo[29]_INST_0_i_33_n_0 ),
        .O(\spo[29]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h082A00AA00AA00AA)) 
    \spo[29]_INST_0_i_11 
       (.I0(a[8]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(\spo[19]_INST_0_i_8_n_0 ),
        .I4(a[3]),
        .I5(\spo[29]_INST_0_i_34_n_0 ),
        .O(\spo[29]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDFCCDECEFFFFFFFF)) 
    \spo[29]_INST_0_i_12 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(\spo[23]_INST_0_i_6_n_0 ),
        .O(\spo[29]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0FFF0EF0000)) 
    \spo[29]_INST_0_i_13 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[29]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8A00DE008A00D600)) 
    \spo[29]_INST_0_i_14 
       (.I0(a[10]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(\spo[31]_INST_0_i_11_n_0 ),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[29]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88808080)) 
    \spo[29]_INST_0_i_15 
       (.I0(a[6]),
        .I1(a[5]),
        .I2(a[4]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(\spo[23]_INST_0_i_7_n_0 ),
        .O(\spo[29]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF6FBFAFBFEFFFAFE)) 
    \spo[29]_INST_0_i_16 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[29]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF7500000000)) 
    \spo[29]_INST_0_i_17 
       (.I0(\spo[29]_INST_0_i_35_n_0 ),
        .I1(\spo[28]_INST_0_i_29_n_0 ),
        .I2(a[3]),
        .I3(\spo[29]_INST_0_i_36_n_0 ),
        .I4(a[6]),
        .I5(\spo[28]_INST_0_i_37_n_0 ),
        .O(\spo[29]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h3333BB333333BB3F)) 
    \spo[29]_INST_0_i_18 
       (.I0(\spo[29]_INST_0_i_37_n_0 ),
        .I1(a[7]),
        .I2(a[4]),
        .I3(a[5]),
        .I4(a[6]),
        .I5(\spo[29]_INST_0_i_38_n_0 ),
        .O(\spo[29]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFA0FF17FFFEFFA8)) 
    \spo[29]_INST_0_i_19 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[29]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB000)) 
    \spo[29]_INST_0_i_2 
       (.I0(\spo[29]_INST_0_i_7_n_0 ),
        .I1(\spo[29]_INST_0_i_8_n_0 ),
        .I2(\spo[24]_INST_0_i_3_n_0 ),
        .I3(\spo[29]_INST_0_i_9_n_0 ),
        .I4(\spo[29]_INST_0_i_10_n_0 ),
        .I5(\spo[29]_INST_0_i_11_n_0 ),
        .O(\spo[29]_INST_0_i_2_n_0 ));
  MUXF7 \spo[29]_INST_0_i_20 
       (.I0(\spo[29]_INST_0_i_39_n_0 ),
        .I1(\spo[29]_INST_0_i_40_n_0 ),
        .O(\spo[29]_INST_0_i_20_n_0 ),
        .S(a[5]));
  MUXF7 \spo[29]_INST_0_i_21 
       (.I0(\spo[29]_INST_0_i_41_n_0 ),
        .I1(\spo[29]_INST_0_i_42_n_0 ),
        .O(\spo[29]_INST_0_i_21_n_0 ),
        .S(a[5]));
  MUXF8 \spo[29]_INST_0_i_22 
       (.I0(\spo[29]_INST_0_i_43_n_0 ),
        .I1(\spo[29]_INST_0_i_44_n_0 ),
        .O(\spo[29]_INST_0_i_22_n_0 ),
        .S(a[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    \spo[29]_INST_0_i_23 
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .O(\spo[29]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \spo[29]_INST_0_i_24 
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .O(\spo[29]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \spo[29]_INST_0_i_25 
       (.I0(a[6]),
        .I1(\spo[18]_INST_0_i_9_n_0 ),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[29]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFEEFFF)) 
    \spo[29]_INST_0_i_26 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[29]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h01100100)) 
    \spo[29]_INST_0_i_27 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .O(\spo[29]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAAA)) 
    \spo[29]_INST_0_i_28 
       (.I0(\spo[20]_INST_0_i_16_n_0 ),
        .I1(a[3]),
        .I2(\spo[29]_INST_0_i_45_n_0 ),
        .I3(a[4]),
        .I4(\spo[29]_INST_0_i_24_n_0 ),
        .I5(a[5]),
        .O(\spo[29]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00003212FFFFFFFF)) 
    \spo[29]_INST_0_i_29 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[16]_INST_0_i_4_n_0 ),
        .I5(a[5]),
        .O(\spo[29]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA00A8)) 
    \spo[29]_INST_0_i_3 
       (.I0(\spo[29]_INST_0_i_12_n_0 ),
        .I1(\spo[29]_INST_0_i_13_n_0 ),
        .I2(\spo[29]_INST_0_i_14_n_0 ),
        .I3(a[6]),
        .I4(\spo[29]_INST_0_i_15_n_0 ),
        .I5(a[7]),
        .O(\spo[29]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000007101030)) 
    \spo[29]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[29]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \spo[29]_INST_0_i_31 
       (.I0(a[6]),
        .I1(a[5]),
        .I2(a[4]),
        .I3(a[3]),
        .O(\spo[29]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFBFEFBFF)) 
    \spo[29]_INST_0_i_32 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[29]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \spo[29]_INST_0_i_33 
       (.I0(a[5]),
        .I1(a[4]),
        .I2(a[6]),
        .I3(a[7]),
        .O(\spo[29]_INST_0_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \spo[29]_INST_0_i_34 
       (.I0(a[5]),
        .I1(a[4]),
        .I2(a[7]),
        .I3(a[6]),
        .O(\spo[29]_INST_0_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \spo[29]_INST_0_i_35 
       (.I0(a[10]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[3]),
        .O(\spo[29]_INST_0_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00010005)) 
    \spo[29]_INST_0_i_36 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[29]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0022002000200020)) 
    \spo[29]_INST_0_i_37 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[29]_INST_0_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFDFFFD7)) 
    \spo[29]_INST_0_i_38 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[29]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h007E006400660078)) 
    \spo[29]_INST_0_i_39 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[29]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F3F8F1FCF3FF)) 
    \spo[29]_INST_0_i_4 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[29]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000034D900002FFD)) 
    \spo[29]_INST_0_i_40 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[29]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00008DCF0000F5F0)) 
    \spo[29]_INST_0_i_41 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[29]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00BF00F000B000F0)) 
    \spo[29]_INST_0_i_42 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[29]_INST_0_i_42_n_0 ));
  MUXF7 \spo[29]_INST_0_i_43 
       (.I0(\spo[29]_INST_0_i_46_n_0 ),
        .I1(\spo[29]_INST_0_i_47_n_0 ),
        .O(\spo[29]_INST_0_i_43_n_0 ),
        .S(a[5]));
  MUXF7 \spo[29]_INST_0_i_44 
       (.I0(\spo[29]_INST_0_i_48_n_0 ),
        .I1(\spo[29]_INST_0_i_49_n_0 ),
        .O(\spo[29]_INST_0_i_44_n_0 ),
        .S(a[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \spo[29]_INST_0_i_45 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .O(\spo[29]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFE2EE01)) 
    \spo[29]_INST_0_i_46 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[29]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hF7F3FBFBF6F6F6FF)) 
    \spo[29]_INST_0_i_47 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[29]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hF8FDF8FDF8FDFFFE)) 
    \spo[29]_INST_0_i_48 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[29]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hF7F6F7FBFFF8FEFB)) 
    \spo[29]_INST_0_i_49 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[29]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFDFCFFFCFD)) 
    \spo[29]_INST_0_i_5 
       (.I0(\spo[29]_INST_0_i_16_n_0 ),
        .I1(\spo[29]_INST_0_i_17_n_0 ),
        .I2(\spo[29]_INST_0_i_18_n_0 ),
        .I3(a[5]),
        .I4(a[6]),
        .I5(\spo[29]_INST_0_i_19_n_0 ),
        .O(\spo[29]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FFB8B800000000)) 
    \spo[29]_INST_0_i_6 
       (.I0(\spo[29]_INST_0_i_20_n_0 ),
        .I1(a[6]),
        .I2(\spo[29]_INST_0_i_21_n_0 ),
        .I3(\spo[29]_INST_0_i_22_n_0 ),
        .I4(a[7]),
        .I5(a[8]),
        .O(\spo[29]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000202080A000008)) 
    \spo[29]_INST_0_i_7 
       (.I0(\spo[31]_INST_0_i_11_n_0 ),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[0]),
        .O(\spo[29]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h010F0F0F01000F0F)) 
    \spo[29]_INST_0_i_8 
       (.I0(\spo[29]_INST_0_i_23_n_0 ),
        .I1(\spo[29]_INST_0_i_24_n_0 ),
        .I2(\spo[29]_INST_0_i_25_n_0 ),
        .I3(a[4]),
        .I4(a[5]),
        .I5(\spo[29]_INST_0_i_26_n_0 ),
        .O(\spo[29]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF5DFF5DFF5D5555)) 
    \spo[29]_INST_0_i_9 
       (.I0(a[6]),
        .I1(\spo[29]_INST_0_i_27_n_0 ),
        .I2(a[4]),
        .I3(\spo[29]_INST_0_i_28_n_0 ),
        .I4(\spo[29]_INST_0_i_29_n_0 ),
        .I5(\spo[29]_INST_0_i_30_n_0 ),
        .O(\spo[29]_INST_0_i_9_n_0 ));
  MUXF7 \spo[2]_INST_0 
       (.I0(\spo[2]_INST_0_i_1_n_0 ),
        .I1(\spo[2]_INST_0_i_2_n_0 ),
        .O(spo[2]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \spo[2]_INST_0_i_1 
       (.I0(\spo[2]_INST_0_i_3_n_0 ),
        .I1(a[7]),
        .I2(\spo[2]_INST_0_i_4_n_0 ),
        .I3(\spo[2]_INST_0_i_5_n_0 ),
        .I4(a[8]),
        .I5(\spo[2]_INST_0_i_6_n_0 ),
        .O(\spo[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h575503000F000000)) 
    \spo[2]_INST_0_i_10 
       (.I0(\spo[2]_INST_0_i_27_n_0 ),
        .I1(\spo[10]_INST_0_i_5_n_0 ),
        .I2(\spo[27]_INST_0_i_32_n_0 ),
        .I3(a[4]),
        .I4(a[7]),
        .I5(a[8]),
        .O(\spo[2]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFC3FFFFFFFFFFB7)) 
    \spo[2]_INST_0_i_11 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[2]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0A06040900000000)) 
    \spo[2]_INST_0_i_12 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(\spo[22]_INST_0_i_9_n_0 ),
        .O(\spo[2]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h050505053F3F3F30)) 
    \spo[2]_INST_0_i_13 
       (.I0(\spo[6]_INST_0_i_30_n_0 ),
        .I1(\spo[27]_INST_0_i_37_n_0 ),
        .I2(a[4]),
        .I3(\spo[2]_INST_0_i_28_n_0 ),
        .I4(\spo[4]_INST_0_i_28_n_0 ),
        .I5(a[5]),
        .O(\spo[2]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \spo[2]_INST_0_i_14 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .O(\spo[2]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h07000900)) 
    \spo[2]_INST_0_i_15 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[3]),
        .I4(a[2]),
        .O(\spo[2]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFFF8)) 
    \spo[2]_INST_0_i_16 
       (.I0(a[4]),
        .I1(\spo[9]_INST_0_i_21_n_0 ),
        .I2(\spo[13]_INST_0_i_7_n_0 ),
        .I3(a[6]),
        .I4(\spo[2]_INST_0_i_29_n_0 ),
        .I5(a[5]),
        .O(\spo[2]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF3FEF8F4)) 
    \spo[2]_INST_0_i_17 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[2]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA8A00000A8AA0000)) 
    \spo[2]_INST_0_i_18 
       (.I0(\spo[2]_INST_0_i_30_n_0 ),
        .I1(\spo[2]_INST_0_i_31_n_0 ),
        .I2(a[4]),
        .I3(a[3]),
        .I4(\spo[19]_INST_0_i_3_n_0 ),
        .I5(\spo[27]_INST_0_i_24_n_0 ),
        .O(\spo[2]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \spo[2]_INST_0_i_19 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(\spo[2]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    \spo[2]_INST_0_i_2 
       (.I0(\spo[2]_INST_0_i_7_n_0 ),
        .I1(\spo[24]_INST_0_i_3_n_0 ),
        .I2(\spo[2]_INST_0_i_8_n_0 ),
        .I3(a[5]),
        .I4(\spo[2]_INST_0_i_9_n_0 ),
        .I5(\spo[2]_INST_0_i_10_n_0 ),
        .O(\spo[2]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8F3B8C0)) 
    \spo[2]_INST_0_i_20 
       (.I0(\spo[2]_INST_0_i_32_n_0 ),
        .I1(a[6]),
        .I2(\spo[2]_INST_0_i_33_n_0 ),
        .I3(a[5]),
        .I4(\spo[2]_INST_0_i_34_n_0 ),
        .O(\spo[2]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[2]_INST_0_i_21 
       (.I0(\spo[2]_INST_0_i_35_n_0 ),
        .I1(\spo[2]_INST_0_i_36_n_0 ),
        .I2(a[6]),
        .I3(\spo[3]_INST_0_i_18_n_0 ),
        .I4(a[5]),
        .I5(\spo[2]_INST_0_i_37_n_0 ),
        .O(\spo[2]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \spo[2]_INST_0_i_22 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\spo[2]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFF9FFFF)) 
    \spo[2]_INST_0_i_23 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[2]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DC00CF00DF00)) 
    \spo[2]_INST_0_i_24 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[4]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[2]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    \spo[2]_INST_0_i_25 
       (.I0(\spo[2]_INST_0_i_38_n_0 ),
        .I1(a[6]),
        .I2(\spo[11]_INST_0_i_27_n_0 ),
        .I3(\spo[2]_INST_0_i_22_n_0 ),
        .I4(\spo[16]_INST_0_i_11_n_0 ),
        .I5(\spo[31]_INST_0_i_11_n_0 ),
        .O(\spo[2]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00A2000200A800A8)) 
    \spo[2]_INST_0_i_26 
       (.I0(\spo[31]_INST_0_i_11_n_0 ),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[2]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000055FD55FD55FD)) 
    \spo[2]_INST_0_i_27 
       (.I0(\spo[23]_INST_0_i_6_n_0 ),
        .I1(\spo[27]_INST_0_i_32_n_0 ),
        .I2(a[3]),
        .I3(\spo[13]_INST_0_i_18_n_0 ),
        .I4(\spo[24]_INST_0_i_2_n_0 ),
        .I5(\spo[20]_INST_0_i_12_n_0 ),
        .O(\spo[2]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \spo[2]_INST_0_i_28 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .O(\spo[2]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00AA000000FE0000)) 
    \spo[2]_INST_0_i_29 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[2]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hABFFABFFABFFAB00)) 
    \spo[2]_INST_0_i_3 
       (.I0(\spo[3]_INST_0_i_11_n_0 ),
        .I1(\spo[2]_INST_0_i_11_n_0 ),
        .I2(a[5]),
        .I3(a[6]),
        .I4(\spo[2]_INST_0_i_12_n_0 ),
        .I5(\spo[2]_INST_0_i_13_n_0 ),
        .O(\spo[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFECCDFFFFFFFF)) 
    \spo[2]_INST_0_i_30 
       (.I0(a[2]),
        .I1(a[10]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[2]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \spo[2]_INST_0_i_31 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .O(\spo[2]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000068800000E72)) 
    \spo[2]_INST_0_i_32 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[2]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h04070808080B0808)) 
    \spo[2]_INST_0_i_33 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[2]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h06000A21061E5A20)) 
    \spo[2]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[2]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000276A0000A908)) 
    \spo[2]_INST_0_i_35 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[2]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00008D51000060C0)) 
    \spo[2]_INST_0_i_36 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[2]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0003002300A00018)) 
    \spo[2]_INST_0_i_37 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[2]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \spo[2]_INST_0_i_38 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[5]),
        .I5(a[4]),
        .O(\spo[2]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFDF0F0F0FDFFF0F0)) 
    \spo[2]_INST_0_i_4 
       (.I0(\spo[2]_INST_0_i_14_n_0 ),
        .I1(\spo[2]_INST_0_i_15_n_0 ),
        .I2(\spo[2]_INST_0_i_16_n_0 ),
        .I3(a[4]),
        .I4(a[5]),
        .I5(\spo[2]_INST_0_i_17_n_0 ),
        .O(\spo[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A888A888A888888)) 
    \spo[2]_INST_0_i_5 
       (.I0(\spo[6]_INST_0_i_8_n_0 ),
        .I1(\spo[2]_INST_0_i_18_n_0 ),
        .I2(\spo[2]_INST_0_i_19_n_0 ),
        .I3(\spo[0]_INST_0_i_10_n_0 ),
        .I4(\spo[31]_INST_0_i_7_n_0 ),
        .I5(\spo[16]_INST_0_i_4_n_0 ),
        .O(\spo[2]_INST_0_i_5_n_0 ));
  MUXF7 \spo[2]_INST_0_i_6 
       (.I0(\spo[2]_INST_0_i_20_n_0 ),
        .I1(\spo[2]_INST_0_i_21_n_0 ),
        .O(\spo[2]_INST_0_i_6_n_0 ),
        .S(a[7]));
  LUT6 #(
    .INIT(64'h00000000FFFF10FF)) 
    \spo[2]_INST_0_i_7 
       (.I0(a[4]),
        .I1(\spo[2]_INST_0_i_22_n_0 ),
        .I2(\spo[2]_INST_0_i_23_n_0 ),
        .I3(a[5]),
        .I4(\spo[2]_INST_0_i_24_n_0 ),
        .I5(\spo[2]_INST_0_i_25_n_0 ),
        .O(\spo[2]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC47EFFFF3BCE)) 
    \spo[2]_INST_0_i_8 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[2]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    \spo[2]_INST_0_i_9 
       (.I0(\spo[2]_INST_0_i_26_n_0 ),
        .I1(a[6]),
        .I2(\spo[18]_INST_0_i_9_n_0 ),
        .I3(\spo[9]_INST_0_i_13_n_0 ),
        .I4(\spo[9]_INST_0_i_14_n_0 ),
        .I5(\spo[17]_INST_0_i_19_n_0 ),
        .O(\spo[2]_INST_0_i_9_n_0 ));
  MUXF7 \spo[31]_INST_0 
       (.I0(\spo[31]_INST_0_i_1_n_0 ),
        .I1(\spo[31]_INST_0_i_2_n_0 ),
        .O(spo[29]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'h0000151155555555)) 
    \spo[31]_INST_0_i_1 
       (.I0(a[8]),
        .I1(\spo[31]_INST_0_i_3_n_0 ),
        .I2(\spo[31]_INST_0_i_4_n_0 ),
        .I3(\spo[24]_INST_0_i_2_n_0 ),
        .I4(a[7]),
        .I5(\spo[31]_INST_0_i_5_n_0 ),
        .O(\spo[31]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spo[31]_INST_0_i_10 
       (.I0(a[7]),
        .I1(a[6]),
        .O(\spo[31]_INST_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \spo[31]_INST_0_i_11 
       (.I0(a[4]),
        .I1(a[5]),
        .O(\spo[31]_INST_0_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF6F)) 
    \spo[31]_INST_0_i_12 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .O(\spo[31]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \spo[31]_INST_0_i_13 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[0]),
        .O(\spo[31]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \spo[31]_INST_0_i_14 
       (.I0(a[10]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[3]),
        .O(\spo[31]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \spo[31]_INST_0_i_15 
       (.I0(a[7]),
        .I1(a[8]),
        .O(\spo[31]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF070007FF)) 
    \spo[31]_INST_0_i_2 
       (.I0(\spo[31]_INST_0_i_6_n_0 ),
        .I1(a[5]),
        .I2(\spo[31]_INST_0_i_7_n_0 ),
        .I3(a[8]),
        .I4(\spo[31]_INST_0_i_8_n_0 ),
        .I5(\spo[31]_INST_0_i_9_n_0 ),
        .O(\spo[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEBFFFFFFFFF)) 
    \spo[31]_INST_0_i_3 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[16]_INST_0_i_4_n_0 ),
        .I5(\spo[19]_INST_0_i_3_n_0 ),
        .O(\spo[31]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFBFFFFF)) 
    \spo[31]_INST_0_i_4 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[31]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFF7FF7)) 
    \spo[31]_INST_0_i_5 
       (.I0(\spo[31]_INST_0_i_10_n_0 ),
        .I1(\spo[31]_INST_0_i_11_n_0 ),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[31]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \spo[31]_INST_0_i_6 
       (.I0(a[6]),
        .I1(a[7]),
        .O(\spo[31]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \spo[31]_INST_0_i_7 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .O(\spo[31]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \spo[31]_INST_0_i_8 
       (.I0(\spo[26]_INST_0_i_7_n_0 ),
        .I1(\spo[16]_INST_0_i_4_n_0 ),
        .I2(\spo[31]_INST_0_i_12_n_0 ),
        .I3(a[7]),
        .I4(a[6]),
        .I5(a[5]),
        .O(\spo[31]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFDF0000)) 
    \spo[31]_INST_0_i_9 
       (.I0(a[4]),
        .I1(\spo[31]_INST_0_i_13_n_0 ),
        .I2(\spo[31]_INST_0_i_14_n_0 ),
        .I3(\spo[22]_INST_0_i_8_n_0 ),
        .I4(\spo[31]_INST_0_i_15_n_0 ),
        .I5(\spo[28]_INST_0_i_10_n_0 ),
        .O(\spo[31]_INST_0_i_9_n_0 ));
  MUXF7 \spo[3]_INST_0 
       (.I0(\spo[3]_INST_0_i_1_n_0 ),
        .I1(\spo[3]_INST_0_i_2_n_0 ),
        .O(spo[3]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[3]_INST_0_i_1 
       (.I0(\spo[3]_INST_0_i_3_n_0 ),
        .I1(\spo[3]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[3]_INST_0_i_5_n_0 ),
        .I4(a[7]),
        .I5(\spo[3]_INST_0_i_6_n_0 ),
        .O(\spo[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \spo[3]_INST_0_i_10 
       (.I0(\spo[3]_INST_0_i_26_n_0 ),
        .I1(\spo[14]_INST_0_i_17_n_0 ),
        .I2(a[6]),
        .I3(\spo[3]_INST_0_i_27_n_0 ),
        .I4(a[5]),
        .I5(\spo[3]_INST_0_i_28_n_0 ),
        .O(\spo[3]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E000F0E0E0)) 
    \spo[3]_INST_0_i_11 
       (.I0(\spo[3]_INST_0_i_29_n_0 ),
        .I1(\spo[3]_INST_0_i_30_n_0 ),
        .I2(a[5]),
        .I3(\spo[28]_INST_0_i_35_n_0 ),
        .I4(a[4]),
        .I5(\spo[3]_INST_0_i_31_n_0 ),
        .O(\spo[3]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00D800830071001C)) 
    \spo[3]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[3]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00008FB70000259E)) 
    \spo[3]_INST_0_i_13 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[3]_INST_0_i_13_n_0 ));
  MUXF7 \spo[3]_INST_0_i_14 
       (.I0(\spo[3]_INST_0_i_32_n_0 ),
        .I1(\spo[3]_INST_0_i_33_n_0 ),
        .O(\spo[3]_INST_0_i_14_n_0 ),
        .S(a[5]));
  MUXF7 \spo[3]_INST_0_i_15 
       (.I0(\spo[3]_INST_0_i_34_n_0 ),
        .I1(\spo[3]_INST_0_i_35_n_0 ),
        .O(\spo[3]_INST_0_i_15_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h000000007C620226)) 
    \spo[3]_INST_0_i_16 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[3]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFFFB00)) 
    \spo[3]_INST_0_i_17 
       (.I0(\spo[3]_INST_0_i_36_n_0 ),
        .I1(\spo[29]_INST_0_i_35_n_0 ),
        .I2(\spo[21]_INST_0_i_33_n_0 ),
        .I3(a[4]),
        .I4(\spo[12]_INST_0_i_10_n_0 ),
        .I5(\spo[3]_INST_0_i_37_n_0 ),
        .O(\spo[3]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00001A2A00005085)) 
    \spo[3]_INST_0_i_18 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[3]_INST_0_i_18_n_0 ));
  MUXF7 \spo[3]_INST_0_i_19 
       (.I0(\spo[3]_INST_0_i_38_n_0 ),
        .I1(\spo[3]_INST_0_i_39_n_0 ),
        .O(\spo[3]_INST_0_i_19_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[3]_INST_0_i_2 
       (.I0(\spo[3]_INST_0_i_7_n_0 ),
        .I1(\spo[3]_INST_0_i_8_n_0 ),
        .I2(a[8]),
        .I3(\spo[3]_INST_0_i_9_n_0 ),
        .I4(a[7]),
        .I5(\spo[3]_INST_0_i_10_n_0 ),
        .O(\spo[3]_INST_0_i_2_n_0 ));
  MUXF7 \spo[3]_INST_0_i_20 
       (.I0(\spo[3]_INST_0_i_40_n_0 ),
        .I1(\spo[3]_INST_0_i_41_n_0 ),
        .O(\spo[3]_INST_0_i_20_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h0015000000050000)) 
    \spo[3]_INST_0_i_21 
       (.I0(a[5]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(\spo[17]_INST_0_i_35_n_0 ),
        .O(\spo[3]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \spo[3]_INST_0_i_22 
       (.I0(a[5]),
        .I1(a[10]),
        .I2(a[0]),
        .O(\spo[3]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \spo[3]_INST_0_i_23 
       (.I0(a[5]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[0]),
        .O(\spo[3]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000008000)) 
    \spo[3]_INST_0_i_24 
       (.I0(a[6]),
        .I1(\spo[22]_INST_0_i_9_n_0 ),
        .I2(a[0]),
        .I3(a[3]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[3]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \spo[3]_INST_0_i_25 
       (.I0(a[2]),
        .I1(a[3]),
        .O(\spo[3]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1220000000200200)) 
    \spo[3]_INST_0_i_26 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[3]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000200B400380004)) 
    \spo[3]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[3]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h001A001500B400DA)) 
    \spo[3]_INST_0_i_28 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[3]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00010400)) 
    \spo[3]_INST_0_i_29 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[3]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0DFDFCFC0D0D0)) 
    \spo[3]_INST_0_i_3 
       (.I0(\spo[11]_INST_0_i_19_n_0 ),
        .I1(\spo[3]_INST_0_i_11_n_0 ),
        .I2(a[6]),
        .I3(\spo[3]_INST_0_i_12_n_0 ),
        .I4(a[5]),
        .I5(\spo[3]_INST_0_i_13_n_0 ),
        .O(\spo[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h01130000)) 
    \spo[3]_INST_0_i_30 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[3]),
        .O(\spo[3]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h0000A800)) 
    \spo[3]_INST_0_i_31 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[10]),
        .O(\spo[3]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0B040B0402050106)) 
    \spo[3]_INST_0_i_32 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[3]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000691800003090)) 
    \spo[3]_INST_0_i_33 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[3]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00006C5800005AC8)) 
    \spo[3]_INST_0_i_34 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[3]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h01050700000B0501)) 
    \spo[3]_INST_0_i_35 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[3]_INST_0_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \spo[3]_INST_0_i_36 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[10]),
        .O(\spo[3]_INST_0_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h007C0000)) 
    \spo[3]_INST_0_i_37 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[3]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h082000204812402C)) 
    \spo[3]_INST_0_i_38 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[3]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h003F001400FF0014)) 
    \spo[3]_INST_0_i_39 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[4]),
        .O(\spo[3]_INST_0_i_39_n_0 ));
  MUXF8 \spo[3]_INST_0_i_4 
       (.I0(\spo[3]_INST_0_i_14_n_0 ),
        .I1(\spo[3]_INST_0_i_15_n_0 ),
        .O(\spo[3]_INST_0_i_4_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'h2000200300000030)) 
    \spo[3]_INST_0_i_40 
       (.I0(a[4]),
        .I1(a[10]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[3]),
        .O(\spo[3]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0000171F0000883E)) 
    \spo[3]_INST_0_i_41 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[3]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0C0C0CFCF)) 
    \spo[3]_INST_0_i_5 
       (.I0(\spo[3]_INST_0_i_16_n_0 ),
        .I1(\spo[3]_INST_0_i_17_n_0 ),
        .I2(a[6]),
        .I3(\spo[3]_INST_0_i_18_n_0 ),
        .I4(\spo[7]_INST_0_i_10_n_0 ),
        .I5(a[5]),
        .O(\spo[3]_INST_0_i_5_n_0 ));
  MUXF8 \spo[3]_INST_0_i_6 
       (.I0(\spo[3]_INST_0_i_19_n_0 ),
        .I1(\spo[3]_INST_0_i_20_n_0 ),
        .O(\spo[3]_INST_0_i_6_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF232FEFE)) 
    \spo[3]_INST_0_i_7 
       (.I0(\spo[3]_INST_0_i_21_n_0 ),
        .I1(a[6]),
        .I2(\spo[3]_INST_0_i_22_n_0 ),
        .I3(\spo[16]_INST_0_i_4_n_0 ),
        .I4(\spo[3]_INST_0_i_23_n_0 ),
        .I5(\spo[3]_INST_0_i_24_n_0 ),
        .O(\spo[3]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0A02)) 
    \spo[3]_INST_0_i_8 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[5]),
        .O(\spo[3]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC0CFC0CFC0CFC0CA)) 
    \spo[3]_INST_0_i_9 
       (.I0(a[6]),
        .I1(\spo[20]_INST_0_i_23_n_0 ),
        .I2(a[5]),
        .I3(\spo[9]_INST_0_i_17_n_0 ),
        .I4(a[4]),
        .I5(\spo[3]_INST_0_i_25_n_0 ),
        .O(\spo[3]_INST_0_i_9_n_0 ));
  MUXF8 \spo[4]_INST_0 
       (.I0(\spo[4]_INST_0_i_1_n_0 ),
        .I1(\spo[4]_INST_0_i_2_n_0 ),
        .O(spo[4]),
        .S(a[9]));
  MUXF7 \spo[4]_INST_0_i_1 
       (.I0(\spo[4]_INST_0_i_3_n_0 ),
        .I1(\spo[4]_INST_0_i_4_n_0 ),
        .O(\spo[4]_INST_0_i_1_n_0 ),
        .S(a[8]));
  MUXF8 \spo[4]_INST_0_i_10 
       (.I0(\spo[4]_INST_0_i_24_n_0 ),
        .I1(\spo[4]_INST_0_i_25_n_0 ),
        .O(\spo[4]_INST_0_i_10_n_0 ),
        .S(a[6]));
  MUXF7 \spo[4]_INST_0_i_11 
       (.I0(\spo[4]_INST_0_i_26_n_0 ),
        .I1(\spo[4]_INST_0_i_27_n_0 ),
        .O(\spo[4]_INST_0_i_11_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \spo[4]_INST_0_i_12 
       (.I0(\spo[26]_INST_0_i_12_n_0 ),
        .I1(a[5]),
        .I2(\spo[28]_INST_0_i_31_n_0 ),
        .I3(a[4]),
        .I4(\spo[4]_INST_0_i_28_n_0 ),
        .I5(\spo[4]_INST_0_i_29_n_0 ),
        .O(\spo[4]_INST_0_i_12_n_0 ));
  MUXF7 \spo[4]_INST_0_i_13 
       (.I0(\spo[4]_INST_0_i_30_n_0 ),
        .I1(\spo[4]_INST_0_i_31_n_0 ),
        .O(\spo[4]_INST_0_i_13_n_0 ),
        .S(a[5]));
  MUXF7 \spo[4]_INST_0_i_14 
       (.I0(\spo[4]_INST_0_i_32_n_0 ),
        .I1(\spo[4]_INST_0_i_33_n_0 ),
        .O(\spo[4]_INST_0_i_14_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0F0F0F0C)) 
    \spo[4]_INST_0_i_15 
       (.I0(\spo[20]_INST_0_i_23_n_0 ),
        .I1(a[5]),
        .I2(\spo[9]_INST_0_i_17_n_0 ),
        .I3(a[4]),
        .I4(\spo[3]_INST_0_i_25_n_0 ),
        .I5(a[6]),
        .O(\spo[4]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFDF7F4FFF7FDFDFF)) 
    \spo[4]_INST_0_i_16 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[4]_INST_0_i_16_n_0 ));
  MUXF7 \spo[4]_INST_0_i_17 
       (.I0(\spo[4]_INST_0_i_34_n_0 ),
        .I1(\spo[4]_INST_0_i_35_n_0 ),
        .O(\spo[4]_INST_0_i_17_n_0 ),
        .S(a[6]));
  LUT6 #(
    .INIT(64'h0000C8A800006858)) 
    \spo[4]_INST_0_i_18 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[4]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \spo[4]_INST_0_i_19 
       (.I0(a[1]),
        .I1(a[10]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\spo[4]_INST_0_i_19_n_0 ));
  MUXF7 \spo[4]_INST_0_i_2 
       (.I0(\spo[4]_INST_0_i_5_n_0 ),
        .I1(\spo[4]_INST_0_i_6_n_0 ),
        .O(\spo[4]_INST_0_i_2_n_0 ),
        .S(a[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFB)) 
    \spo[4]_INST_0_i_20 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .O(\spo[4]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000010)) 
    \spo[4]_INST_0_i_21 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[4]),
        .I4(a[3]),
        .I5(a[5]),
        .O(\spo[4]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFAFEF2FF)) 
    \spo[4]_INST_0_i_22 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[4]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h01040405)) 
    \spo[4]_INST_0_i_23 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .O(\spo[4]_INST_0_i_23_n_0 ));
  MUXF7 \spo[4]_INST_0_i_24 
       (.I0(\spo[4]_INST_0_i_36_n_0 ),
        .I1(\spo[4]_INST_0_i_37_n_0 ),
        .O(\spo[4]_INST_0_i_24_n_0 ),
        .S(a[5]));
  MUXF7 \spo[4]_INST_0_i_25 
       (.I0(\spo[4]_INST_0_i_38_n_0 ),
        .I1(\spo[4]_INST_0_i_39_n_0 ),
        .O(\spo[4]_INST_0_i_25_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h0E0308040E060900)) 
    \spo[4]_INST_0_i_26 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[4]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000C9CD00008044)) 
    \spo[4]_INST_0_i_27 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[4]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \spo[4]_INST_0_i_28 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .O(\spo[4]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h07050000)) 
    \spo[4]_INST_0_i_29 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[3]),
        .O(\spo[4]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \spo[4]_INST_0_i_3 
       (.I0(\spo[4]_INST_0_i_7_n_0 ),
        .I1(a[6]),
        .I2(\spo[4]_INST_0_i_8_n_0 ),
        .I3(\spo[4]_INST_0_i_9_n_0 ),
        .I4(a[7]),
        .I5(\spo[4]_INST_0_i_10_n_0 ),
        .O(\spo[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000067DDD4AA)) 
    \spo[4]_INST_0_i_30 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[4]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0004004C00640040)) 
    \spo[4]_INST_0_i_31 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[4]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0B0F050604000000)) 
    \spo[4]_INST_0_i_32 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[4]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hE0EFE0EFE0E0EFEF)) 
    \spo[4]_INST_0_i_33 
       (.I0(\spo[3]_INST_0_i_37_n_0 ),
        .I1(\spo[0]_INST_0_i_30_n_0 ),
        .I2(a[4]),
        .I3(\spo[20]_INST_0_i_20_n_0 ),
        .I4(\spo[4]_INST_0_i_40_n_0 ),
        .I5(a[3]),
        .O(\spo[4]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h000C000C000C080C)) 
    \spo[4]_INST_0_i_34 
       (.I0(\spo[17]_INST_0_i_35_n_0 ),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[5]),
        .O(\spo[4]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFC0000000)) 
    \spo[4]_INST_0_i_35 
       (.I0(a[2]),
        .I1(\spo[27]_INST_0_i_25_n_0 ),
        .I2(a[5]),
        .I3(a[4]),
        .I4(a[3]),
        .I5(\spo[20]_INST_0_i_23_n_0 ),
        .O(\spo[4]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000151A)) 
    \spo[4]_INST_0_i_36 
       (.I0(a[4]),
        .I1(a[10]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[4]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h2000000020010302)) 
    \spo[4]_INST_0_i_37 
       (.I0(a[2]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(a[4]),
        .I5(a[0]),
        .O(\spo[4]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0056)) 
    \spo[4]_INST_0_i_38 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[0]),
        .I4(a[1]),
        .I5(a[10]),
        .O(\spo[4]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000175F00002876)) 
    \spo[4]_INST_0_i_39 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[4]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[4]_INST_0_i_4 
       (.I0(\spo[4]_INST_0_i_11_n_0 ),
        .I1(\spo[4]_INST_0_i_12_n_0 ),
        .I2(a[7]),
        .I3(\spo[4]_INST_0_i_13_n_0 ),
        .I4(a[6]),
        .I5(\spo[4]_INST_0_i_14_n_0 ),
        .O(\spo[4]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hF9F5)) 
    \spo[4]_INST_0_i_40 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .O(\spo[4]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \spo[4]_INST_0_i_5 
       (.I0(\spo[4]_INST_0_i_15_n_0 ),
        .I1(a[7]),
        .I2(\spo[10]_INST_0_i_11_n_0 ),
        .I3(\spo[19]_INST_0_i_3_n_0 ),
        .I4(\spo[4]_INST_0_i_16_n_0 ),
        .I5(\spo[10]_INST_0_i_9_n_0 ),
        .O(\spo[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88B888BB88888888)) 
    \spo[4]_INST_0_i_6 
       (.I0(\spo[4]_INST_0_i_17_n_0 ),
        .I1(a[7]),
        .I2(a[6]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[0]),
        .O(\spo[4]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spo[4]_INST_0_i_7 
       (.I0(\spo[4]_INST_0_i_18_n_0 ),
        .I1(a[5]),
        .I2(\spo[10]_INST_0_i_19_n_0 ),
        .O(\spo[4]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FBF0FFF0FBF0)) 
    \spo[4]_INST_0_i_8 
       (.I0(\spo[4]_INST_0_i_19_n_0 ),
        .I1(\spo[4]_INST_0_i_20_n_0 ),
        .I2(\spo[4]_INST_0_i_21_n_0 ),
        .I3(a[5]),
        .I4(a[4]),
        .I5(\spo[4]_INST_0_i_22_n_0 ),
        .O(\spo[4]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEF0F0)) 
    \spo[4]_INST_0_i_9 
       (.I0(\spo[22]_INST_0_i_8_n_0 ),
        .I1(\spo[4]_INST_0_i_23_n_0 ),
        .I2(\spo[20]_INST_0_i_21_n_0 ),
        .I3(\spo[18]_INST_0_i_22_n_0 ),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[4]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \spo[5]_INST_0 
       (.I0(\spo[5]_INST_0_i_1_n_0 ),
        .I1(\spo[5]_INST_0_i_2_n_0 ),
        .I2(a[9]),
        .I3(\spo[5]_INST_0_i_3_n_0 ),
        .I4(a[8]),
        .I5(\spo[5]_INST_0_i_4_n_0 ),
        .O(spo[5]));
  LUT6 #(
    .INIT(64'h0080AA8000AAAAAA)) 
    \spo[5]_INST_0_i_1 
       (.I0(\spo[24]_INST_0_i_3_n_0 ),
        .I1(\spo[23]_INST_0_i_12_n_0 ),
        .I2(a[5]),
        .I3(a[6]),
        .I4(\spo[5]_INST_0_i_5_n_0 ),
        .I5(\spo[14]_INST_0_i_16_n_0 ),
        .O(\spo[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B888888BBBB)) 
    \spo[5]_INST_0_i_10 
       (.I0(\spo[5]_INST_0_i_20_n_0 ),
        .I1(a[6]),
        .I2(\spo[5]_INST_0_i_21_n_0 ),
        .I3(\spo[5]_INST_0_i_22_n_0 ),
        .I4(\spo[5]_INST_0_i_23_n_0 ),
        .I5(a[5]),
        .O(\spo[5]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF77FFFFF7FFF)) 
    \spo[5]_INST_0_i_11 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[5]_INST_0_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFBEBFFFF)) 
    \spo[5]_INST_0_i_12 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[3]),
        .O(\spo[5]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00D8007F00750081)) 
    \spo[5]_INST_0_i_13 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[5]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0065007C00CA00DB)) 
    \spo[5]_INST_0_i_14 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[5]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0052008B00B50041)) 
    \spo[5]_INST_0_i_15 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[5]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFF01FFFD)) 
    \spo[5]_INST_0_i_16 
       (.I0(\spo[27]_INST_0_i_25_n_0 ),
        .I1(a[3]),
        .I2(a[4]),
        .I3(a[5]),
        .I4(\spo[27]_INST_0_i_26_n_0 ),
        .I5(a[0]),
        .O(\spo[5]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4040404F00000000)) 
    \spo[5]_INST_0_i_17 
       (.I0(\spo[6]_INST_0_i_18_n_0 ),
        .I1(a[6]),
        .I2(a[4]),
        .I3(\spo[27]_INST_0_i_37_n_0 ),
        .I4(a[3]),
        .I5(a[5]),
        .O(\spo[5]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFE000000FFFFFFFF)) 
    \spo[5]_INST_0_i_18 
       (.I0(\spo[3]_INST_0_i_25_n_0 ),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[4]),
        .I4(\spo[26]_INST_0_i_21_n_0 ),
        .I5(\spo[24]_INST_0_i_2_n_0 ),
        .O(\spo[5]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \spo[5]_INST_0_i_19 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[0]),
        .O(\spo[5]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEAAAAAEAA)) 
    \spo[5]_INST_0_i_2 
       (.I0(\spo[8]_INST_0_i_8_n_0 ),
        .I1(a[8]),
        .I2(a[7]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(\spo[5]_INST_0_i_6_n_0 ),
        .O(\spo[5]_INST_0_i_2_n_0 ));
  MUXF7 \spo[5]_INST_0_i_20 
       (.I0(\spo[5]_INST_0_i_24_n_0 ),
        .I1(\spo[5]_INST_0_i_25_n_0 ),
        .O(\spo[5]_INST_0_i_20_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hFFC70000FF800000)) 
    \spo[5]_INST_0_i_21 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[4]),
        .I5(a[1]),
        .O(\spo[5]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hABAEAEAEAEAFAFAB)) 
    \spo[5]_INST_0_i_22 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[5]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF89B9FFFFD5FF)) 
    \spo[5]_INST_0_i_23 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[4]),
        .O(\spo[5]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h008D007E00D30064)) 
    \spo[5]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[5]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0076004800670036)) 
    \spo[5]_INST_0_i_25 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[5]_INST_0_i_25_n_0 ));
  MUXF7 \spo[5]_INST_0_i_3 
       (.I0(\spo[5]_INST_0_i_7_n_0 ),
        .I1(\spo[5]_INST_0_i_8_n_0 ),
        .O(\spo[5]_INST_0_i_3_n_0 ),
        .S(a[7]));
  MUXF7 \spo[5]_INST_0_i_4 
       (.I0(\spo[5]_INST_0_i_9_n_0 ),
        .I1(\spo[5]_INST_0_i_10_n_0 ),
        .O(\spo[5]_INST_0_i_4_n_0 ),
        .S(a[7]));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \spo[5]_INST_0_i_5 
       (.I0(\spo[5]_INST_0_i_11_n_0 ),
        .I1(\spo[16]_INST_0_i_12_n_0 ),
        .I2(\spo[13]_INST_0_i_7_n_0 ),
        .I3(\spo[20]_INST_0_i_16_n_0 ),
        .I4(a[5]),
        .I5(\spo[14]_INST_0_i_17_n_0 ),
        .O(\spo[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1F11333300000000)) 
    \spo[5]_INST_0_i_6 
       (.I0(\spo[21]_INST_0_i_6_n_0 ),
        .I1(\spo[9]_INST_0_i_17_n_0 ),
        .I2(\spo[5]_INST_0_i_12_n_0 ),
        .I3(\spo[22]_INST_0_i_9_n_0 ),
        .I4(a[6]),
        .I5(a[7]),
        .O(\spo[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[5]_INST_0_i_7 
       (.I0(\spo[5]_INST_0_i_13_n_0 ),
        .I1(\spo[5]_INST_0_i_14_n_0 ),
        .I2(a[6]),
        .I3(\spo[5]_INST_0_i_15_n_0 ),
        .I4(a[5]),
        .I5(\spo[11]_INST_0_i_24_n_0 ),
        .O(\spo[5]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \spo[5]_INST_0_i_8 
       (.I0(\spo[11]_INST_0_i_18_n_0 ),
        .I1(\spo[11]_INST_0_i_17_n_0 ),
        .I2(a[6]),
        .I3(a[5]),
        .I4(\spo[9]_INST_0_i_10_n_0 ),
        .I5(\spo[11]_INST_0_i_19_n_0 ),
        .O(\spo[5]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4FFF4FFF4F4)) 
    \spo[5]_INST_0_i_9 
       (.I0(\spo[5]_INST_0_i_16_n_0 ),
        .I1(a[6]),
        .I2(\spo[5]_INST_0_i_17_n_0 ),
        .I3(\spo[5]_INST_0_i_18_n_0 ),
        .I4(\spo[11]_INST_0_i_12_n_0 ),
        .I5(\spo[5]_INST_0_i_19_n_0 ),
        .O(\spo[5]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAEA0000AAEAAAEA)) 
    \spo[6]_INST_0 
       (.I0(\spo[6]_INST_0_i_1_n_0 ),
        .I1(\spo[6]_INST_0_i_2_n_0 ),
        .I2(a[8]),
        .I3(\spo[6]_INST_0_i_3_n_0 ),
        .I4(\spo[6]_INST_0_i_4_n_0 ),
        .I5(\spo[6]_INST_0_i_5_n_0 ),
        .O(spo[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF23202323)) 
    \spo[6]_INST_0_i_1 
       (.I0(\spo[8]_INST_0_i_5_n_0 ),
        .I1(a[8]),
        .I2(a[7]),
        .I3(\spo[6]_INST_0_i_6_n_0 ),
        .I4(\spo[6]_INST_0_i_7_n_0 ),
        .I5(a[9]),
        .O(\spo[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B0F050406000002)) 
    \spo[6]_INST_0_i_10 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[3]),
        .O(\spo[6]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFC3FFFFFFFFFFF7)) 
    \spo[6]_INST_0_i_11 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[3]),
        .O(\spo[6]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF7F5FFFAF7FBFDF3)) 
    \spo[6]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[6]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAA0FAACC000F)) 
    \spo[6]_INST_0_i_13 
       (.I0(\spo[27]_INST_0_i_36_n_0 ),
        .I1(\spo[27]_INST_0_i_37_n_0 ),
        .I2(\spo[6]_INST_0_i_29_n_0 ),
        .I3(a[5]),
        .I4(a[4]),
        .I5(\spo[6]_INST_0_i_30_n_0 ),
        .O(\spo[6]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0040FFFFFFBF)) 
    \spo[6]_INST_0_i_14 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[5]),
        .I3(\spo[16]_INST_0_i_4_n_0 ),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[6]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00200000002A0000)) 
    \spo[6]_INST_0_i_15 
       (.I0(a[8]),
        .I1(a[6]),
        .I2(a[7]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[1]),
        .O(\spo[6]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFDF7F4FFF7FDF7FF)) 
    \spo[6]_INST_0_i_16 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[6]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h32023E0EF2C2FECE)) 
    \spo[6]_INST_0_i_17 
       (.I0(\spo[6]_INST_0_i_31_n_0 ),
        .I1(a[4]),
        .I2(a[5]),
        .I3(\spo[6]_INST_0_i_32_n_0 ),
        .I4(\spo[14]_INST_0_i_34_n_0 ),
        .I5(\spo[6]_INST_0_i_33_n_0 ),
        .O(\spo[6]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFEDFECE)) 
    \spo[6]_INST_0_i_18 
       (.I0(a[0]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[6]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \spo[6]_INST_0_i_19 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[6]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F0F0F5F5FFF0)) 
    \spo[6]_INST_0_i_2 
       (.I0(\spo[6]_INST_0_i_8_n_0 ),
        .I1(\spo[14]_INST_0_i_8_n_0 ),
        .I2(\spo[6]_INST_0_i_9_n_0 ),
        .I3(\spo[6]_INST_0_i_10_n_0 ),
        .I4(a[6]),
        .I5(a[5]),
        .O(\spo[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCC8CCC8CCC0)) 
    \spo[6]_INST_0_i_20 
       (.I0(a[10]),
        .I1(a[4]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[2]),
        .O(\spo[6]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4811)) 
    \spo[6]_INST_0_i_21 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[10]),
        .O(\spo[6]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \spo[6]_INST_0_i_22 
       (.I0(a[4]),
        .I1(a[3]),
        .O(\spo[6]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \spo[6]_INST_0_i_23 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[5]),
        .I4(a[6]),
        .O(\spo[6]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00AC00C8)) 
    \spo[6]_INST_0_i_24 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[6]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \spo[6]_INST_0_i_25 
       (.I0(a[10]),
        .I1(a[2]),
        .O(\spo[6]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEAFFAF)) 
    \spo[6]_INST_0_i_26 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[6]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \spo[6]_INST_0_i_27 
       (.I0(a[6]),
        .I1(a[5]),
        .O(\spo[6]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \spo[6]_INST_0_i_28 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[10]),
        .O(\spo[6]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h0002000A)) 
    \spo[6]_INST_0_i_29 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[10]),
        .I4(a[1]),
        .O(\spo[6]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hE200E200FF000000)) 
    \spo[6]_INST_0_i_3 
       (.I0(\spo[6]_INST_0_i_11_n_0 ),
        .I1(a[5]),
        .I2(\spo[6]_INST_0_i_12_n_0 ),
        .I3(a[7]),
        .I4(\spo[6]_INST_0_i_13_n_0 ),
        .I5(a[6]),
        .O(\spo[6]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFF6FFEF)) 
    \spo[6]_INST_0_i_30 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .O(\spo[6]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFF1F8F6)) 
    \spo[6]_INST_0_i_31 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[3]),
        .O(\spo[6]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFBF7FD)) 
    \spo[6]_INST_0_i_32 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[6]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h10001040)) 
    \spo[6]_INST_0_i_33 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[6]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FFFFFFFF)) 
    \spo[6]_INST_0_i_4 
       (.I0(\spo[6]_INST_0_i_14_n_0 ),
        .I1(\spo[31]_INST_0_i_6_n_0 ),
        .I2(a[8]),
        .I3(\spo[6]_INST_0_i_15_n_0 ),
        .I4(\spo[8]_INST_0_i_8_n_0 ),
        .I5(a[9]),
        .O(\spo[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCA00FFFFFFFF)) 
    \spo[6]_INST_0_i_5 
       (.I0(\spo[14]_INST_0_i_17_n_0 ),
        .I1(\spo[6]_INST_0_i_16_n_0 ),
        .I2(a[5]),
        .I3(a[6]),
        .I4(\spo[6]_INST_0_i_17_n_0 ),
        .I5(\spo[24]_INST_0_i_3_n_0 ),
        .O(\spo[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4040404300000000)) 
    \spo[6]_INST_0_i_6 
       (.I0(\spo[6]_INST_0_i_18_n_0 ),
        .I1(a[5]),
        .I2(a[4]),
        .I3(\spo[27]_INST_0_i_37_n_0 ),
        .I4(a[3]),
        .I5(a[6]),
        .O(\spo[6]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DDFF0DFF)) 
    \spo[6]_INST_0_i_7 
       (.I0(\spo[6]_INST_0_i_19_n_0 ),
        .I1(\spo[6]_INST_0_i_20_n_0 ),
        .I2(\spo[6]_INST_0_i_21_n_0 ),
        .I3(\spo[24]_INST_0_i_2_n_0 ),
        .I4(\spo[6]_INST_0_i_22_n_0 ),
        .I5(\spo[6]_INST_0_i_23_n_0 ),
        .O(\spo[6]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCF05555)) 
    \spo[6]_INST_0_i_8 
       (.I0(\spo[6]_INST_0_i_24_n_0 ),
        .I1(\spo[6]_INST_0_i_25_n_0 ),
        .I2(\spo[31]_INST_0_i_12_n_0 ),
        .I3(a[3]),
        .I4(a[4]),
        .I5(a[5]),
        .O(\spo[6]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF31113131)) 
    \spo[6]_INST_0_i_9 
       (.I0(\spo[6]_INST_0_i_26_n_0 ),
        .I1(\spo[6]_INST_0_i_27_n_0 ),
        .I2(a[4]),
        .I3(\spo[13]_INST_0_i_18_n_0 ),
        .I4(\spo[6]_INST_0_i_28_n_0 ),
        .I5(a[7]),
        .O(\spo[6]_INST_0_i_9_n_0 ));
  MUXF7 \spo[7]_INST_0 
       (.I0(\spo[7]_INST_0_i_1_n_0 ),
        .I1(\spo[7]_INST_0_i_2_n_0 ),
        .O(spo[7]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \spo[7]_INST_0_i_1 
       (.I0(\spo[7]_INST_0_i_3_n_0 ),
        .I1(a[8]),
        .I2(\spo[7]_INST_0_i_4_n_0 ),
        .I3(a[7]),
        .I4(\spo[7]_INST_0_i_5_n_0 ),
        .I5(\spo[7]_INST_0_i_6_n_0 ),
        .O(\spo[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF9F5F8FFFFFF)) 
    \spo[7]_INST_0_i_10 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[7]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF839DBDC9)) 
    \spo[7]_INST_0_i_11 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[7]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF9F7F6FDFDFEFFFD)) 
    \spo[7]_INST_0_i_12 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[7]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7D4BFFFFC7EB)) 
    \spo[7]_INST_0_i_13 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[7]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00D8005F00750081)) 
    \spo[7]_INST_0_i_14 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[7]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0603090001090D00)) 
    \spo[7]_INST_0_i_15 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[10]),
        .I3(a[0]),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[7]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000098550000ED12)) 
    \spo[7]_INST_0_i_16 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[7]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000087350000059E)) 
    \spo[7]_INST_0_i_17 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[0]),
        .I4(a[10]),
        .I5(a[1]),
        .O(\spo[7]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    \spo[7]_INST_0_i_2 
       (.I0(\spo[7]_INST_0_i_7_n_0 ),
        .I1(a[7]),
        .I2(a[8]),
        .I3(\spo[8]_INST_0_i_7_n_0 ),
        .I4(\spo[9]_INST_0_i_8_n_0 ),
        .O(\spo[7]_INST_0_i_2_n_0 ));
  MUXF7 \spo[7]_INST_0_i_3 
       (.I0(\spo[7]_INST_0_i_8_n_0 ),
        .I1(\spo[7]_INST_0_i_9_n_0 ),
        .O(\spo[7]_INST_0_i_3_n_0 ),
        .S(a[7]));
  LUT6 #(
    .INIT(64'hAAAAAEEEFFFFAEEE)) 
    \spo[7]_INST_0_i_4 
       (.I0(a[6]),
        .I1(\spo[7]_INST_0_i_10_n_0 ),
        .I2(a[4]),
        .I3(\spo[18]_INST_0_i_22_n_0 ),
        .I4(a[5]),
        .I5(\spo[8]_INST_0_i_18_n_0 ),
        .O(\spo[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000100)) 
    \spo[7]_INST_0_i_5 
       (.I0(a[5]),
        .I1(a[6]),
        .I2(\spo[13]_INST_0_i_21_n_0 ),
        .I3(\spo[13]_INST_0_i_20_n_0 ),
        .I4(a[7]),
        .I5(\spo[14]_INST_0_i_15_n_0 ),
        .O(\spo[7]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00088808)) 
    \spo[7]_INST_0_i_6 
       (.I0(a[7]),
        .I1(a[6]),
        .I2(\spo[28]_INST_0_i_7_n_0 ),
        .I3(a[5]),
        .I4(\spo[7]_INST_0_i_11_n_0 ),
        .O(\spo[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[7]_INST_0_i_7 
       (.I0(\spo[7]_INST_0_i_12_n_0 ),
        .I1(\spo[8]_INST_0_i_24_n_0 ),
        .I2(a[6]),
        .I3(\spo[7]_INST_0_i_13_n_0 ),
        .I4(a[5]),
        .I5(\spo[8]_INST_0_i_26_n_0 ),
        .O(\spo[7]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[7]_INST_0_i_8 
       (.I0(\spo[7]_INST_0_i_14_n_0 ),
        .I1(\spo[8]_INST_0_i_14_n_0 ),
        .I2(a[6]),
        .I3(\spo[7]_INST_0_i_15_n_0 ),
        .I4(a[5]),
        .I5(\spo[7]_INST_0_i_16_n_0 ),
        .O(\spo[7]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \spo[7]_INST_0_i_9 
       (.I0(\spo[8]_INST_0_i_10_n_0 ),
        .I1(a[6]),
        .I2(\spo[8]_INST_0_i_11_n_0 ),
        .I3(a[5]),
        .I4(\spo[7]_INST_0_i_17_n_0 ),
        .O(\spo[7]_INST_0_i_9_n_0 ));
  MUXF7 \spo[8]_INST_0 
       (.I0(\spo[8]_INST_0_i_1_n_0 ),
        .I1(\spo[8]_INST_0_i_2_n_0 ),
        .O(spo[8]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[8]_INST_0_i_1 
       (.I0(\spo[8]_INST_0_i_3_n_0 ),
        .I1(\spo[8]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[8]_INST_0_i_5_n_0 ),
        .I4(a[7]),
        .I5(\spo[8]_INST_0_i_6_n_0 ),
        .O(\spo[8]_INST_0_i_1_n_0 ));
  MUXF7 \spo[8]_INST_0_i_10 
       (.I0(\spo[8]_INST_0_i_27_n_0 ),
        .I1(\spo[8]_INST_0_i_28_n_0 ),
        .O(\spo[8]_INST_0_i_10_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h00008869000021D2)) 
    \spo[8]_INST_0_i_11 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[8]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h008000640038004E)) 
    \spo[8]_INST_0_i_12 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[8]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000D20C0000BAA8)) 
    \spo[8]_INST_0_i_13 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[3]),
        .O(\spo[8]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h005B007400F100AA)) 
    \spo[8]_INST_0_i_14 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[8]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000049BD000090B0)) 
    \spo[8]_INST_0_i_15 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[8]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00002CC800006928)) 
    \spo[8]_INST_0_i_16 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[0]),
        .O(\spo[8]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h08060900030A0D08)) 
    \spo[8]_INST_0_i_17 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[8]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000362B000044B1)) 
    \spo[8]_INST_0_i_18 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[2]),
        .O(\spo[8]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000500C000650008)) 
    \spo[8]_INST_0_i_19 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[8]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    \spo[8]_INST_0_i_2 
       (.I0(\spo[8]_INST_0_i_7_n_0 ),
        .I1(\spo[8]_INST_0_i_8_n_0 ),
        .I2(a[8]),
        .I3(a[7]),
        .I4(\spo[8]_INST_0_i_9_n_0 ),
        .O(\spo[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000880800)) 
    \spo[8]_INST_0_i_20 
       (.I0(\spo[22]_INST_0_i_9_n_0 ),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[8]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \spo[8]_INST_0_i_21 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\spo[8]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \spo[8]_INST_0_i_22 
       (.I0(a[1]),
        .I1(a[6]),
        .I2(a[7]),
        .I3(a[0]),
        .I4(a[10]),
        .O(\spo[8]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF9F726EDF)) 
    \spo[8]_INST_0_i_23 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[8]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDA466FF9)) 
    \spo[8]_INST_0_i_24 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[10]),
        .O(\spo[8]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF76FFC3FF9AFF7B)) 
    \spo[8]_INST_0_i_25 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[2]),
        .O(\spo[8]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFE5FFEAFF4BFF25)) 
    \spo[8]_INST_0_i_26 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[10]),
        .I4(a[1]),
        .I5(a[2]),
        .O(\spo[8]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0E0308040A060900)) 
    \spo[8]_INST_0_i_27 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[4]),
        .O(\spo[8]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h008C003D00B40044)) 
    \spo[8]_INST_0_i_28 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[2]),
        .I5(a[0]),
        .O(\spo[8]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \spo[8]_INST_0_i_3 
       (.I0(\spo[8]_INST_0_i_10_n_0 ),
        .I1(a[6]),
        .I2(\spo[8]_INST_0_i_11_n_0 ),
        .I3(a[5]),
        .I4(\spo[8]_INST_0_i_12_n_0 ),
        .O(\spo[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[8]_INST_0_i_4 
       (.I0(\spo[8]_INST_0_i_13_n_0 ),
        .I1(\spo[8]_INST_0_i_14_n_0 ),
        .I2(a[6]),
        .I3(\spo[8]_INST_0_i_15_n_0 ),
        .I4(a[5]),
        .I5(\spo[6]_INST_0_i_10_n_0 ),
        .O(\spo[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[8]_INST_0_i_5 
       (.I0(\spo[8]_INST_0_i_16_n_0 ),
        .I1(\spo[8]_INST_0_i_17_n_0 ),
        .I2(a[6]),
        .I3(\spo[8]_INST_0_i_18_n_0 ),
        .I4(a[5]),
        .I5(\spo[8]_INST_0_i_19_n_0 ),
        .O(\spo[8]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \spo[8]_INST_0_i_6 
       (.I0(\spo[13]_INST_0_i_21_n_0 ),
        .I1(a[6]),
        .I2(a[5]),
        .I3(\spo[13]_INST_0_i_20_n_0 ),
        .I4(\spo[14]_INST_0_i_15_n_0 ),
        .O(\spo[8]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA020A0A0A0A0A0A)) 
    \spo[8]_INST_0_i_7 
       (.I0(a[8]),
        .I1(\spo[21]_INST_0_i_6_n_0 ),
        .I2(\spo[9]_INST_0_i_17_n_0 ),
        .I3(\spo[8]_INST_0_i_20_n_0 ),
        .I4(a[6]),
        .I5(a[7]),
        .O(\spo[8]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0044004055555555)) 
    \spo[8]_INST_0_i_8 
       (.I0(a[8]),
        .I1(\spo[31]_INST_0_i_10_n_0 ),
        .I2(\spo[8]_INST_0_i_21_n_0 ),
        .I3(\spo[9]_INST_0_i_17_n_0 ),
        .I4(a[5]),
        .I5(\spo[8]_INST_0_i_22_n_0 ),
        .O(\spo[8]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[8]_INST_0_i_9 
       (.I0(\spo[8]_INST_0_i_23_n_0 ),
        .I1(\spo[8]_INST_0_i_24_n_0 ),
        .I2(a[6]),
        .I3(\spo[8]_INST_0_i_25_n_0 ),
        .I4(a[5]),
        .I5(\spo[8]_INST_0_i_26_n_0 ),
        .O(\spo[8]_INST_0_i_9_n_0 ));
  MUXF7 \spo[9]_INST_0 
       (.I0(\spo[9]_INST_0_i_1_n_0 ),
        .I1(\spo[9]_INST_0_i_2_n_0 ),
        .O(spo[9]),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[9]_INST_0_i_1 
       (.I0(\spo[9]_INST_0_i_3_n_0 ),
        .I1(\spo[15]_INST_0_i_4_n_0 ),
        .I2(a[8]),
        .I3(\spo[9]_INST_0_i_4_n_0 ),
        .I4(a[7]),
        .I5(\spo[9]_INST_0_i_5_n_0 ),
        .O(\spo[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDFFDFFFFFFCFDFD)) 
    \spo[9]_INST_0_i_10 
       (.I0(a[3]),
        .I1(a[10]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[9]_INST_0_i_10_n_0 ));
  MUXF7 \spo[9]_INST_0_i_11 
       (.I0(\spo[9]_INST_0_i_19_n_0 ),
        .I1(\spo[9]_INST_0_i_20_n_0 ),
        .O(\spo[9]_INST_0_i_11_n_0 ),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h0000144400002302)) 
    \spo[9]_INST_0_i_12 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[10]),
        .I5(a[4]),
        .O(\spo[9]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000045)) 
    \spo[9]_INST_0_i_13 
       (.I0(a[10]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(a[2]),
        .O(\spo[9]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h001C0000)) 
    \spo[9]_INST_0_i_14 
       (.I0(a[2]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[3]),
        .O(\spo[9]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF9F7F7FFFDFFFBFF)) 
    \spo[9]_INST_0_i_15 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[9]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \spo[9]_INST_0_i_16 
       (.I0(a[10]),
        .I1(a[0]),
        .I2(a[2]),
        .O(\spo[9]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \spo[9]_INST_0_i_17 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[10]),
        .O(\spo[9]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0C000E0000000F00)) 
    \spo[9]_INST_0_i_18 
       (.I0(a[3]),
        .I1(\spo[9]_INST_0_i_21_n_0 ),
        .I2(a[6]),
        .I3(a[7]),
        .I4(\spo[9]_INST_0_i_17_n_0 ),
        .I5(\spo[31]_INST_0_i_11_n_0 ),
        .O(\spo[9]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000000001133E)) 
    \spo[9]_INST_0_i_19 
       (.I0(a[3]),
        .I1(a[4]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(a[2]),
        .I5(a[10]),
        .O(\spo[9]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    \spo[9]_INST_0_i_2 
       (.I0(\spo[9]_INST_0_i_6_n_0 ),
        .I1(a[7]),
        .I2(a[8]),
        .I3(\spo[9]_INST_0_i_7_n_0 ),
        .I4(\spo[9]_INST_0_i_8_n_0 ),
        .O(\spo[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0084008000090010)) 
    \spo[9]_INST_0_i_20 
       (.I0(a[3]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[10]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[9]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00040001)) 
    \spo[9]_INST_0_i_21 
       (.I0(a[3]),
        .I1(a[0]),
        .I2(a[10]),
        .I3(a[1]),
        .I4(a[2]),
        .O(\spo[9]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0FEEFFFF0FEE0000)) 
    \spo[9]_INST_0_i_3 
       (.I0(\spo[20]_INST_0_i_14_n_0 ),
        .I1(\spo[9]_INST_0_i_9_n_0 ),
        .I2(\spo[9]_INST_0_i_10_n_0 ),
        .I3(a[5]),
        .I4(a[6]),
        .I5(\spo[9]_INST_0_i_11_n_0 ),
        .O(\spo[9]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \spo[9]_INST_0_i_4 
       (.I0(\spo[13]_INST_0_i_14_n_0 ),
        .I1(a[6]),
        .I2(\spo[14]_INST_0_i_30_n_0 ),
        .I3(a[5]),
        .I4(\spo[9]_INST_0_i_12_n_0 ),
        .O(\spo[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFFFF7)) 
    \spo[9]_INST_0_i_5 
       (.I0(\spo[6]_INST_0_i_7_n_0 ),
        .I1(\spo[22]_INST_0_i_9_n_0 ),
        .I2(\spo[16]_INST_0_i_11_n_0 ),
        .I3(\spo[9]_INST_0_i_13_n_0 ),
        .I4(\spo[9]_INST_0_i_14_n_0 ),
        .I5(\spo[28]_INST_0_i_10_n_0 ),
        .O(\spo[9]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \spo[9]_INST_0_i_6 
       (.I0(\spo[9]_INST_0_i_15_n_0 ),
        .I1(a[5]),
        .I2(\spo[14]_INST_0_i_17_n_0 ),
        .I3(a[6]),
        .I4(\spo[13]_INST_0_i_8_n_0 ),
        .I5(\spo[15]_INST_0_i_9_n_0 ),
        .O(\spo[9]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8C00BF000000FF00)) 
    \spo[9]_INST_0_i_7 
       (.I0(\spo[9]_INST_0_i_16_n_0 ),
        .I1(a[3]),
        .I2(\spo[28]_INST_0_i_36_n_0 ),
        .I3(a[8]),
        .I4(\spo[9]_INST_0_i_17_n_0 ),
        .I5(\spo[29]_INST_0_i_34_n_0 ),
        .O(\spo[9]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4544444444444444)) 
    \spo[9]_INST_0_i_8 
       (.I0(a[8]),
        .I1(\spo[9]_INST_0_i_18_n_0 ),
        .I2(a[1]),
        .I3(a[6]),
        .I4(a[7]),
        .I5(\spo[20]_INST_0_i_23_n_0 ),
        .O(\spo[9]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00080800)) 
    \spo[9]_INST_0_i_9 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[10]),
        .I3(a[2]),
        .I4(a[0]),
        .O(\spo[9]_INST_0_i_9_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
