

================================================================
== Vitis HLS Report for 'generic_cast_IEEE754_int_6_float_s'
================================================================
* Date:           Tue Jan  5 16:17:21 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        deeplib
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.420 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    628|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      9|    -|
|Register         |        -|    -|     132|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     132|    637|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln340_fu_74_p2    |     +    |   0|  0|   15|           8|           9|
    |result_V_1_fu_167_p2  |     -    |   0|  0|   39|           1|          32|
    |sub_ln1311_fu_88_p2   |     -    |   0|  0|   15|           7|           8|
    |r_V_fu_126_p2         |   lshr   |   0|  0|  243|          79|          79|
    |p_Val2_3_fu_172_p3    |  select  |   0|  0|   32|           1|          32|
    |ush_fu_98_p3          |  select  |   0|  0|    9|           1|           9|
    |val_V_fu_160_p3       |  select  |   0|  0|   32|           1|          32|
    |r_V_1_fu_132_p2       |    shl   |   0|  0|  243|          79|          79|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  628|         177|         280|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_ce_reg                         |   1|   0|    1|          0|
    |ap_return_int_reg                 |  32|   0|   32|          0|
    |isNeg_reg_188                     |   1|   0|    1|          0|
    |p_Repl2_s_reg_183                 |  23|   0|   23|          0|
    |p_Result_s_reg_178                |   1|   0|    1|          0|
    |p_Result_s_reg_178_pp0_iter1_reg  |   1|   0|    1|          0|
    |ush_reg_193                       |   9|   0|    9|          0|
    |val_V_reg_198                     |  32|   0|   32|          0|
    |x_int_reg                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 132|   0|  132|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_cast_IEEE754<int, 6, float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_cast_IEEE754<int, 6, float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | generic_cast_IEEE754<int, 6, float> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | generic_cast_IEEE754<int, 6, float> | return value |
|x          |  in |   32|   ap_none  |                  x                  |    scalar    |
+-----------+-----+-----+------------+-------------------------------------+--------------+

