============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Wed Apr  8 12:46:10 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device ef2_4.db -package EF2M45LG48B" in  1.726012s wall, 0.530403s user + 0.078001s system = 0.608404s CPU (35.2%)

RUN-1004 : used memory is 70 MB, reserved memory is 51 MB, peak memory is 70 MB
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  3.851657s wall, 9.094858s user + 0.015600s system = 9.110458s CPU (236.5%)

RUN-1004 : used memory is 166 MB, reserved memory is 133 MB, peak memory is 218 MB
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.751870s wall, 9.453661s user + 0.046800s system = 9.500461s CPU (345.2%)

RUN-1004 : used memory is 178 MB, reserved memory is 146 MB, peak memory is 230 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.318026s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (88.8%)

RUN-1004 : used memory is 309 MB, reserved memory is 276 MB, peak memory is 312 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  41.280575s wall, 4.087226s user + 1.107607s system = 5.194833s CPU (12.6%)

RUN-1004 : used memory is 310 MB, reserved memory is 277 MB, peak memory is 313 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.714511s wall, 0.530403s user + 0.140401s system = 0.670804s CPU (7.7%)

RUN-1004 : used memory is 239 MB, reserved memory is 206 MB, peak memory is 313 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  52.790652s wall, 6.224440s user + 1.341609s system = 7.566048s CPU (14.3%)

RUN-1004 : used memory is 203 MB, reserved memory is 169 MB, peak memory is 313 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.18 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  1.790582s wall, 0.405603s user + 0.078001s system = 0.483603s CPU (27.0%)

RUN-1004 : used memory is 205 MB, reserved memory is 169 MB, peak memory is 313 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.434404s wall, 1.326008s user + 0.140401s system = 1.466409s CPU (102.2%)

RUN-1004 : used memory is 212 MB, reserved memory is 174 MB, peak memory is 313 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.107940s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (72.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 73733.6, overlap = 18
PHY-3002 : Step(2): len = 61875, overlap = 18
PHY-3002 : Step(3): len = 54063.3, overlap = 18
PHY-3002 : Step(4): len = 48852.4, overlap = 18
PHY-3002 : Step(5): len = 44176.1, overlap = 18
PHY-3002 : Step(6): len = 39463.3, overlap = 18
PHY-3002 : Step(7): len = 36134.7, overlap = 18
PHY-3002 : Step(8): len = 32557.8, overlap = 19.5
PHY-3002 : Step(9): len = 28975, overlap = 22.5
PHY-3002 : Step(10): len = 26835.7, overlap = 23.25
PHY-3002 : Step(11): len = 24869.1, overlap = 24.75
PHY-3002 : Step(12): len = 20792.9, overlap = 27.5
PHY-3002 : Step(13): len = 20001.4, overlap = 27.75
PHY-3002 : Step(14): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(15): len = 18628.7, overlap = 30.5
PHY-3002 : Step(16): len = 18935.1, overlap = 26.75
PHY-3002 : Step(17): len = 18992.9, overlap = 26.75
PHY-3002 : Step(18): len = 18517.3, overlap = 26.75
PHY-3002 : Step(19): len = 18466.5, overlap = 26.25
PHY-3002 : Step(20): len = 18448.3, overlap = 26.25
PHY-3002 : Step(21): len = 18074.7, overlap = 25.5
PHY-3002 : Step(22): len = 17755.1, overlap = 23.75
PHY-3002 : Step(23): len = 17693.9, overlap = 22.75
PHY-3002 : Step(24): len = 17517.7, overlap = 22
PHY-3002 : Step(25): len = 17473.5, overlap = 15.75
PHY-3002 : Step(26): len = 17439.9, overlap = 16.25
PHY-3002 : Step(27): len = 17115.6, overlap = 15.75
PHY-3002 : Step(28): len = 17096.8, overlap = 18
PHY-3002 : Step(29): len = 17050.8, overlap = 23
PHY-3002 : Step(30): len = 16896.3, overlap = 18.5
PHY-3002 : Step(31): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(32): len = 17187.4, overlap = 18.75
PHY-3002 : Step(33): len = 17218.5, overlap = 18.75
PHY-3002 : Step(34): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(35): len = 17313.8, overlap = 23
PHY-3002 : Step(36): len = 17656.3, overlap = 23
PHY-3002 : Step(37): len = 18245.9, overlap = 27
PHY-3002 : Step(38): len = 18094.5, overlap = 26.5
PHY-3002 : Step(39): len = 17852.3, overlap = 21.75
PHY-3002 : Step(40): len = 17825.6, overlap = 21.75
PHY-3002 : Step(41): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(42): len = 17954.9, overlap = 17.25
PHY-3002 : Step(43): len = 18021.2, overlap = 16.75
PHY-3002 : Step(44): len = 18358.5, overlap = 11.75
PHY-3002 : Step(45): len = 18441.5, overlap = 13.25
PHY-3002 : Step(46): len = 18552.9, overlap = 13
PHY-3002 : Step(47): len = 18480.7, overlap = 13
PHY-3002 : Step(48): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006378s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (244.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(49): len = 18600.4, overlap = 11.5
PHY-3002 : Step(50): len = 18561.9, overlap = 13
PHY-3002 : Step(51): len = 18321.7, overlap = 13.5
PHY-3002 : Step(52): len = 18275, overlap = 13.5
PHY-3002 : Step(53): len = 18075.5, overlap = 14.5
PHY-3002 : Step(54): len = 17948.1, overlap = 15.75
PHY-3002 : Step(55): len = 17758.3, overlap = 15.75
PHY-3002 : Step(56): len = 17677, overlap = 16.25
PHY-3002 : Step(57): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(58): len = 17360.8, overlap = 16.25
PHY-3002 : Step(59): len = 17360.8, overlap = 16.25
PHY-3002 : Step(60): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(61): len = 17382.5, overlap = 16.25
PHY-3002 : Step(62): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(63): len = 17401.2, overlap = 33.25
PHY-3002 : Step(64): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(65): len = 17577.8, overlap = 32.75
PHY-3002 : Step(66): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(67): len = 17756.1, overlap = 31.5
PHY-3002 : Step(68): len = 18437.3, overlap = 29.25
PHY-3002 : Step(69): len = 18497.3, overlap = 27.5
PHY-3002 : Step(70): len = 18518.9, overlap = 27.25
PHY-3002 : Step(71): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(72): len = 18659, overlap = 26.75
PHY-3002 : Step(73): len = 18970.5, overlap = 26.25
PHY-3002 : Step(74): len = 19399.1, overlap = 26.25
PHY-3002 : Step(75): len = 19366.8, overlap = 25.5
PHY-3002 : Step(76): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(77): len = 19687.6, overlap = 26
PHY-3002 : Step(78): len = 20347.9, overlap = 23.25
PHY-3002 : Step(79): len = 20670.2, overlap = 22.25
PHY-3002 : Step(80): len = 20640.7, overlap = 21.5
PHY-3002 : Step(81): len = 20552.4, overlap = 23.5
PHY-3002 : Step(82): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(83): len = 21005.5, overlap = 23.5
PHY-3002 : Step(84): len = 21310.5, overlap = 22.5
PHY-3002 : Step(85): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(86): len = 21683, overlap = 21.5
PHY-3002 : Step(87): len = 22097.7, overlap = 21
PHY-3002 : Step(88): len = 22103.9, overlap = 19.75
PHY-3002 : Step(89): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049780s wall, 0.000000s user + 0.109201s system = 0.109201s CPU (219.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(90): len = 23701.9, overlap = 5.5
PHY-3002 : Step(91): len = 23446.7, overlap = 10
PHY-3002 : Step(92): len = 22930, overlap = 12.75
PHY-3002 : Step(93): len = 22634.4, overlap = 15.25
PHY-3002 : Step(94): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(95): len = 22655, overlap = 15.25
PHY-3002 : Step(96): len = 22777.3, overlap = 14.75
PHY-3002 : Step(97): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(98): len = 22915.1, overlap = 14
PHY-3002 : Step(99): len = 23000.9, overlap = 14.5
PHY-3002 : Step(100): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004255s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.029093s wall, 2.745618s user + 1.092007s system = 3.837625s CPU (189.1%)

RUN-1004 : used memory is 216 MB, reserved memory is 177 MB, peak memory is 313 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.216808s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (14.4%)

PHY-1001 : End global routing;  0.510549s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (18.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034124s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.066087s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (114.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012754s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (122.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008612s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.007614s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (409.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.515520s wall, 3.510022s user + 0.062400s system = 3.572423s CPU (101.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.298389s wall, 3.697224s user + 0.062400s system = 3.759624s CPU (87.5%)

RUN-1004 : used memory is 264 MB, reserved memory is 224 MB, peak memory is 315 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.770204s wall, 9.188459s user + 0.031200s system = 9.219659s CPU (332.8%)

RUN-1004 : used memory is 264 MB, reserved memory is 224 MB, peak memory is 320 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.130924s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (102.1%)

RUN-1004 : used memory is 365 MB, reserved memory is 325 MB, peak memory is 368 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  41.144139s wall, 4.336828s user + 0.936006s system = 5.272834s CPU (12.8%)

RUN-1004 : used memory is 366 MB, reserved memory is 327 MB, peak memory is 370 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.676816s wall, 0.421203s user + 0.249602s system = 0.670804s CPU (7.7%)

RUN-1004 : used memory is 298 MB, reserved memory is 258 MB, peak memory is 370 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  52.322919s wall, 6.364841s user + 1.263608s system = 7.628449s CPU (14.6%)

RUN-1004 : used memory is 280 MB, reserved memory is 241 MB, peak memory is 370 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.308198s wall, 1.294808s user + 0.140401s system = 1.435209s CPU (109.7%)

RUN-1004 : used memory is 253 MB, reserved memory is 216 MB, peak memory is 370 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071611s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (130.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(101): len = 73733.6, overlap = 18
PHY-3002 : Step(102): len = 61875, overlap = 18
PHY-3002 : Step(103): len = 54063.3, overlap = 18
PHY-3002 : Step(104): len = 48852.4, overlap = 18
PHY-3002 : Step(105): len = 44176.1, overlap = 18
PHY-3002 : Step(106): len = 39463.3, overlap = 18
PHY-3002 : Step(107): len = 36134.7, overlap = 18
PHY-3002 : Step(108): len = 32557.8, overlap = 19.5
PHY-3002 : Step(109): len = 28975, overlap = 22.5
PHY-3002 : Step(110): len = 26835.7, overlap = 23.25
PHY-3002 : Step(111): len = 24869.1, overlap = 24.75
PHY-3002 : Step(112): len = 20792.9, overlap = 27.5
PHY-3002 : Step(113): len = 20001.4, overlap = 27.75
PHY-3002 : Step(114): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(115): len = 18628.7, overlap = 30.5
PHY-3002 : Step(116): len = 18935.1, overlap = 26.75
PHY-3002 : Step(117): len = 18992.9, overlap = 26.75
PHY-3002 : Step(118): len = 18517.3, overlap = 26.75
PHY-3002 : Step(119): len = 18466.5, overlap = 26.25
PHY-3002 : Step(120): len = 18448.3, overlap = 26.25
PHY-3002 : Step(121): len = 18074.7, overlap = 25.5
PHY-3002 : Step(122): len = 17755.1, overlap = 23.75
PHY-3002 : Step(123): len = 17693.9, overlap = 22.75
PHY-3002 : Step(124): len = 17517.7, overlap = 22
PHY-3002 : Step(125): len = 17473.5, overlap = 15.75
PHY-3002 : Step(126): len = 17439.9, overlap = 16.25
PHY-3002 : Step(127): len = 17115.6, overlap = 15.75
PHY-3002 : Step(128): len = 17096.8, overlap = 18
PHY-3002 : Step(129): len = 17050.8, overlap = 23
PHY-3002 : Step(130): len = 16896.3, overlap = 18.5
PHY-3002 : Step(131): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(132): len = 17187.4, overlap = 18.75
PHY-3002 : Step(133): len = 17218.5, overlap = 18.75
PHY-3002 : Step(134): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(135): len = 17313.8, overlap = 23
PHY-3002 : Step(136): len = 17656.3, overlap = 23
PHY-3002 : Step(137): len = 18245.9, overlap = 27
PHY-3002 : Step(138): len = 18094.5, overlap = 26.5
PHY-3002 : Step(139): len = 17852.3, overlap = 21.75
PHY-3002 : Step(140): len = 17825.6, overlap = 21.75
PHY-3002 : Step(141): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(142): len = 17954.9, overlap = 17.25
PHY-3002 : Step(143): len = 18021.2, overlap = 16.75
PHY-3002 : Step(144): len = 18358.5, overlap = 11.75
PHY-3002 : Step(145): len = 18441.5, overlap = 13.25
PHY-3002 : Step(146): len = 18552.9, overlap = 13
PHY-3002 : Step(147): len = 18480.7, overlap = 13
PHY-3002 : Step(148): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(149): len = 18600.4, overlap = 11.5
PHY-3002 : Step(150): len = 18561.9, overlap = 13
PHY-3002 : Step(151): len = 18321.7, overlap = 13.5
PHY-3002 : Step(152): len = 18275, overlap = 13.5
PHY-3002 : Step(153): len = 18075.5, overlap = 14.5
PHY-3002 : Step(154): len = 17948.1, overlap = 15.75
PHY-3002 : Step(155): len = 17758.3, overlap = 15.75
PHY-3002 : Step(156): len = 17677, overlap = 16.25
PHY-3002 : Step(157): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(158): len = 17360.8, overlap = 16.25
PHY-3002 : Step(159): len = 17360.8, overlap = 16.25
PHY-3002 : Step(160): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(161): len = 17382.5, overlap = 16.25
PHY-3002 : Step(162): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(163): len = 17401.2, overlap = 33.25
PHY-3002 : Step(164): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(165): len = 17577.8, overlap = 32.75
PHY-3002 : Step(166): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(167): len = 17756.1, overlap = 31.5
PHY-3002 : Step(168): len = 18437.3, overlap = 29.25
PHY-3002 : Step(169): len = 18497.3, overlap = 27.5
PHY-3002 : Step(170): len = 18518.9, overlap = 27.25
PHY-3002 : Step(171): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(172): len = 18659, overlap = 26.75
PHY-3002 : Step(173): len = 18970.5, overlap = 26.25
PHY-3002 : Step(174): len = 19399.1, overlap = 26.25
PHY-3002 : Step(175): len = 19366.8, overlap = 25.5
PHY-3002 : Step(176): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(177): len = 19687.6, overlap = 26
PHY-3002 : Step(178): len = 20347.9, overlap = 23.25
PHY-3002 : Step(179): len = 20670.2, overlap = 22.25
PHY-3002 : Step(180): len = 20640.7, overlap = 21.5
PHY-3002 : Step(181): len = 20552.4, overlap = 23.5
PHY-3002 : Step(182): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(183): len = 21005.5, overlap = 23.5
PHY-3002 : Step(184): len = 21310.5, overlap = 22.5
PHY-3002 : Step(185): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(186): len = 21683, overlap = 21.5
PHY-3002 : Step(187): len = 22097.7, overlap = 21
PHY-3002 : Step(188): len = 22103.9, overlap = 19.75
PHY-3002 : Step(189): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044881s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (104.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(190): len = 23701.9, overlap = 5.5
PHY-3002 : Step(191): len = 23446.7, overlap = 10
PHY-3002 : Step(192): len = 22930, overlap = 12.75
PHY-3002 : Step(193): len = 22634.4, overlap = 15.25
PHY-3002 : Step(194): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(195): len = 22655, overlap = 15.25
PHY-3002 : Step(196): len = 22777.3, overlap = 14.75
PHY-3002 : Step(197): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(198): len = 22915.1, overlap = 14
PHY-3002 : Step(199): len = 23000.9, overlap = 14.5
PHY-3002 : Step(200): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  1.844424s wall, 2.714417s user + 0.826805s system = 3.541223s CPU (192.0%)

RUN-1004 : used memory is 257 MB, reserved memory is 220 MB, peak memory is 370 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015391s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.4%)

PHY-1001 : End global routing;  0.042442s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (147.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034037s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.062830s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (108.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013024s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (119.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008316s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (187.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.007993s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.674015s wall, 1.716011s user + 0.078001s system = 1.794012s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.828622s wall, 1.872012s user + 0.109201s system = 1.981213s CPU (108.3%)

RUN-1004 : used memory is 272 MB, reserved memory is 234 MB, peak memory is 370 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.818131s wall, 9.438061s user + 0.046800s system = 9.484861s CPU (336.6%)

RUN-1004 : used memory is 274 MB, reserved memory is 236 MB, peak memory is 370 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.155729s wall, 1.092007s user + 0.062400s system = 1.154407s CPU (99.9%)

RUN-1004 : used memory is 369 MB, reserved memory is 330 MB, peak memory is 372 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  40.959409s wall, 3.634823s user + 0.624004s system = 4.258827s CPU (10.4%)

RUN-1004 : used memory is 371 MB, reserved memory is 332 MB, peak memory is 374 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.681043s wall, 0.514803s user + 0.140401s system = 0.655204s CPU (7.5%)

RUN-1004 : used memory is 301 MB, reserved memory is 261 MB, peak memory is 374 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  52.211844s wall, 5.803237s user + 0.920406s system = 6.723643s CPU (12.9%)

RUN-1004 : used memory is 266 MB, reserved memory is 227 MB, peak memory is 374 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 198/0 useful/useless nets, 142/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 198/0 useful/useless nets, 142/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 247/0 useful/useless nets, 191/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 30 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.292014s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (107.5%)

RUN-1004 : used memory is 272 MB, reserved memory is 237 MB, peak memory is 374 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069354s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (112.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 73733.6, overlap = 18
PHY-3002 : Step(202): len = 61875, overlap = 18
PHY-3002 : Step(203): len = 54063.3, overlap = 18
PHY-3002 : Step(204): len = 48852.4, overlap = 18
PHY-3002 : Step(205): len = 44176.1, overlap = 18
PHY-3002 : Step(206): len = 39463.3, overlap = 18
PHY-3002 : Step(207): len = 36134.7, overlap = 18
PHY-3002 : Step(208): len = 32557.8, overlap = 19.5
PHY-3002 : Step(209): len = 28975, overlap = 22.5
PHY-3002 : Step(210): len = 26835.7, overlap = 23.25
PHY-3002 : Step(211): len = 24869.1, overlap = 24.75
PHY-3002 : Step(212): len = 20792.9, overlap = 27.5
PHY-3002 : Step(213): len = 20001.4, overlap = 27.75
PHY-3002 : Step(214): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(215): len = 18628.7, overlap = 30.5
PHY-3002 : Step(216): len = 18935.1, overlap = 26.75
PHY-3002 : Step(217): len = 18992.9, overlap = 26.75
PHY-3002 : Step(218): len = 18517.3, overlap = 26.75
PHY-3002 : Step(219): len = 18466.5, overlap = 26.25
PHY-3002 : Step(220): len = 18448.3, overlap = 26.25
PHY-3002 : Step(221): len = 18074.7, overlap = 25.5
PHY-3002 : Step(222): len = 17755.1, overlap = 23.75
PHY-3002 : Step(223): len = 17693.9, overlap = 22.75
PHY-3002 : Step(224): len = 17517.7, overlap = 22
PHY-3002 : Step(225): len = 17473.5, overlap = 15.75
PHY-3002 : Step(226): len = 17439.9, overlap = 16.25
PHY-3002 : Step(227): len = 17115.6, overlap = 15.75
PHY-3002 : Step(228): len = 17096.8, overlap = 18
PHY-3002 : Step(229): len = 17050.8, overlap = 23
PHY-3002 : Step(230): len = 16896.3, overlap = 18.5
PHY-3002 : Step(231): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(232): len = 17187.4, overlap = 18.75
PHY-3002 : Step(233): len = 17218.5, overlap = 18.75
PHY-3002 : Step(234): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(235): len = 17313.8, overlap = 23
PHY-3002 : Step(236): len = 17656.3, overlap = 23
PHY-3002 : Step(237): len = 18245.9, overlap = 27
PHY-3002 : Step(238): len = 18094.5, overlap = 26.5
PHY-3002 : Step(239): len = 17852.3, overlap = 21.75
PHY-3002 : Step(240): len = 17825.6, overlap = 21.75
PHY-3002 : Step(241): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(242): len = 17954.9, overlap = 17.25
PHY-3002 : Step(243): len = 18021.2, overlap = 16.75
PHY-3002 : Step(244): len = 18358.5, overlap = 11.75
PHY-3002 : Step(245): len = 18441.5, overlap = 13.25
PHY-3002 : Step(246): len = 18552.9, overlap = 13
PHY-3002 : Step(247): len = 18480.7, overlap = 13
PHY-3002 : Step(248): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005456s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(249): len = 18600.4, overlap = 11.5
PHY-3002 : Step(250): len = 18561.9, overlap = 13
PHY-3002 : Step(251): len = 18321.7, overlap = 13.5
PHY-3002 : Step(252): len = 18275, overlap = 13.5
PHY-3002 : Step(253): len = 18075.5, overlap = 14.5
PHY-3002 : Step(254): len = 17948.1, overlap = 15.75
PHY-3002 : Step(255): len = 17758.3, overlap = 15.75
PHY-3002 : Step(256): len = 17677, overlap = 16.25
PHY-3002 : Step(257): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(258): len = 17360.8, overlap = 16.25
PHY-3002 : Step(259): len = 17360.8, overlap = 16.25
PHY-3002 : Step(260): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(261): len = 17382.5, overlap = 16.25
PHY-3002 : Step(262): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(263): len = 17401.2, overlap = 33.25
PHY-3002 : Step(264): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(265): len = 17577.8, overlap = 32.75
PHY-3002 : Step(266): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(267): len = 17756.1, overlap = 31.5
PHY-3002 : Step(268): len = 18437.3, overlap = 29.25
PHY-3002 : Step(269): len = 18497.3, overlap = 27.5
PHY-3002 : Step(270): len = 18518.9, overlap = 27.25
PHY-3002 : Step(271): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(272): len = 18659, overlap = 26.75
PHY-3002 : Step(273): len = 18970.5, overlap = 26.25
PHY-3002 : Step(274): len = 19399.1, overlap = 26.25
PHY-3002 : Step(275): len = 19366.8, overlap = 25.5
PHY-3002 : Step(276): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(277): len = 19687.6, overlap = 26
PHY-3002 : Step(278): len = 20347.9, overlap = 23.25
PHY-3002 : Step(279): len = 20670.2, overlap = 22.25
PHY-3002 : Step(280): len = 20640.7, overlap = 21.5
PHY-3002 : Step(281): len = 20552.4, overlap = 23.5
PHY-3002 : Step(282): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(283): len = 21005.5, overlap = 23.5
PHY-3002 : Step(284): len = 21310.5, overlap = 22.5
PHY-3002 : Step(285): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(286): len = 21683, overlap = 21.5
PHY-3002 : Step(287): len = 22097.7, overlap = 21
PHY-3002 : Step(288): len = 22103.9, overlap = 19.75
PHY-3002 : Step(289): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045637s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (170.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(290): len = 23701.9, overlap = 5.5
PHY-3002 : Step(291): len = 23446.7, overlap = 10
PHY-3002 : Step(292): len = 22930, overlap = 12.75
PHY-3002 : Step(293): len = 22634.4, overlap = 15.25
PHY-3002 : Step(294): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(295): len = 22655, overlap = 15.25
PHY-3002 : Step(296): len = 22777.3, overlap = 14.75
PHY-3002 : Step(297): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(298): len = 22915.1, overlap = 14
PHY-3002 : Step(299): len = 23000.9, overlap = 14.5
PHY-3002 : Step(300): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  1.946522s wall, 2.839218s user + 0.858005s system = 3.697224s CPU (189.9%)

RUN-1004 : used memory is 274 MB, reserved memory is 238 MB, peak memory is 374 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 171 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015006s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.0%)

PHY-1001 : End global routing;  0.041275s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (151.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.032727s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (95.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52464, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.101872s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (110.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011916s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (130.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008604s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (181.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52424
PHY-1001 : End DR Iter 3; 0.007516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.679349s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.832481s wall, 1.918812s user + 0.078001s system = 1.996813s CPU (109.0%)

RUN-1004 : used memory is 283 MB, reserved memory is 245 MB, peak memory is 374 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5103
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13521 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.767524s wall, 9.422460s user + 0.015600s system = 9.438061s CPU (341.0%)

RUN-1004 : used memory is 284 MB, reserved memory is 246 MB, peak memory is 374 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.151550s wall, 1.076407s user + 0.062400s system = 1.138807s CPU (98.9%)

RUN-1004 : used memory is 371 MB, reserved memory is 332 MB, peak memory is 374 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  41.315775s wall, 4.633230s user + 0.733205s system = 5.366434s CPU (13.0%)

RUN-1004 : used memory is 373 MB, reserved memory is 334 MB, peak memory is 376 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.718091s wall, 0.499203s user + 0.249602s system = 0.748805s CPU (8.6%)

RUN-1004 : used memory is 302 MB, reserved memory is 263 MB, peak memory is 376 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  52.583982s wall, 6.661243s user + 1.201208s system = 7.862450s CPU (15.0%)

RUN-1004 : used memory is 288 MB, reserved memory is 248 MB, peak memory is 376 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 198/0 useful/useless nets, 142/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 198/0 useful/useless nets, 142/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 247/0 useful/useless nets, 191/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 30 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.320593s wall, 1.357209s user + 0.062400s system = 1.419609s CPU (107.5%)

RUN-1004 : used memory is 275 MB, reserved memory is 237 MB, peak memory is 376 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073565s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (148.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(301): len = 73733.6, overlap = 18
PHY-3002 : Step(302): len = 61875, overlap = 18
PHY-3002 : Step(303): len = 54063.3, overlap = 18
PHY-3002 : Step(304): len = 48852.4, overlap = 18
PHY-3002 : Step(305): len = 44176.1, overlap = 18
PHY-3002 : Step(306): len = 39463.3, overlap = 18
PHY-3002 : Step(307): len = 36134.7, overlap = 18
PHY-3002 : Step(308): len = 32557.8, overlap = 19.5
PHY-3002 : Step(309): len = 28975, overlap = 22.5
PHY-3002 : Step(310): len = 26835.7, overlap = 23.25
PHY-3002 : Step(311): len = 24869.1, overlap = 24.75
PHY-3002 : Step(312): len = 20792.9, overlap = 27.5
PHY-3002 : Step(313): len = 20001.4, overlap = 27.75
PHY-3002 : Step(314): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(315): len = 18628.7, overlap = 30.5
PHY-3002 : Step(316): len = 18935.1, overlap = 26.75
PHY-3002 : Step(317): len = 18992.9, overlap = 26.75
PHY-3002 : Step(318): len = 18517.3, overlap = 26.75
PHY-3002 : Step(319): len = 18466.5, overlap = 26.25
PHY-3002 : Step(320): len = 18448.3, overlap = 26.25
PHY-3002 : Step(321): len = 18074.7, overlap = 25.5
PHY-3002 : Step(322): len = 17755.1, overlap = 23.75
PHY-3002 : Step(323): len = 17693.9, overlap = 22.75
PHY-3002 : Step(324): len = 17517.7, overlap = 22
PHY-3002 : Step(325): len = 17473.5, overlap = 15.75
PHY-3002 : Step(326): len = 17439.9, overlap = 16.25
PHY-3002 : Step(327): len = 17115.6, overlap = 15.75
PHY-3002 : Step(328): len = 17096.8, overlap = 18
PHY-3002 : Step(329): len = 17050.8, overlap = 23
PHY-3002 : Step(330): len = 16896.3, overlap = 18.5
PHY-3002 : Step(331): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(332): len = 17187.4, overlap = 18.75
PHY-3002 : Step(333): len = 17218.5, overlap = 18.75
PHY-3002 : Step(334): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(335): len = 17313.8, overlap = 23
PHY-3002 : Step(336): len = 17656.3, overlap = 23
PHY-3002 : Step(337): len = 18245.9, overlap = 27
PHY-3002 : Step(338): len = 18094.5, overlap = 26.5
PHY-3002 : Step(339): len = 17852.3, overlap = 21.75
PHY-3002 : Step(340): len = 17825.6, overlap = 21.75
PHY-3002 : Step(341): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(342): len = 17954.9, overlap = 17.25
PHY-3002 : Step(343): len = 18021.2, overlap = 16.75
PHY-3002 : Step(344): len = 18358.5, overlap = 11.75
PHY-3002 : Step(345): len = 18441.5, overlap = 13.25
PHY-3002 : Step(346): len = 18552.9, overlap = 13
PHY-3002 : Step(347): len = 18480.7, overlap = 13
PHY-3002 : Step(348): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(349): len = 18600.4, overlap = 11.5
PHY-3002 : Step(350): len = 18561.9, overlap = 13
PHY-3002 : Step(351): len = 18321.7, overlap = 13.5
PHY-3002 : Step(352): len = 18275, overlap = 13.5
PHY-3002 : Step(353): len = 18075.5, overlap = 14.5
PHY-3002 : Step(354): len = 17948.1, overlap = 15.75
PHY-3002 : Step(355): len = 17758.3, overlap = 15.75
PHY-3002 : Step(356): len = 17677, overlap = 16.25
PHY-3002 : Step(357): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(358): len = 17360.8, overlap = 16.25
PHY-3002 : Step(359): len = 17360.8, overlap = 16.25
PHY-3002 : Step(360): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(361): len = 17382.5, overlap = 16.25
PHY-3002 : Step(362): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(363): len = 17401.2, overlap = 33.25
PHY-3002 : Step(364): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(365): len = 17577.8, overlap = 32.75
PHY-3002 : Step(366): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(367): len = 17756.1, overlap = 31.5
PHY-3002 : Step(368): len = 18437.3, overlap = 29.25
PHY-3002 : Step(369): len = 18497.3, overlap = 27.5
PHY-3002 : Step(370): len = 18518.9, overlap = 27.25
PHY-3002 : Step(371): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(372): len = 18659, overlap = 26.75
PHY-3002 : Step(373): len = 18970.5, overlap = 26.25
PHY-3002 : Step(374): len = 19399.1, overlap = 26.25
PHY-3002 : Step(375): len = 19366.8, overlap = 25.5
PHY-3002 : Step(376): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(377): len = 19687.6, overlap = 26
PHY-3002 : Step(378): len = 20347.9, overlap = 23.25
PHY-3002 : Step(379): len = 20670.2, overlap = 22.25
PHY-3002 : Step(380): len = 20640.7, overlap = 21.5
PHY-3002 : Step(381): len = 20552.4, overlap = 23.5
PHY-3002 : Step(382): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(383): len = 21005.5, overlap = 23.5
PHY-3002 : Step(384): len = 21310.5, overlap = 22.5
PHY-3002 : Step(385): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(386): len = 21683, overlap = 21.5
PHY-3002 : Step(387): len = 22097.7, overlap = 21
PHY-3002 : Step(388): len = 22103.9, overlap = 19.75
PHY-3002 : Step(389): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049482s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (126.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(390): len = 23701.9, overlap = 5.5
PHY-3002 : Step(391): len = 23446.7, overlap = 10
PHY-3002 : Step(392): len = 22930, overlap = 12.75
PHY-3002 : Step(393): len = 22634.4, overlap = 15.25
PHY-3002 : Step(394): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(395): len = 22655, overlap = 15.25
PHY-3002 : Step(396): len = 22777.3, overlap = 14.75
PHY-3002 : Step(397): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(398): len = 22915.1, overlap = 14
PHY-3002 : Step(399): len = 23000.9, overlap = 14.5
PHY-3002 : Step(400): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  1.957849s wall, 2.854818s user + 0.998406s system = 3.853225s CPU (196.8%)

RUN-1004 : used memory is 278 MB, reserved memory is 239 MB, peak memory is 376 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 171 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014951s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.3%)

PHY-1001 : End global routing;  0.043933s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (106.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033260s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52464, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.078765s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (115.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012231s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (255.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008963s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (348.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52424
PHY-1001 : End DR Iter 3; 0.007468s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (208.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.665224s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (114.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.819170s wall, 2.012413s user + 0.078001s system = 2.090413s CPU (114.9%)

RUN-1004 : used memory is 287 MB, reserved memory is 248 MB, peak memory is 376 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5103
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13521 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.923123s wall, 9.484861s user + 0.062400s system = 9.547261s CPU (326.6%)

RUN-1004 : used memory is 287 MB, reserved memory is 249 MB, peak memory is 376 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.138681s wall, 1.092007s user + 0.046800s system = 1.138807s CPU (100.0%)

RUN-1004 : used memory is 376 MB, reserved memory is 337 MB, peak memory is 379 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  41.167146s wall, 4.539629s user + 0.780005s system = 5.319634s CPU (12.9%)

RUN-1004 : used memory is 377 MB, reserved memory is 339 MB, peak memory is 381 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.680799s wall, 0.296402s user + 0.218401s system = 0.514803s CPU (5.9%)

RUN-1004 : used memory is 310 MB, reserved memory is 270 MB, peak memory is 381 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  52.409374s wall, 6.396041s user + 1.170008s system = 7.566048s CPU (14.4%)

RUN-1004 : used memory is 299 MB, reserved memory is 261 MB, peak memory is 381 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 198/0 useful/useless nets, 142/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 198/0 useful/useless nets, 142/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 247/0 useful/useless nets, 191/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 30 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.352562s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (109.6%)

RUN-1004 : used memory is 263 MB, reserved memory is 225 MB, peak memory is 381 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070625s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (88.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(401): len = 73733.6, overlap = 18
PHY-3002 : Step(402): len = 61875, overlap = 18
PHY-3002 : Step(403): len = 54063.3, overlap = 18
PHY-3002 : Step(404): len = 48852.4, overlap = 18
PHY-3002 : Step(405): len = 44176.1, overlap = 18
PHY-3002 : Step(406): len = 39463.3, overlap = 18
PHY-3002 : Step(407): len = 36134.7, overlap = 18
PHY-3002 : Step(408): len = 32557.8, overlap = 19.5
PHY-3002 : Step(409): len = 28975, overlap = 22.5
PHY-3002 : Step(410): len = 26835.7, overlap = 23.25
PHY-3002 : Step(411): len = 24869.1, overlap = 24.75
PHY-3002 : Step(412): len = 20792.9, overlap = 27.5
PHY-3002 : Step(413): len = 20001.4, overlap = 27.75
PHY-3002 : Step(414): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(415): len = 18628.7, overlap = 30.5
PHY-3002 : Step(416): len = 18935.1, overlap = 26.75
PHY-3002 : Step(417): len = 18992.9, overlap = 26.75
PHY-3002 : Step(418): len = 18517.3, overlap = 26.75
PHY-3002 : Step(419): len = 18466.5, overlap = 26.25
PHY-3002 : Step(420): len = 18448.3, overlap = 26.25
PHY-3002 : Step(421): len = 18074.7, overlap = 25.5
PHY-3002 : Step(422): len = 17755.1, overlap = 23.75
PHY-3002 : Step(423): len = 17693.9, overlap = 22.75
PHY-3002 : Step(424): len = 17517.7, overlap = 22
PHY-3002 : Step(425): len = 17473.5, overlap = 15.75
PHY-3002 : Step(426): len = 17439.9, overlap = 16.25
PHY-3002 : Step(427): len = 17115.6, overlap = 15.75
PHY-3002 : Step(428): len = 17096.8, overlap = 18
PHY-3002 : Step(429): len = 17050.8, overlap = 23
PHY-3002 : Step(430): len = 16896.3, overlap = 18.5
PHY-3002 : Step(431): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(432): len = 17187.4, overlap = 18.75
PHY-3002 : Step(433): len = 17218.5, overlap = 18.75
PHY-3002 : Step(434): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(435): len = 17313.8, overlap = 23
PHY-3002 : Step(436): len = 17656.3, overlap = 23
PHY-3002 : Step(437): len = 18245.9, overlap = 27
PHY-3002 : Step(438): len = 18094.5, overlap = 26.5
PHY-3002 : Step(439): len = 17852.3, overlap = 21.75
PHY-3002 : Step(440): len = 17825.6, overlap = 21.75
PHY-3002 : Step(441): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(442): len = 17954.9, overlap = 17.25
PHY-3002 : Step(443): len = 18021.2, overlap = 16.75
PHY-3002 : Step(444): len = 18358.5, overlap = 11.75
PHY-3002 : Step(445): len = 18441.5, overlap = 13.25
PHY-3002 : Step(446): len = 18552.9, overlap = 13
PHY-3002 : Step(447): len = 18480.7, overlap = 13
PHY-3002 : Step(448): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004927s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(449): len = 18600.4, overlap = 11.5
PHY-3002 : Step(450): len = 18561.9, overlap = 13
PHY-3002 : Step(451): len = 18321.7, overlap = 13.5
PHY-3002 : Step(452): len = 18275, overlap = 13.5
PHY-3002 : Step(453): len = 18075.5, overlap = 14.5
PHY-3002 : Step(454): len = 17948.1, overlap = 15.75
PHY-3002 : Step(455): len = 17758.3, overlap = 15.75
PHY-3002 : Step(456): len = 17677, overlap = 16.25
PHY-3002 : Step(457): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(458): len = 17360.8, overlap = 16.25
PHY-3002 : Step(459): len = 17360.8, overlap = 16.25
PHY-3002 : Step(460): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(461): len = 17382.5, overlap = 16.25
PHY-3002 : Step(462): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(463): len = 17401.2, overlap = 33.25
PHY-3002 : Step(464): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(465): len = 17577.8, overlap = 32.75
PHY-3002 : Step(466): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(467): len = 17756.1, overlap = 31.5
PHY-3002 : Step(468): len = 18437.3, overlap = 29.25
PHY-3002 : Step(469): len = 18497.3, overlap = 27.5
PHY-3002 : Step(470): len = 18518.9, overlap = 27.25
PHY-3002 : Step(471): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(472): len = 18659, overlap = 26.75
PHY-3002 : Step(473): len = 18970.5, overlap = 26.25
PHY-3002 : Step(474): len = 19399.1, overlap = 26.25
PHY-3002 : Step(475): len = 19366.8, overlap = 25.5
PHY-3002 : Step(476): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(477): len = 19687.6, overlap = 26
PHY-3002 : Step(478): len = 20347.9, overlap = 23.25
PHY-3002 : Step(479): len = 20670.2, overlap = 22.25
PHY-3002 : Step(480): len = 20640.7, overlap = 21.5
PHY-3002 : Step(481): len = 20552.4, overlap = 23.5
PHY-3002 : Step(482): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(483): len = 21005.5, overlap = 23.5
PHY-3002 : Step(484): len = 21310.5, overlap = 22.5
PHY-3002 : Step(485): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(486): len = 21683, overlap = 21.5
PHY-3002 : Step(487): len = 22097.7, overlap = 21
PHY-3002 : Step(488): len = 22103.9, overlap = 19.75
PHY-3002 : Step(489): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045547s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (171.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(490): len = 23701.9, overlap = 5.5
PHY-3002 : Step(491): len = 23446.7, overlap = 10
PHY-3002 : Step(492): len = 22930, overlap = 12.75
PHY-3002 : Step(493): len = 22634.4, overlap = 15.25
PHY-3002 : Step(494): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(495): len = 22655, overlap = 15.25
PHY-3002 : Step(496): len = 22777.3, overlap = 14.75
PHY-3002 : Step(497): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(498): len = 22915.1, overlap = 14
PHY-3002 : Step(499): len = 23000.9, overlap = 14.5
PHY-3002 : Step(500): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  1.928734s wall, 2.854818s user + 0.811205s system = 3.666024s CPU (190.1%)

RUN-1004 : used memory is 264 MB, reserved memory is 226 MB, peak memory is 381 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 171 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015369s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (203.0%)

PHY-1001 : End global routing;  0.044465s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034544s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (180.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52464, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.088672s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (113.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011918s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (130.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52424
PHY-1001 : End DR Iter 3; 0.008562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.686927s wall, 1.856412s user + 0.015600s system = 1.872012s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.843258s wall, 2.028013s user + 0.015600s system = 2.043613s CPU (110.9%)

RUN-1004 : used memory is 278 MB, reserved memory is 239 MB, peak memory is 381 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5103
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13521 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.829395s wall, 9.609662s user + 0.078001s system = 9.687662s CPU (342.4%)

RUN-1004 : used memory is 280 MB, reserved memory is 240 MB, peak memory is 381 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.135433s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (100.3%)

RUN-1004 : used memory is 385 MB, reserved memory is 346 MB, peak memory is 388 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  40.353139s wall, 2.652017s user + 0.530403s system = 3.182420s CPU (7.9%)

RUN-1004 : used memory is 387 MB, reserved memory is 348 MB, peak memory is 390 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.657085s wall, 0.421203s user + 0.140401s system = 0.561604s CPU (6.5%)

RUN-1004 : used memory is 316 MB, reserved memory is 276 MB, peak memory is 390 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  51.529583s wall, 4.602030s user + 0.780005s system = 5.382034s CPU (10.4%)

RUN-1004 : used memory is 305 MB, reserved memory is 267 MB, peak memory is 390 MB
GUI-1001 : Download success!
