# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2140 \
    name layer7_out_cpy2_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_0 \
    op interface \
    ports { layer7_out_cpy2_V_0_0_address0 { O 7 vector } layer7_out_cpy2_V_0_0_ce0 { O 1 bit } layer7_out_cpy2_V_0_0_q0 { I 14 vector } layer7_out_cpy2_V_0_0_address1 { O 7 vector } layer7_out_cpy2_V_0_0_ce1 { O 1 bit } layer7_out_cpy2_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2141 \
    name layer7_out_cpy2_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_1 \
    op interface \
    ports { layer7_out_cpy2_V_0_1_address0 { O 7 vector } layer7_out_cpy2_V_0_1_ce0 { O 1 bit } layer7_out_cpy2_V_0_1_q0 { I 14 vector } layer7_out_cpy2_V_0_1_address1 { O 7 vector } layer7_out_cpy2_V_0_1_ce1 { O 1 bit } layer7_out_cpy2_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2142 \
    name layer7_out_cpy2_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_2 \
    op interface \
    ports { layer7_out_cpy2_V_0_2_address0 { O 7 vector } layer7_out_cpy2_V_0_2_ce0 { O 1 bit } layer7_out_cpy2_V_0_2_q0 { I 14 vector } layer7_out_cpy2_V_0_2_address1 { O 7 vector } layer7_out_cpy2_V_0_2_ce1 { O 1 bit } layer7_out_cpy2_V_0_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2143 \
    name layer7_out_cpy2_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_3 \
    op interface \
    ports { layer7_out_cpy2_V_0_3_address0 { O 7 vector } layer7_out_cpy2_V_0_3_ce0 { O 1 bit } layer7_out_cpy2_V_0_3_q0 { I 14 vector } layer7_out_cpy2_V_0_3_address1 { O 7 vector } layer7_out_cpy2_V_0_3_ce1 { O 1 bit } layer7_out_cpy2_V_0_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2144 \
    name edge_index_cpy4_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_0_0 \
    op interface \
    ports { edge_index_cpy4_V_0_0_address0 { O 7 vector } edge_index_cpy4_V_0_0_ce0 { O 1 bit } edge_index_cpy4_V_0_0_q0 { I 14 vector } edge_index_cpy4_V_0_0_address1 { O 7 vector } edge_index_cpy4_V_0_0_ce1 { O 1 bit } edge_index_cpy4_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2145 \
    name edge_index_cpy4_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_0_1 \
    op interface \
    ports { edge_index_cpy4_V_0_1_address0 { O 7 vector } edge_index_cpy4_V_0_1_ce0 { O 1 bit } edge_index_cpy4_V_0_1_q0 { I 14 vector } edge_index_cpy4_V_0_1_address1 { O 7 vector } edge_index_cpy4_V_0_1_ce1 { O 1 bit } edge_index_cpy4_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2146 \
    name node_attr_1D_s_mat_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_0_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2147 \
    name node_attr_1D_r_mat_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_0_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2148 \
    name node_attr_1D_s_mat_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_0_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2149 \
    name node_attr_1D_r_mat_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_0_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2150 \
    name node_attr_1D_s_mat_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_0_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2151 \
    name node_attr_1D_r_mat_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_0_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2152 \
    name layer11_out_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_0 \
    op interface \
    ports { layer11_out_0_address0 { O 7 vector } layer11_out_0_ce0 { O 1 bit } layer11_out_0_we0 { O 1 bit } layer11_out_0_d0 { O 7 vector } layer11_out_0_address1 { O 7 vector } layer11_out_0_ce1 { O 1 bit } layer11_out_0_we1 { O 1 bit } layer11_out_0_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2153 \
    name layer7_out_cpy2_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_0 \
    op interface \
    ports { layer7_out_cpy2_V_1_0_address0 { O 7 vector } layer7_out_cpy2_V_1_0_ce0 { O 1 bit } layer7_out_cpy2_V_1_0_q0 { I 14 vector } layer7_out_cpy2_V_1_0_address1 { O 7 vector } layer7_out_cpy2_V_1_0_ce1 { O 1 bit } layer7_out_cpy2_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2154 \
    name layer7_out_cpy2_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_1 \
    op interface \
    ports { layer7_out_cpy2_V_1_1_address0 { O 7 vector } layer7_out_cpy2_V_1_1_ce0 { O 1 bit } layer7_out_cpy2_V_1_1_q0 { I 14 vector } layer7_out_cpy2_V_1_1_address1 { O 7 vector } layer7_out_cpy2_V_1_1_ce1 { O 1 bit } layer7_out_cpy2_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2155 \
    name layer7_out_cpy2_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_2 \
    op interface \
    ports { layer7_out_cpy2_V_1_2_address0 { O 7 vector } layer7_out_cpy2_V_1_2_ce0 { O 1 bit } layer7_out_cpy2_V_1_2_q0 { I 14 vector } layer7_out_cpy2_V_1_2_address1 { O 7 vector } layer7_out_cpy2_V_1_2_ce1 { O 1 bit } layer7_out_cpy2_V_1_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2156 \
    name layer7_out_cpy2_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_3 \
    op interface \
    ports { layer7_out_cpy2_V_1_3_address0 { O 7 vector } layer7_out_cpy2_V_1_3_ce0 { O 1 bit } layer7_out_cpy2_V_1_3_q0 { I 14 vector } layer7_out_cpy2_V_1_3_address1 { O 7 vector } layer7_out_cpy2_V_1_3_ce1 { O 1 bit } layer7_out_cpy2_V_1_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2157 \
    name edge_index_cpy4_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_1_0 \
    op interface \
    ports { edge_index_cpy4_V_1_0_address0 { O 7 vector } edge_index_cpy4_V_1_0_ce0 { O 1 bit } edge_index_cpy4_V_1_0_q0 { I 14 vector } edge_index_cpy4_V_1_0_address1 { O 7 vector } edge_index_cpy4_V_1_0_ce1 { O 1 bit } edge_index_cpy4_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2158 \
    name edge_index_cpy4_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_1_1 \
    op interface \
    ports { edge_index_cpy4_V_1_1_address0 { O 7 vector } edge_index_cpy4_V_1_1_ce0 { O 1 bit } edge_index_cpy4_V_1_1_q0 { I 14 vector } edge_index_cpy4_V_1_1_address1 { O 7 vector } edge_index_cpy4_V_1_1_ce1 { O 1 bit } edge_index_cpy4_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2159 \
    name node_attr_1D_s_mat_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_1_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2160 \
    name node_attr_1D_r_mat_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_1_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2161 \
    name node_attr_1D_s_mat_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_1_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2162 \
    name node_attr_1D_r_mat_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_1_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2163 \
    name node_attr_1D_s_mat_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_1_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2164 \
    name node_attr_1D_r_mat_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_1_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2165 \
    name layer11_out_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_1 \
    op interface \
    ports { layer11_out_1_address0 { O 7 vector } layer11_out_1_ce0 { O 1 bit } layer11_out_1_we0 { O 1 bit } layer11_out_1_d0 { O 7 vector } layer11_out_1_address1 { O 7 vector } layer11_out_1_ce1 { O 1 bit } layer11_out_1_we1 { O 1 bit } layer11_out_1_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2166 \
    name layer7_out_cpy2_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_0 \
    op interface \
    ports { layer7_out_cpy2_V_2_0_address0 { O 7 vector } layer7_out_cpy2_V_2_0_ce0 { O 1 bit } layer7_out_cpy2_V_2_0_q0 { I 14 vector } layer7_out_cpy2_V_2_0_address1 { O 7 vector } layer7_out_cpy2_V_2_0_ce1 { O 1 bit } layer7_out_cpy2_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2167 \
    name layer7_out_cpy2_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_1 \
    op interface \
    ports { layer7_out_cpy2_V_2_1_address0 { O 7 vector } layer7_out_cpy2_V_2_1_ce0 { O 1 bit } layer7_out_cpy2_V_2_1_q0 { I 14 vector } layer7_out_cpy2_V_2_1_address1 { O 7 vector } layer7_out_cpy2_V_2_1_ce1 { O 1 bit } layer7_out_cpy2_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2168 \
    name layer7_out_cpy2_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_2 \
    op interface \
    ports { layer7_out_cpy2_V_2_2_address0 { O 7 vector } layer7_out_cpy2_V_2_2_ce0 { O 1 bit } layer7_out_cpy2_V_2_2_q0 { I 14 vector } layer7_out_cpy2_V_2_2_address1 { O 7 vector } layer7_out_cpy2_V_2_2_ce1 { O 1 bit } layer7_out_cpy2_V_2_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2169 \
    name layer7_out_cpy2_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_3 \
    op interface \
    ports { layer7_out_cpy2_V_2_3_address0 { O 7 vector } layer7_out_cpy2_V_2_3_ce0 { O 1 bit } layer7_out_cpy2_V_2_3_q0 { I 14 vector } layer7_out_cpy2_V_2_3_address1 { O 7 vector } layer7_out_cpy2_V_2_3_ce1 { O 1 bit } layer7_out_cpy2_V_2_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2170 \
    name edge_index_cpy4_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_2_0 \
    op interface \
    ports { edge_index_cpy4_V_2_0_address0 { O 7 vector } edge_index_cpy4_V_2_0_ce0 { O 1 bit } edge_index_cpy4_V_2_0_q0 { I 14 vector } edge_index_cpy4_V_2_0_address1 { O 7 vector } edge_index_cpy4_V_2_0_ce1 { O 1 bit } edge_index_cpy4_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2171 \
    name edge_index_cpy4_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_2_1 \
    op interface \
    ports { edge_index_cpy4_V_2_1_address0 { O 7 vector } edge_index_cpy4_V_2_1_ce0 { O 1 bit } edge_index_cpy4_V_2_1_q0 { I 14 vector } edge_index_cpy4_V_2_1_address1 { O 7 vector } edge_index_cpy4_V_2_1_ce1 { O 1 bit } edge_index_cpy4_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2172 \
    name node_attr_1D_s_mat_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_2_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2173 \
    name node_attr_1D_r_mat_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_2_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2174 \
    name node_attr_1D_s_mat_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_2_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2175 \
    name node_attr_1D_r_mat_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_2_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2176 \
    name node_attr_1D_s_mat_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_2_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2177 \
    name node_attr_1D_r_mat_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_2_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2178 \
    name layer11_out_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_2 \
    op interface \
    ports { layer11_out_2_address0 { O 7 vector } layer11_out_2_ce0 { O 1 bit } layer11_out_2_we0 { O 1 bit } layer11_out_2_d0 { O 7 vector } layer11_out_2_address1 { O 7 vector } layer11_out_2_ce1 { O 1 bit } layer11_out_2_we1 { O 1 bit } layer11_out_2_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2179 \
    name layer7_out_cpy2_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_0 \
    op interface \
    ports { layer7_out_cpy2_V_3_0_address0 { O 7 vector } layer7_out_cpy2_V_3_0_ce0 { O 1 bit } layer7_out_cpy2_V_3_0_q0 { I 14 vector } layer7_out_cpy2_V_3_0_address1 { O 7 vector } layer7_out_cpy2_V_3_0_ce1 { O 1 bit } layer7_out_cpy2_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2180 \
    name layer7_out_cpy2_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_1 \
    op interface \
    ports { layer7_out_cpy2_V_3_1_address0 { O 7 vector } layer7_out_cpy2_V_3_1_ce0 { O 1 bit } layer7_out_cpy2_V_3_1_q0 { I 14 vector } layer7_out_cpy2_V_3_1_address1 { O 7 vector } layer7_out_cpy2_V_3_1_ce1 { O 1 bit } layer7_out_cpy2_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2181 \
    name layer7_out_cpy2_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_2 \
    op interface \
    ports { layer7_out_cpy2_V_3_2_address0 { O 7 vector } layer7_out_cpy2_V_3_2_ce0 { O 1 bit } layer7_out_cpy2_V_3_2_q0 { I 14 vector } layer7_out_cpy2_V_3_2_address1 { O 7 vector } layer7_out_cpy2_V_3_2_ce1 { O 1 bit } layer7_out_cpy2_V_3_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2182 \
    name layer7_out_cpy2_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_3 \
    op interface \
    ports { layer7_out_cpy2_V_3_3_address0 { O 7 vector } layer7_out_cpy2_V_3_3_ce0 { O 1 bit } layer7_out_cpy2_V_3_3_q0 { I 14 vector } layer7_out_cpy2_V_3_3_address1 { O 7 vector } layer7_out_cpy2_V_3_3_ce1 { O 1 bit } layer7_out_cpy2_V_3_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2183 \
    name edge_index_cpy4_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_3_0 \
    op interface \
    ports { edge_index_cpy4_V_3_0_address0 { O 7 vector } edge_index_cpy4_V_3_0_ce0 { O 1 bit } edge_index_cpy4_V_3_0_q0 { I 14 vector } edge_index_cpy4_V_3_0_address1 { O 7 vector } edge_index_cpy4_V_3_0_ce1 { O 1 bit } edge_index_cpy4_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2184 \
    name edge_index_cpy4_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_3_1 \
    op interface \
    ports { edge_index_cpy4_V_3_1_address0 { O 7 vector } edge_index_cpy4_V_3_1_ce0 { O 1 bit } edge_index_cpy4_V_3_1_q0 { I 14 vector } edge_index_cpy4_V_3_1_address1 { O 7 vector } edge_index_cpy4_V_3_1_ce1 { O 1 bit } edge_index_cpy4_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2185 \
    name node_attr_1D_s_mat_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_3_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2186 \
    name node_attr_1D_r_mat_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_3_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2187 \
    name node_attr_1D_s_mat_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_3_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2188 \
    name node_attr_1D_r_mat_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_3_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2189 \
    name node_attr_1D_s_mat_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_3_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2190 \
    name node_attr_1D_r_mat_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_3_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2191 \
    name layer11_out_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_3 \
    op interface \
    ports { layer11_out_3_address0 { O 7 vector } layer11_out_3_ce0 { O 1 bit } layer11_out_3_we0 { O 1 bit } layer11_out_3_d0 { O 7 vector } layer11_out_3_address1 { O 7 vector } layer11_out_3_ce1 { O 1 bit } layer11_out_3_we1 { O 1 bit } layer11_out_3_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2192 \
    name layer7_out_cpy2_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_0 \
    op interface \
    ports { layer7_out_cpy2_V_4_0_address0 { O 7 vector } layer7_out_cpy2_V_4_0_ce0 { O 1 bit } layer7_out_cpy2_V_4_0_q0 { I 14 vector } layer7_out_cpy2_V_4_0_address1 { O 7 vector } layer7_out_cpy2_V_4_0_ce1 { O 1 bit } layer7_out_cpy2_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2193 \
    name layer7_out_cpy2_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_1 \
    op interface \
    ports { layer7_out_cpy2_V_4_1_address0 { O 7 vector } layer7_out_cpy2_V_4_1_ce0 { O 1 bit } layer7_out_cpy2_V_4_1_q0 { I 14 vector } layer7_out_cpy2_V_4_1_address1 { O 7 vector } layer7_out_cpy2_V_4_1_ce1 { O 1 bit } layer7_out_cpy2_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2194 \
    name layer7_out_cpy2_V_4_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_2 \
    op interface \
    ports { layer7_out_cpy2_V_4_2_address0 { O 7 vector } layer7_out_cpy2_V_4_2_ce0 { O 1 bit } layer7_out_cpy2_V_4_2_q0 { I 14 vector } layer7_out_cpy2_V_4_2_address1 { O 7 vector } layer7_out_cpy2_V_4_2_ce1 { O 1 bit } layer7_out_cpy2_V_4_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2195 \
    name layer7_out_cpy2_V_4_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_3 \
    op interface \
    ports { layer7_out_cpy2_V_4_3_address0 { O 7 vector } layer7_out_cpy2_V_4_3_ce0 { O 1 bit } layer7_out_cpy2_V_4_3_q0 { I 14 vector } layer7_out_cpy2_V_4_3_address1 { O 7 vector } layer7_out_cpy2_V_4_3_ce1 { O 1 bit } layer7_out_cpy2_V_4_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2196 \
    name edge_index_cpy4_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_4_0 \
    op interface \
    ports { edge_index_cpy4_V_4_0_address0 { O 7 vector } edge_index_cpy4_V_4_0_ce0 { O 1 bit } edge_index_cpy4_V_4_0_q0 { I 14 vector } edge_index_cpy4_V_4_0_address1 { O 7 vector } edge_index_cpy4_V_4_0_ce1 { O 1 bit } edge_index_cpy4_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2197 \
    name edge_index_cpy4_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_4_1 \
    op interface \
    ports { edge_index_cpy4_V_4_1_address0 { O 7 vector } edge_index_cpy4_V_4_1_ce0 { O 1 bit } edge_index_cpy4_V_4_1_q0 { I 14 vector } edge_index_cpy4_V_4_1_address1 { O 7 vector } edge_index_cpy4_V_4_1_ce1 { O 1 bit } edge_index_cpy4_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2198 \
    name node_attr_1D_s_mat_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_4_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2199 \
    name node_attr_1D_r_mat_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_4_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2200 \
    name node_attr_1D_s_mat_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_4_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2201 \
    name node_attr_1D_r_mat_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_4_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2202 \
    name node_attr_1D_s_mat_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_4_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2203 \
    name node_attr_1D_r_mat_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_4_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2204 \
    name layer11_out_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_4 \
    op interface \
    ports { layer11_out_4_address0 { O 7 vector } layer11_out_4_ce0 { O 1 bit } layer11_out_4_we0 { O 1 bit } layer11_out_4_d0 { O 7 vector } layer11_out_4_address1 { O 7 vector } layer11_out_4_ce1 { O 1 bit } layer11_out_4_we1 { O 1 bit } layer11_out_4_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2205 \
    name layer7_out_cpy2_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_0 \
    op interface \
    ports { layer7_out_cpy2_V_5_0_address0 { O 7 vector } layer7_out_cpy2_V_5_0_ce0 { O 1 bit } layer7_out_cpy2_V_5_0_q0 { I 14 vector } layer7_out_cpy2_V_5_0_address1 { O 7 vector } layer7_out_cpy2_V_5_0_ce1 { O 1 bit } layer7_out_cpy2_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2206 \
    name layer7_out_cpy2_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_1 \
    op interface \
    ports { layer7_out_cpy2_V_5_1_address0 { O 7 vector } layer7_out_cpy2_V_5_1_ce0 { O 1 bit } layer7_out_cpy2_V_5_1_q0 { I 14 vector } layer7_out_cpy2_V_5_1_address1 { O 7 vector } layer7_out_cpy2_V_5_1_ce1 { O 1 bit } layer7_out_cpy2_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2207 \
    name layer7_out_cpy2_V_5_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_2 \
    op interface \
    ports { layer7_out_cpy2_V_5_2_address0 { O 7 vector } layer7_out_cpy2_V_5_2_ce0 { O 1 bit } layer7_out_cpy2_V_5_2_q0 { I 14 vector } layer7_out_cpy2_V_5_2_address1 { O 7 vector } layer7_out_cpy2_V_5_2_ce1 { O 1 bit } layer7_out_cpy2_V_5_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2208 \
    name layer7_out_cpy2_V_5_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_3 \
    op interface \
    ports { layer7_out_cpy2_V_5_3_address0 { O 7 vector } layer7_out_cpy2_V_5_3_ce0 { O 1 bit } layer7_out_cpy2_V_5_3_q0 { I 14 vector } layer7_out_cpy2_V_5_3_address1 { O 7 vector } layer7_out_cpy2_V_5_3_ce1 { O 1 bit } layer7_out_cpy2_V_5_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2209 \
    name edge_index_cpy4_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_5_0 \
    op interface \
    ports { edge_index_cpy4_V_5_0_address0 { O 7 vector } edge_index_cpy4_V_5_0_ce0 { O 1 bit } edge_index_cpy4_V_5_0_q0 { I 14 vector } edge_index_cpy4_V_5_0_address1 { O 7 vector } edge_index_cpy4_V_5_0_ce1 { O 1 bit } edge_index_cpy4_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2210 \
    name edge_index_cpy4_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_5_1 \
    op interface \
    ports { edge_index_cpy4_V_5_1_address0 { O 7 vector } edge_index_cpy4_V_5_1_ce0 { O 1 bit } edge_index_cpy4_V_5_1_q0 { I 14 vector } edge_index_cpy4_V_5_1_address1 { O 7 vector } edge_index_cpy4_V_5_1_ce1 { O 1 bit } edge_index_cpy4_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2211 \
    name node_attr_1D_s_mat_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_5_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2212 \
    name node_attr_1D_r_mat_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_5_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2213 \
    name node_attr_1D_s_mat_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_5_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2214 \
    name node_attr_1D_r_mat_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_5_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2215 \
    name node_attr_1D_s_mat_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_5_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2216 \
    name node_attr_1D_r_mat_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_5_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2217 \
    name layer11_out_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_5 \
    op interface \
    ports { layer11_out_5_address0 { O 7 vector } layer11_out_5_ce0 { O 1 bit } layer11_out_5_we0 { O 1 bit } layer11_out_5_d0 { O 7 vector } layer11_out_5_address1 { O 7 vector } layer11_out_5_ce1 { O 1 bit } layer11_out_5_we1 { O 1 bit } layer11_out_5_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2218 \
    name layer7_out_cpy2_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_0 \
    op interface \
    ports { layer7_out_cpy2_V_6_0_address0 { O 7 vector } layer7_out_cpy2_V_6_0_ce0 { O 1 bit } layer7_out_cpy2_V_6_0_q0 { I 14 vector } layer7_out_cpy2_V_6_0_address1 { O 7 vector } layer7_out_cpy2_V_6_0_ce1 { O 1 bit } layer7_out_cpy2_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2219 \
    name layer7_out_cpy2_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_1 \
    op interface \
    ports { layer7_out_cpy2_V_6_1_address0 { O 7 vector } layer7_out_cpy2_V_6_1_ce0 { O 1 bit } layer7_out_cpy2_V_6_1_q0 { I 14 vector } layer7_out_cpy2_V_6_1_address1 { O 7 vector } layer7_out_cpy2_V_6_1_ce1 { O 1 bit } layer7_out_cpy2_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2220 \
    name layer7_out_cpy2_V_6_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_2 \
    op interface \
    ports { layer7_out_cpy2_V_6_2_address0 { O 7 vector } layer7_out_cpy2_V_6_2_ce0 { O 1 bit } layer7_out_cpy2_V_6_2_q0 { I 14 vector } layer7_out_cpy2_V_6_2_address1 { O 7 vector } layer7_out_cpy2_V_6_2_ce1 { O 1 bit } layer7_out_cpy2_V_6_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2221 \
    name layer7_out_cpy2_V_6_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_3 \
    op interface \
    ports { layer7_out_cpy2_V_6_3_address0 { O 7 vector } layer7_out_cpy2_V_6_3_ce0 { O 1 bit } layer7_out_cpy2_V_6_3_q0 { I 14 vector } layer7_out_cpy2_V_6_3_address1 { O 7 vector } layer7_out_cpy2_V_6_3_ce1 { O 1 bit } layer7_out_cpy2_V_6_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2222 \
    name edge_index_cpy4_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_6_0 \
    op interface \
    ports { edge_index_cpy4_V_6_0_address0 { O 7 vector } edge_index_cpy4_V_6_0_ce0 { O 1 bit } edge_index_cpy4_V_6_0_q0 { I 14 vector } edge_index_cpy4_V_6_0_address1 { O 7 vector } edge_index_cpy4_V_6_0_ce1 { O 1 bit } edge_index_cpy4_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2223 \
    name edge_index_cpy4_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_6_1 \
    op interface \
    ports { edge_index_cpy4_V_6_1_address0 { O 7 vector } edge_index_cpy4_V_6_1_ce0 { O 1 bit } edge_index_cpy4_V_6_1_q0 { I 14 vector } edge_index_cpy4_V_6_1_address1 { O 7 vector } edge_index_cpy4_V_6_1_ce1 { O 1 bit } edge_index_cpy4_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2224 \
    name node_attr_1D_s_mat_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_6_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2225 \
    name node_attr_1D_r_mat_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_6_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2226 \
    name node_attr_1D_s_mat_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_6_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2227 \
    name node_attr_1D_r_mat_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_6_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2228 \
    name node_attr_1D_s_mat_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_6_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2229 \
    name node_attr_1D_r_mat_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_6_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2230 \
    name layer11_out_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_6 \
    op interface \
    ports { layer11_out_6_address0 { O 7 vector } layer11_out_6_ce0 { O 1 bit } layer11_out_6_we0 { O 1 bit } layer11_out_6_d0 { O 7 vector } layer11_out_6_address1 { O 7 vector } layer11_out_6_ce1 { O 1 bit } layer11_out_6_we1 { O 1 bit } layer11_out_6_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2231 \
    name layer7_out_cpy2_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_0 \
    op interface \
    ports { layer7_out_cpy2_V_7_0_address0 { O 7 vector } layer7_out_cpy2_V_7_0_ce0 { O 1 bit } layer7_out_cpy2_V_7_0_q0 { I 14 vector } layer7_out_cpy2_V_7_0_address1 { O 7 vector } layer7_out_cpy2_V_7_0_ce1 { O 1 bit } layer7_out_cpy2_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2232 \
    name layer7_out_cpy2_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_1 \
    op interface \
    ports { layer7_out_cpy2_V_7_1_address0 { O 7 vector } layer7_out_cpy2_V_7_1_ce0 { O 1 bit } layer7_out_cpy2_V_7_1_q0 { I 14 vector } layer7_out_cpy2_V_7_1_address1 { O 7 vector } layer7_out_cpy2_V_7_1_ce1 { O 1 bit } layer7_out_cpy2_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2233 \
    name layer7_out_cpy2_V_7_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_2 \
    op interface \
    ports { layer7_out_cpy2_V_7_2_address0 { O 7 vector } layer7_out_cpy2_V_7_2_ce0 { O 1 bit } layer7_out_cpy2_V_7_2_q0 { I 14 vector } layer7_out_cpy2_V_7_2_address1 { O 7 vector } layer7_out_cpy2_V_7_2_ce1 { O 1 bit } layer7_out_cpy2_V_7_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2234 \
    name layer7_out_cpy2_V_7_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_3 \
    op interface \
    ports { layer7_out_cpy2_V_7_3_address0 { O 7 vector } layer7_out_cpy2_V_7_3_ce0 { O 1 bit } layer7_out_cpy2_V_7_3_q0 { I 14 vector } layer7_out_cpy2_V_7_3_address1 { O 7 vector } layer7_out_cpy2_V_7_3_ce1 { O 1 bit } layer7_out_cpy2_V_7_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2235 \
    name edge_index_cpy4_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_7_0 \
    op interface \
    ports { edge_index_cpy4_V_7_0_address0 { O 7 vector } edge_index_cpy4_V_7_0_ce0 { O 1 bit } edge_index_cpy4_V_7_0_q0 { I 14 vector } edge_index_cpy4_V_7_0_address1 { O 7 vector } edge_index_cpy4_V_7_0_ce1 { O 1 bit } edge_index_cpy4_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2236 \
    name edge_index_cpy4_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_7_1 \
    op interface \
    ports { edge_index_cpy4_V_7_1_address0 { O 7 vector } edge_index_cpy4_V_7_1_ce0 { O 1 bit } edge_index_cpy4_V_7_1_q0 { I 14 vector } edge_index_cpy4_V_7_1_address1 { O 7 vector } edge_index_cpy4_V_7_1_ce1 { O 1 bit } edge_index_cpy4_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2237 \
    name node_attr_1D_s_mat_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_7_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2238 \
    name node_attr_1D_r_mat_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_7_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2239 \
    name node_attr_1D_s_mat_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_7_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2240 \
    name node_attr_1D_r_mat_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_7_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2241 \
    name node_attr_1D_s_mat_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_7_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2242 \
    name node_attr_1D_r_mat_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_7_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2243 \
    name layer11_out_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_7 \
    op interface \
    ports { layer11_out_7_address0 { O 7 vector } layer11_out_7_ce0 { O 1 bit } layer11_out_7_we0 { O 1 bit } layer11_out_7_d0 { O 7 vector } layer11_out_7_address1 { O 7 vector } layer11_out_7_ce1 { O 1 bit } layer11_out_7_we1 { O 1 bit } layer11_out_7_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2244 \
    name layer7_out_cpy2_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_0 \
    op interface \
    ports { layer7_out_cpy2_V_8_0_address0 { O 7 vector } layer7_out_cpy2_V_8_0_ce0 { O 1 bit } layer7_out_cpy2_V_8_0_q0 { I 14 vector } layer7_out_cpy2_V_8_0_address1 { O 7 vector } layer7_out_cpy2_V_8_0_ce1 { O 1 bit } layer7_out_cpy2_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2245 \
    name layer7_out_cpy2_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_1 \
    op interface \
    ports { layer7_out_cpy2_V_8_1_address0 { O 7 vector } layer7_out_cpy2_V_8_1_ce0 { O 1 bit } layer7_out_cpy2_V_8_1_q0 { I 14 vector } layer7_out_cpy2_V_8_1_address1 { O 7 vector } layer7_out_cpy2_V_8_1_ce1 { O 1 bit } layer7_out_cpy2_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2246 \
    name layer7_out_cpy2_V_8_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_2 \
    op interface \
    ports { layer7_out_cpy2_V_8_2_address0 { O 7 vector } layer7_out_cpy2_V_8_2_ce0 { O 1 bit } layer7_out_cpy2_V_8_2_q0 { I 14 vector } layer7_out_cpy2_V_8_2_address1 { O 7 vector } layer7_out_cpy2_V_8_2_ce1 { O 1 bit } layer7_out_cpy2_V_8_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2247 \
    name layer7_out_cpy2_V_8_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_3 \
    op interface \
    ports { layer7_out_cpy2_V_8_3_address0 { O 7 vector } layer7_out_cpy2_V_8_3_ce0 { O 1 bit } layer7_out_cpy2_V_8_3_q0 { I 14 vector } layer7_out_cpy2_V_8_3_address1 { O 7 vector } layer7_out_cpy2_V_8_3_ce1 { O 1 bit } layer7_out_cpy2_V_8_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2248 \
    name edge_index_cpy4_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_8_0 \
    op interface \
    ports { edge_index_cpy4_V_8_0_address0 { O 7 vector } edge_index_cpy4_V_8_0_ce0 { O 1 bit } edge_index_cpy4_V_8_0_q0 { I 14 vector } edge_index_cpy4_V_8_0_address1 { O 7 vector } edge_index_cpy4_V_8_0_ce1 { O 1 bit } edge_index_cpy4_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2249 \
    name edge_index_cpy4_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_8_1 \
    op interface \
    ports { edge_index_cpy4_V_8_1_address0 { O 7 vector } edge_index_cpy4_V_8_1_ce0 { O 1 bit } edge_index_cpy4_V_8_1_q0 { I 14 vector } edge_index_cpy4_V_8_1_address1 { O 7 vector } edge_index_cpy4_V_8_1_ce1 { O 1 bit } edge_index_cpy4_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2250 \
    name node_attr_1D_s_mat_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_8_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2251 \
    name node_attr_1D_r_mat_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_8_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2252 \
    name node_attr_1D_s_mat_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_8_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2253 \
    name node_attr_1D_r_mat_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_8_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2254 \
    name node_attr_1D_s_mat_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_8_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2255 \
    name node_attr_1D_r_mat_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_8_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2256 \
    name layer11_out_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_8 \
    op interface \
    ports { layer11_out_8_address0 { O 7 vector } layer11_out_8_ce0 { O 1 bit } layer11_out_8_we0 { O 1 bit } layer11_out_8_d0 { O 7 vector } layer11_out_8_address1 { O 7 vector } layer11_out_8_ce1 { O 1 bit } layer11_out_8_we1 { O 1 bit } layer11_out_8_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2257 \
    name layer7_out_cpy2_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_0 \
    op interface \
    ports { layer7_out_cpy2_V_9_0_address0 { O 7 vector } layer7_out_cpy2_V_9_0_ce0 { O 1 bit } layer7_out_cpy2_V_9_0_q0 { I 14 vector } layer7_out_cpy2_V_9_0_address1 { O 7 vector } layer7_out_cpy2_V_9_0_ce1 { O 1 bit } layer7_out_cpy2_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2258 \
    name layer7_out_cpy2_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_1 \
    op interface \
    ports { layer7_out_cpy2_V_9_1_address0 { O 7 vector } layer7_out_cpy2_V_9_1_ce0 { O 1 bit } layer7_out_cpy2_V_9_1_q0 { I 14 vector } layer7_out_cpy2_V_9_1_address1 { O 7 vector } layer7_out_cpy2_V_9_1_ce1 { O 1 bit } layer7_out_cpy2_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2259 \
    name layer7_out_cpy2_V_9_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_2 \
    op interface \
    ports { layer7_out_cpy2_V_9_2_address0 { O 7 vector } layer7_out_cpy2_V_9_2_ce0 { O 1 bit } layer7_out_cpy2_V_9_2_q0 { I 14 vector } layer7_out_cpy2_V_9_2_address1 { O 7 vector } layer7_out_cpy2_V_9_2_ce1 { O 1 bit } layer7_out_cpy2_V_9_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2260 \
    name layer7_out_cpy2_V_9_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_3 \
    op interface \
    ports { layer7_out_cpy2_V_9_3_address0 { O 7 vector } layer7_out_cpy2_V_9_3_ce0 { O 1 bit } layer7_out_cpy2_V_9_3_q0 { I 14 vector } layer7_out_cpy2_V_9_3_address1 { O 7 vector } layer7_out_cpy2_V_9_3_ce1 { O 1 bit } layer7_out_cpy2_V_9_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2261 \
    name edge_index_cpy4_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_9_0 \
    op interface \
    ports { edge_index_cpy4_V_9_0_address0 { O 7 vector } edge_index_cpy4_V_9_0_ce0 { O 1 bit } edge_index_cpy4_V_9_0_q0 { I 14 vector } edge_index_cpy4_V_9_0_address1 { O 7 vector } edge_index_cpy4_V_9_0_ce1 { O 1 bit } edge_index_cpy4_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2262 \
    name edge_index_cpy4_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_9_1 \
    op interface \
    ports { edge_index_cpy4_V_9_1_address0 { O 7 vector } edge_index_cpy4_V_9_1_ce0 { O 1 bit } edge_index_cpy4_V_9_1_q0 { I 14 vector } edge_index_cpy4_V_9_1_address1 { O 7 vector } edge_index_cpy4_V_9_1_ce1 { O 1 bit } edge_index_cpy4_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2263 \
    name node_attr_1D_s_mat_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_9_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2264 \
    name node_attr_1D_r_mat_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_9_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2265 \
    name node_attr_1D_s_mat_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_9_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2266 \
    name node_attr_1D_r_mat_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_9_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2267 \
    name node_attr_1D_s_mat_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_9_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2268 \
    name node_attr_1D_r_mat_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_9_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2269 \
    name layer11_out_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_9 \
    op interface \
    ports { layer11_out_9_address0 { O 7 vector } layer11_out_9_ce0 { O 1 bit } layer11_out_9_we0 { O 1 bit } layer11_out_9_d0 { O 7 vector } layer11_out_9_address1 { O 7 vector } layer11_out_9_ce1 { O 1 bit } layer11_out_9_we1 { O 1 bit } layer11_out_9_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2270 \
    name layer7_out_cpy2_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_0 \
    op interface \
    ports { layer7_out_cpy2_V_10_0_address0 { O 7 vector } layer7_out_cpy2_V_10_0_ce0 { O 1 bit } layer7_out_cpy2_V_10_0_q0 { I 14 vector } layer7_out_cpy2_V_10_0_address1 { O 7 vector } layer7_out_cpy2_V_10_0_ce1 { O 1 bit } layer7_out_cpy2_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2271 \
    name layer7_out_cpy2_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_1 \
    op interface \
    ports { layer7_out_cpy2_V_10_1_address0 { O 7 vector } layer7_out_cpy2_V_10_1_ce0 { O 1 bit } layer7_out_cpy2_V_10_1_q0 { I 14 vector } layer7_out_cpy2_V_10_1_address1 { O 7 vector } layer7_out_cpy2_V_10_1_ce1 { O 1 bit } layer7_out_cpy2_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2272 \
    name layer7_out_cpy2_V_10_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_2 \
    op interface \
    ports { layer7_out_cpy2_V_10_2_address0 { O 7 vector } layer7_out_cpy2_V_10_2_ce0 { O 1 bit } layer7_out_cpy2_V_10_2_q0 { I 14 vector } layer7_out_cpy2_V_10_2_address1 { O 7 vector } layer7_out_cpy2_V_10_2_ce1 { O 1 bit } layer7_out_cpy2_V_10_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2273 \
    name layer7_out_cpy2_V_10_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_3 \
    op interface \
    ports { layer7_out_cpy2_V_10_3_address0 { O 7 vector } layer7_out_cpy2_V_10_3_ce0 { O 1 bit } layer7_out_cpy2_V_10_3_q0 { I 14 vector } layer7_out_cpy2_V_10_3_address1 { O 7 vector } layer7_out_cpy2_V_10_3_ce1 { O 1 bit } layer7_out_cpy2_V_10_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2274 \
    name edge_index_cpy4_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_10_0 \
    op interface \
    ports { edge_index_cpy4_V_10_0_address0 { O 7 vector } edge_index_cpy4_V_10_0_ce0 { O 1 bit } edge_index_cpy4_V_10_0_q0 { I 14 vector } edge_index_cpy4_V_10_0_address1 { O 7 vector } edge_index_cpy4_V_10_0_ce1 { O 1 bit } edge_index_cpy4_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2275 \
    name edge_index_cpy4_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_10_1 \
    op interface \
    ports { edge_index_cpy4_V_10_1_address0 { O 7 vector } edge_index_cpy4_V_10_1_ce0 { O 1 bit } edge_index_cpy4_V_10_1_q0 { I 14 vector } edge_index_cpy4_V_10_1_address1 { O 7 vector } edge_index_cpy4_V_10_1_ce1 { O 1 bit } edge_index_cpy4_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2276 \
    name node_attr_1D_s_mat_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_10_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2277 \
    name node_attr_1D_r_mat_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_10_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2278 \
    name node_attr_1D_s_mat_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_10_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2279 \
    name node_attr_1D_r_mat_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_10_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2280 \
    name node_attr_1D_s_mat_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_10_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2281 \
    name node_attr_1D_r_mat_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_10_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2282 \
    name layer11_out_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_10 \
    op interface \
    ports { layer11_out_10_address0 { O 7 vector } layer11_out_10_ce0 { O 1 bit } layer11_out_10_we0 { O 1 bit } layer11_out_10_d0 { O 7 vector } layer11_out_10_address1 { O 7 vector } layer11_out_10_ce1 { O 1 bit } layer11_out_10_we1 { O 1 bit } layer11_out_10_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2283 \
    name layer7_out_cpy2_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_0 \
    op interface \
    ports { layer7_out_cpy2_V_11_0_address0 { O 7 vector } layer7_out_cpy2_V_11_0_ce0 { O 1 bit } layer7_out_cpy2_V_11_0_q0 { I 14 vector } layer7_out_cpy2_V_11_0_address1 { O 7 vector } layer7_out_cpy2_V_11_0_ce1 { O 1 bit } layer7_out_cpy2_V_11_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2284 \
    name layer7_out_cpy2_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_1 \
    op interface \
    ports { layer7_out_cpy2_V_11_1_address0 { O 7 vector } layer7_out_cpy2_V_11_1_ce0 { O 1 bit } layer7_out_cpy2_V_11_1_q0 { I 14 vector } layer7_out_cpy2_V_11_1_address1 { O 7 vector } layer7_out_cpy2_V_11_1_ce1 { O 1 bit } layer7_out_cpy2_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2285 \
    name layer7_out_cpy2_V_11_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_2 \
    op interface \
    ports { layer7_out_cpy2_V_11_2_address0 { O 7 vector } layer7_out_cpy2_V_11_2_ce0 { O 1 bit } layer7_out_cpy2_V_11_2_q0 { I 14 vector } layer7_out_cpy2_V_11_2_address1 { O 7 vector } layer7_out_cpy2_V_11_2_ce1 { O 1 bit } layer7_out_cpy2_V_11_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2286 \
    name layer7_out_cpy2_V_11_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_3 \
    op interface \
    ports { layer7_out_cpy2_V_11_3_address0 { O 7 vector } layer7_out_cpy2_V_11_3_ce0 { O 1 bit } layer7_out_cpy2_V_11_3_q0 { I 14 vector } layer7_out_cpy2_V_11_3_address1 { O 7 vector } layer7_out_cpy2_V_11_3_ce1 { O 1 bit } layer7_out_cpy2_V_11_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2287 \
    name edge_index_cpy4_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_11_0 \
    op interface \
    ports { edge_index_cpy4_V_11_0_address0 { O 7 vector } edge_index_cpy4_V_11_0_ce0 { O 1 bit } edge_index_cpy4_V_11_0_q0 { I 14 vector } edge_index_cpy4_V_11_0_address1 { O 7 vector } edge_index_cpy4_V_11_0_ce1 { O 1 bit } edge_index_cpy4_V_11_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2288 \
    name edge_index_cpy4_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_11_1 \
    op interface \
    ports { edge_index_cpy4_V_11_1_address0 { O 7 vector } edge_index_cpy4_V_11_1_ce0 { O 1 bit } edge_index_cpy4_V_11_1_q0 { I 14 vector } edge_index_cpy4_V_11_1_address1 { O 7 vector } edge_index_cpy4_V_11_1_ce1 { O 1 bit } edge_index_cpy4_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2289 \
    name node_attr_1D_s_mat_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_11_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2290 \
    name node_attr_1D_r_mat_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_11_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2291 \
    name node_attr_1D_s_mat_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_11_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2292 \
    name node_attr_1D_r_mat_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_11_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2293 \
    name node_attr_1D_s_mat_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_11_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2294 \
    name node_attr_1D_r_mat_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_11_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2295 \
    name layer11_out_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_11 \
    op interface \
    ports { layer11_out_11_address0 { O 7 vector } layer11_out_11_ce0 { O 1 bit } layer11_out_11_we0 { O 1 bit } layer11_out_11_d0 { O 7 vector } layer11_out_11_address1 { O 7 vector } layer11_out_11_ce1 { O 1 bit } layer11_out_11_we1 { O 1 bit } layer11_out_11_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2296 \
    name layer7_out_cpy2_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_0 \
    op interface \
    ports { layer7_out_cpy2_V_12_0_address0 { O 7 vector } layer7_out_cpy2_V_12_0_ce0 { O 1 bit } layer7_out_cpy2_V_12_0_q0 { I 14 vector } layer7_out_cpy2_V_12_0_address1 { O 7 vector } layer7_out_cpy2_V_12_0_ce1 { O 1 bit } layer7_out_cpy2_V_12_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2297 \
    name layer7_out_cpy2_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_1 \
    op interface \
    ports { layer7_out_cpy2_V_12_1_address0 { O 7 vector } layer7_out_cpy2_V_12_1_ce0 { O 1 bit } layer7_out_cpy2_V_12_1_q0 { I 14 vector } layer7_out_cpy2_V_12_1_address1 { O 7 vector } layer7_out_cpy2_V_12_1_ce1 { O 1 bit } layer7_out_cpy2_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2298 \
    name layer7_out_cpy2_V_12_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_2 \
    op interface \
    ports { layer7_out_cpy2_V_12_2_address0 { O 7 vector } layer7_out_cpy2_V_12_2_ce0 { O 1 bit } layer7_out_cpy2_V_12_2_q0 { I 14 vector } layer7_out_cpy2_V_12_2_address1 { O 7 vector } layer7_out_cpy2_V_12_2_ce1 { O 1 bit } layer7_out_cpy2_V_12_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2299 \
    name layer7_out_cpy2_V_12_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_3 \
    op interface \
    ports { layer7_out_cpy2_V_12_3_address0 { O 7 vector } layer7_out_cpy2_V_12_3_ce0 { O 1 bit } layer7_out_cpy2_V_12_3_q0 { I 14 vector } layer7_out_cpy2_V_12_3_address1 { O 7 vector } layer7_out_cpy2_V_12_3_ce1 { O 1 bit } layer7_out_cpy2_V_12_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2300 \
    name edge_index_cpy4_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_12_0 \
    op interface \
    ports { edge_index_cpy4_V_12_0_address0 { O 7 vector } edge_index_cpy4_V_12_0_ce0 { O 1 bit } edge_index_cpy4_V_12_0_q0 { I 14 vector } edge_index_cpy4_V_12_0_address1 { O 7 vector } edge_index_cpy4_V_12_0_ce1 { O 1 bit } edge_index_cpy4_V_12_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2301 \
    name edge_index_cpy4_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_12_1 \
    op interface \
    ports { edge_index_cpy4_V_12_1_address0 { O 7 vector } edge_index_cpy4_V_12_1_ce0 { O 1 bit } edge_index_cpy4_V_12_1_q0 { I 14 vector } edge_index_cpy4_V_12_1_address1 { O 7 vector } edge_index_cpy4_V_12_1_ce1 { O 1 bit } edge_index_cpy4_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2302 \
    name node_attr_1D_s_mat_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_12_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2303 \
    name node_attr_1D_r_mat_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_12_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2304 \
    name node_attr_1D_s_mat_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_12_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2305 \
    name node_attr_1D_r_mat_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_12_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2306 \
    name node_attr_1D_s_mat_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_12_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2307 \
    name node_attr_1D_r_mat_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_12_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2308 \
    name layer11_out_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_12 \
    op interface \
    ports { layer11_out_12_address0 { O 7 vector } layer11_out_12_ce0 { O 1 bit } layer11_out_12_we0 { O 1 bit } layer11_out_12_d0 { O 7 vector } layer11_out_12_address1 { O 7 vector } layer11_out_12_ce1 { O 1 bit } layer11_out_12_we1 { O 1 bit } layer11_out_12_d1 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_12'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


