{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 19:59:40 2010 " "Info: Processing started: Mon Aug 09 19:59:40 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LOLO -c LOLO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LOLO -c LOLO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "tenMHz_ext " "Info: Assuming node \"tenMHz_ext\" is an undefined clock" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "tenMHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "tenMHz_ext register B\[5\] memory altsyncram:WideOr1_rtl_0\|altsyncram_peu:auto_generated\|ram_block1a0~porta_address_reg4 131.49 MHz 7.605 ns Internal " "Info: Clock \"tenMHz_ext\" has Internal fmax of 131.49 MHz between source register \"B\[5\]\" and destination memory \"altsyncram:WideOr1_rtl_0\|altsyncram_peu:auto_generated\|ram_block1a0~porta_address_reg4\" (period= 7.605 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.363 ns + Longest register memory " "Info: + Longest register to memory delay is 7.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns B\[5\] 1 REG LCFF_X43_Y31_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y31_N11; Fanout = 8; REG Node = 'B\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.150 ns) 0.915 ns LessThan16~510 2 COMB LCCOMB_X42_Y31_N0 2 " "Info: 2: + IC(0.765 ns) + CELL(0.150 ns) = 0.915 ns; Loc. = LCCOMB_X42_Y31_N0; Fanout = 2; COMB Node = 'LessThan16~510'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { B[5] LessThan16~510 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.416 ns) 1.584 ns LessThan19~462 3 COMB LCCOMB_X42_Y31_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.416 ns) = 1.584 ns; Loc. = LCCOMB_X42_Y31_N30; Fanout = 1; COMB Node = 'LessThan19~462'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { LessThan16~510 LessThan19~462 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.149 ns) 1.981 ns LessThan19~463 4 COMB LCCOMB_X42_Y31_N6 1 " "Info: 4: + IC(0.248 ns) + CELL(0.149 ns) = 1.981 ns; Loc. = LCCOMB_X42_Y31_N6; Fanout = 1; COMB Node = 'LessThan19~463'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { LessThan19~462 LessThan19~463 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.275 ns) 2.987 ns LessThan19~464 5 COMB LCCOMB_X41_Y29_N14 1 " "Info: 5: + IC(0.731 ns) + CELL(0.275 ns) = 2.987 ns; Loc. = LCCOMB_X41_Y29_N14; Fanout = 1; COMB Node = 'LessThan19~464'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { LessThan19~463 LessThan19~464 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.523 ns LessThan19~465 6 COMB LCCOMB_X41_Y29_N16 4 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 3.523 ns; Loc. = LCCOMB_X41_Y29_N16; Fanout = 4; COMB Node = 'LessThan19~465'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { LessThan19~464 LessThan19~465 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.438 ns) 4.656 ns P~1481 7 COMB LCCOMB_X42_Y29_N22 10 " "Info: 7: + IC(0.695 ns) + CELL(0.438 ns) = 4.656 ns; Loc. = LCCOMB_X42_Y29_N22; Fanout = 10; COMB Node = 'P~1481'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { LessThan19~465 P~1481 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.393 ns) 5.971 ns P~1486 8 COMB LCCOMB_X49_Y29_N28 2 " "Info: 8: + IC(0.922 ns) + CELL(0.393 ns) = 5.971 ns; Loc. = LCCOMB_X49_Y29_N28; Fanout = 2; COMB Node = 'P~1486'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { P~1481 P~1486 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.142 ns) 7.363 ns altsyncram:WideOr1_rtl_0\|altsyncram_peu:auto_generated\|ram_block1a0~porta_address_reg4 9 MEM M4K_X52_Y29 1 " "Info: 9: + IC(1.250 ns) + CELL(0.142 ns) = 7.363 ns; Loc. = M4K_X52_Y29; Fanout = 1; MEM Node = 'altsyncram:WideOr1_rtl_0\|altsyncram_peu:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { P~1486 altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_peu.tdf" "" { Text "C:/altera/71/quartus/LOLO/db/altsyncram_peu.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.238 ns ( 30.40 % ) " "Info: Total cell delay = 2.238 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 69.60 % ) " "Info: Total interconnect delay = 5.125 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.363 ns" { B[5] LessThan16~510 LessThan19~462 LessThan19~463 LessThan19~464 LessThan19~465 P~1481 P~1486 altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.363 ns" { B[5] LessThan16~510 LessThan19~462 LessThan19~463 LessThan19~464 LessThan19~465 P~1481 P~1486 altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.765ns 0.253ns 0.248ns 0.731ns 0.261ns 0.695ns 0.922ns 1.250ns } { 0.000ns 0.150ns 0.416ns 0.149ns 0.275ns 0.275ns 0.438ns 0.393ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.043 ns - Smallest " "Info: - Smallest clock skew is 0.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext destination 2.715 ns + Shortest memory " "Info: + Shortest clock path from clock \"tenMHz_ext\" to destination memory is 2.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 135 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 135; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.661 ns) 2.715 ns altsyncram:WideOr1_rtl_0\|altsyncram_peu:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X52_Y29 1 " "Info: 3: + IC(0.942 ns) + CELL(0.661 ns) = 2.715 ns; Loc. = M4K_X52_Y29; Fanout = 1; MEM Node = 'altsyncram:WideOr1_rtl_0\|altsyncram_peu:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { tenMHz_ext~clkctrl altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_peu.tdf" "" { Text "C:/altera/71/quartus/LOLO/db/altsyncram_peu.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.14 % ) " "Info: Total cell delay = 1.660 ns ( 61.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 38.86 % ) " "Info: Total interconnect delay = 1.055 ns ( 38.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { tenMHz_ext tenMHz_ext~clkctrl altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.000ns 0.113ns 0.942ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"tenMHz_ext\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 135 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 135; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.672 ns B\[5\] 3 REG LCFF_X43_Y31_N11 8 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X43_Y31_N11; Fanout = 8; REG Node = 'B\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { tenMHz_ext~clkctrl B[5] } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { tenMHz_ext tenMHz_ext~clkctrl B[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl B[5] } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { tenMHz_ext tenMHz_ext~clkctrl altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.000ns 0.113ns 0.942ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { tenMHz_ext tenMHz_ext~clkctrl B[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl B[5] } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_peu.tdf" "" { Text "C:/altera/71/quartus/LOLO/db/altsyncram_peu.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.363 ns" { B[5] LessThan16~510 LessThan19~462 LessThan19~463 LessThan19~464 LessThan19~465 P~1481 P~1486 altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.363 ns" { B[5] LessThan16~510 LessThan19~462 LessThan19~463 LessThan19~464 LessThan19~465 P~1481 P~1486 altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.765ns 0.253ns 0.248ns 0.731ns 0.261ns 0.695ns 0.922ns 1.250ns } { 0.000ns 0.150ns 0.416ns 0.149ns 0.275ns 0.275ns 0.438ns 0.393ns 0.142ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { tenMHz_ext tenMHz_ext~clkctrl altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl altsyncram:WideOr1_rtl_0|altsyncram_peu:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.000ns 0.113ns 0.942ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { tenMHz_ext tenMHz_ext~clkctrl B[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl B[5] } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sweep_key_flag~reg0 key_3_sweep tenMHz_ext 4.373 ns register " "Info: tsu for register \"sweep_key_flag~reg0\" (data pin = \"key_3_sweep\", clock pin = \"tenMHz_ext\") is 4.373 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.040 ns + Longest pin register " "Info: + Longest pin to register delay is 7.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_3_sweep 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'key_3_sweep'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_3_sweep } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.944 ns) + CELL(0.150 ns) 6.956 ns sweep_key_flag~30 2 COMB LCCOMB_X45_Y26_N8 1 " "Info: 2: + IC(5.944 ns) + CELL(0.150 ns) = 6.956 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 1; COMB Node = 'sweep_key_flag~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { key_3_sweep sweep_key_flag~30 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.040 ns sweep_key_flag~reg0 3 REG LCFF_X45_Y26_N9 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.040 ns; Loc. = LCFF_X45_Y26_N9; Fanout = 7; REG Node = 'sweep_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sweep_key_flag~30 sweep_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 15.57 % ) " "Info: Total cell delay = 1.096 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.944 ns ( 84.43 % ) " "Info: Total interconnect delay = 5.944 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { key_3_sweep sweep_key_flag~30 sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~30 sweep_key_flag~reg0 } { 0.000ns 0.000ns 5.944ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"tenMHz_ext\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 135 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 135; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.631 ns sweep_key_flag~reg0 3 REG LCFF_X45_Y26_N9 7 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X45_Y26_N9; Fanout = 7; REG Node = 'sweep_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { tenMHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.38 % ) " "Info: Total cell delay = 1.536 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.095 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.095 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { tenMHz_ext tenMHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl sweep_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { key_3_sweep sweep_key_flag~30 sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~30 sweep_key_flag~reg0 } { 0.000ns 0.000ns 5.944ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { tenMHz_ext tenMHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl sweep_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "tenMHz_ext sweep_end_flag sweep_end_flag~reg0 9.602 ns register " "Info: tco from clock \"tenMHz_ext\" to destination pin \"sweep_end_flag\" through register \"sweep_end_flag~reg0\" is 9.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext source 2.631 ns + Longest register " "Info: + Longest clock path from clock \"tenMHz_ext\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 135 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 135; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.631 ns sweep_end_flag~reg0 3 REG LCFF_X45_Y26_N31 3 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X45_Y26_N31; Fanout = 3; REG Node = 'sweep_end_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { tenMHz_ext~clkctrl sweep_end_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.38 % ) " "Info: Total cell delay = 1.536 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.095 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.095 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { tenMHz_ext tenMHz_ext~clkctrl sweep_end_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl sweep_end_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.721 ns + Longest register pin " "Info: + Longest register to pin delay is 6.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sweep_end_flag~reg0 1 REG LCFF_X45_Y26_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y26_N31; Fanout = 3; REG Node = 'sweep_end_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sweep_end_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.933 ns) + CELL(2.788 ns) 6.721 ns sweep_end_flag 2 PIN PIN_W19 0 " "Info: 2: + IC(3.933 ns) + CELL(2.788 ns) = 6.721 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'sweep_end_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { sweep_end_flag~reg0 sweep_end_flag } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 41.48 % ) " "Info: Total cell delay = 2.788 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.933 ns ( 58.52 % ) " "Info: Total interconnect delay = 3.933 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { sweep_end_flag~reg0 sweep_end_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { sweep_end_flag~reg0 sweep_end_flag } { 0.000ns 3.933ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { tenMHz_ext tenMHz_ext~clkctrl sweep_end_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl sweep_end_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { sweep_end_flag~reg0 sweep_end_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { sweep_end_flag~reg0 sweep_end_flag } { 0.000ns 3.933ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "init_key_flag~reg0 key_0_init tenMHz_ext -3.385 ns register " "Info: th for register \"init_key_flag~reg0\" (data pin = \"key_0_init\", clock pin = \"tenMHz_ext\") is -3.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tenMHz_ext destination 2.631 ns + Longest register " "Info: + Longest clock path from clock \"tenMHz_ext\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns tenMHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'tenMHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenMHz_ext } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns tenMHz_ext~clkctrl 2 COMB CLKCTRL_G7 135 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 135; COMB Node = 'tenMHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { tenMHz_ext tenMHz_ext~clkctrl } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.631 ns init_key_flag~reg0 3 REG LCFF_X45_Y26_N1 7 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X45_Y26_N1; Fanout = 7; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { tenMHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.38 % ) " "Info: Total cell delay = 1.536 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.095 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.095 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { tenMHz_ext tenMHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.282 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_0_init 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0_init'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0_init } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.186 ns) + CELL(0.150 ns) 6.198 ns init_key_flag~30 2 COMB LCCOMB_X45_Y26_N0 1 " "Info: 2: + IC(5.186 ns) + CELL(0.150 ns) = 6.198 ns; Loc. = LCCOMB_X45_Y26_N0; Fanout = 1; COMB Node = 'init_key_flag~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.336 ns" { key_0_init init_key_flag~30 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.282 ns init_key_flag~reg0 3 REG LCFF_X45_Y26_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.282 ns; Loc. = LCFF_X45_Y26_N1; Fanout = 7; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "LOLO.v" "" { Text "C:/altera/71/quartus/LOLO/LOLO.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 17.45 % ) " "Info: Total cell delay = 1.096 ns ( 17.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.186 ns ( 82.55 % ) " "Info: Total interconnect delay = 5.186 ns ( 82.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.186ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { tenMHz_ext tenMHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { tenMHz_ext tenMHz_ext~combout tenMHz_ext~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.186ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "117 " "Info: Allocated 117 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 19:59:41 2010 " "Info: Processing ended: Mon Aug 09 19:59:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
