==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.2
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'cordic.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 2.61 seconds; current memory usage: 108 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'cordic' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 108 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 108 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'cordic_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'cordic_fcmp_32ns_32ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'cordic_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'cordic_uitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'cordic'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 109 MB.
@I [RTMG-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'cordic'.
@I [WVHDL-304] Generating RTL VHDL for 'cordic'.
@I [WVLOG-307] Generating RTL Verilog for 'cordic'.
@I [HLS-10] Opening and resetting project '/home/student/gsf52/ece5775/float_iter_30.prj'.
@I [HLS-10] Adding design file 'cordic.cpp' to the project
@I [HLS-10] Adding test bench file 'cordic_test.cpp' to the project
@I [HLS-10] Opening and resetting solution '/home/student/gsf52/ece5775/float_iter_30.prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
