<!doctype html><html lang=en dir=ltr class=scroll-smooth data-default-appearance=dark data-auto-appearance=true><head><meta charset=utf-8><meta http-equiv=content-language content="en"><meta name=viewport content="width=device-width,initial-scale=1"><meta name=theme-color content="rgb(255,255,255)"><meta http-equiv=x-ua-compatible content="ie=edge"><title>杭电计算机组成实验 实验9-实现R-I型指令的CPU设计实验 &#183; XdpCs's Website</title><meta name=title content="杭电计算机组成实验 实验9-实现R-I型指令的CPU设计实验 &#183; XdpCs's Website"><meta name=description content="Welcome to XdpCs’s blog!"><meta name=robots content="all"><link rel=canonical href=https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/><link type=text/css rel=stylesheet href=/css/main.bundle.min.baaa6ed325e7d06534eb5d039e4efb93bdaf59a10b2477a1a85a3df41451a2c2b7facac57fdeaf343769fe66a28ec6bf4177f10c9c9de7593172bffb353c2e4e.css integrity="sha512-uqpu0yXn0GU0610Dnk77k72vWaELJHehqFo99BRRosK3+srFf96vNDdp/maijsa/QXfxDJyd51kxcr/7NTwuTg=="><script type=text/javascript src=/js/appearance.min.1e44157c1e51b46341ce2c94716dd3dd1ef30c28e7d1c9f3b9db80877bfe72bc66b00d8a662f317840016acbed93c5f18c3d9268c8b957021ee74d0b04adf6c5.js integrity="sha512-HkQVfB5RtGNBziyUcW3T3R7zDCjn0cnzuduAh3v+crxmsA2KZi8xeEABasvtk8XxjD2SaMi5VwIe500LBK32xQ=="></script>
<script defer type=text/javascript id=script-bundle src=/js/main.bundle.min.6d78c827ca7bcbf72056dbf698bf9aeb759a08966686187deb23f5949f73eca5f39b461284900cdfc08e2976d99eb80a8663648de778ba2a83e633ae16dbfc25.js integrity="sha512-bXjIJ8p7y/cgVtv2mL+a63WaCJZmhhh96yP1lJ9z7KXzm0YShJAM38COKXbZnrgKhmNkjed4uiqD5jOuFtv8JQ==" data-copy=Copy data-copied=Copied></script>
<link rel=apple-touch-icon sizes=180x180 href=/apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=/favicon-16x16.png><link rel=manifest href=/site.webmanifest><meta property="og:title" content="杭电计算机组成实验 实验9-实现R-I型指令的CPU设计实验"><meta property="og:description" content="Welcome to XdpCs’s blog!"><meta property="og:type" content="article"><meta property="og:url" content="https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2020-12-25T00:00:00+00:00"><meta property="article:modified_time" content="2020-12-25T00:00:00+00:00"><meta property="og:site_name" content="XdpCs's Website"><meta name=twitter:card content="summary"><meta name=twitter:title content="杭电计算机组成实验 实验9-实现R-I型指令的CPU设计实验"><meta name=twitter:description content="Welcome to XdpCs’s blog!"><script type=application/ld+json>[{"@context":"https://schema.org","@type":"Article","articleSection":"Blog","name":"杭电计算机组成实验 实验9-实现R-I型指令的CPU设计实验","headline":"杭电计算机组成实验 实验9-实现R-I型指令的CPU设计实验","description":"Welcome to XdpCs’s blog!","abstract":"实验内容 # 掌握MIPS R型和I型指令的综合数据通路设计，掌握数据流的多路选通控制方法 掌握取数指令lw和存数指令sw的寻址方式及其有效地址产生的方法 实现MIPS的部分I型和 R型指令的功能 解决方法 # 分析MIPS I型指令的特点，与R型指令有明显的不同：没有rd寄存器，使用rt作为目的寄存器；源操作数中有一个为立即数，位于指令的低16位 在寄存器堆模块的写地址输入端口设置二选一选择器，由于R型和I型的目的寄存器不同，由rd_rt_s控制 16位的立即数imm需要经过扩展才能与rs执行运算操作，对于有符号数的操作，执行的是符号扩展，对于无符号数的操作，执行的是0扩展 R型指令执行rs和rt运算，结果送rd；而I型立即数即数寻址指令则执行rs和扩展后的立即数imm运算，结果送rt。因此ALU的输入数据B端有两个选择：rt或者imm，仍可以通过二选一数据选择器，用rt_imm_s控制信号 需要添加一个数据存储器RAM存放指令访问的数据，读出的数据，意味着要在寄存器堆的写端口加个选择器，用alu_mem_s控制信号，其中要注意一点就是数据存储器的clk至少是CPU频率的2倍以上，我使用了两个clk输入解决这个问题 在实际写代码时，要注意顶层模块中，实例下层模块的顺序，由于译码模块变量多，我将其抽离出来，为了使顶层模块看起来简洁 涉及实验： 具体用到的实验是多功能ALU设计实验、寄存器堆设计实验 、取指令与指令译码实验 代码展示 顶层模块","inLanguage":"en","url":"https:\/\/xdpcs.github.io\/posts\/hdu_computer_organization_and_architecture_experiment\/ninth_experiment\/","author":{"@type":"Person","name":"XdpCs"},"copyrightYear":"2020","dateCreated":"2020-12-25T00:00:00\u002b00:00","datePublished":"2020-12-25T00:00:00\u002b00:00","dateModified":"2020-12-25T00:00:00\u002b00:00","keywords":["R-I型指令"],"mainEntityOfPage":"true","wordCount":"504"}]</script><meta name=author content="XdpCs"><link href=mailto:xdpcsyy@gmail.com rel=me><link href=https://github.com/XdpCs rel=me></head><body class="flex flex-col h-screen px-6 m-auto text-lg leading-7 max-w-7xl bg-neutral text-neutral-900 dark:bg-neutral-800 dark:text-neutral sm:px-14 md:px-24 lg:px-32"><div id=the-top class="absolute flex self-center"><a class="px-3 py-1 text-sm -translate-y-8 rounded-b-lg bg-primary-200 focus:translate-y-0 dark:bg-neutral-600" href=#main-content><span class="font-bold text-primary-600 ltr:pr-2 rtl:pl-2 dark:text-primary-400">&darr;</span>Skip to main content</a></div><header class="py-6 font-semibold text-neutral-900 dark:text-neutral print:hidden sm:py-10"><nav class="flex items-start justify-between sm:items-center"><div class="flex flex-row items-center"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2" rel=me href=/>XdpCs&rsquo;s Website</a></div><ul class="flex list-none flex-col ltr:text-right rtl:text-left sm:flex-row"><li class="mb-1 sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2" href=/posts/ title=Blog>Blog</a></li><li class="mb-1 sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2" href=/projects/ title=Projects>Projects</a></li><li class="mb-1 sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2" href=/about/ title=关于我>About</a></li><li class="ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><button id=search-button class="text-base hover:text-primary-600 dark:hover:text-primary-400" title="Search (/)">
<span class="relative inline-block align-text-bottom icon"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="search" class="svg-inline--fa fa-search fa-w-16" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentcolor" d="M505 442.7 405.3 343c-4.5-4.5-10.6-7-17-7H372c27.6-35.3 44-79.7 44-128C416 93.1 322.9.0 208 0S0 93.1.0 208s93.1 208 208 208c48.3.0 92.7-16.4 128-44v16.3c0 6.4 2.5 12.5 7 17l99.7 99.7c9.4 9.4 24.6 9.4 33.9.0l28.3-28.3c9.4-9.4 9.4-24.6.1-34zM208 336c-70.7.0-128-57.2-128-128 0-70.7 57.2-128 128-128 70.7.0 128 57.2 128 128 0 70.7-57.2 128-128 128z"/></svg></span></button></li></ul></nav></header><div class="relative flex flex-col grow"><main id=main-content class=grow><article><header class=max-w-prose><h1 class="mt-0 text-4xl font-extrabold text-neutral-900 dark:text-neutral">杭电计算机组成实验 实验9-实现R-I型指令的CPU设计实验</h1><div class="mt-8 mb-12 text-base text-neutral-500 dark:text-neutral-400 print:hidden"><div class="flex flex-row flex-wrap items-center"><time datetime="2020-12-25 00:00:00 +0000 UTC">25 December 2020</time><span class="px-2 text-primary-500">&#183;</span><span title="Reading time">3 mins</span></div></div></header><section class="flex flex-col max-w-full mt-0 prose dark:prose-invert lg:flex-row"><div class="order-first px-0 lg:order-last lg:max-w-xs ltr:lg:pl-8 rtl:lg:pr-8"><div class="toc ltr:pl-5 rtl:pr-5 print:hidden lg:sticky lg:top-10"><details open class="mt-0 overflow-hidden rounded-lg ltr:-ml-5 ltr:pl-5 rtl:-mr-5 rtl:pr-5"><summary class="block py-1 text-lg font-semibold cursor-pointer bg-neutral-100 text-neutral-800 ltr:-ml-5 ltr:pl-5 rtl:-mr-5 rtl:pr-5 dark:bg-neutral-700 dark:text-neutral-100 lg:hidden">Table of Contents</summary><div class="py-2 border-dotted border-neutral-300 ltr:-ml-5 ltr:border-l ltr:pl-5 rtl:-mr-5 rtl:border-r rtl:pr-5 dark:border-neutral-600"><nav id=TableOfContents><ul><li><a href=#实验内容>实验内容</a></li><li><a href=#解决方法>解决方法</a></li><li><a href=#友情提示>友情提示</a></li><li><a href=#代码地址>代码地址</a></li></ul></nav></div></details></div></div><div class="min-w-0 min-h-0 max-w-prose grow"><h2 id=实验内容 class="relative group">实验内容 <span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#%e5%ae%9e%e9%aa%8c%e5%86%85%e5%ae%b9 aria-label=Anchor>#</a></span></h2><ol><li>掌握MIPS R型和I型指令的综合数据通路设计，掌握数据流的多路选通控制方法</li><li>掌握取数指令lw和存数指令sw的寻址方式及其有效地址产生的方法</li><li>实现MIPS的部分I型和 R型指令的功能</li></ol><h2 id=解决方法 class="relative group">解决方法 <span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#%e8%a7%a3%e5%86%b3%e6%96%b9%e6%b3%95 aria-label=Anchor>#</a></span></h2><ol><li>分析MIPS I型指令的特点，与R型指令有明显的不同：没有rd寄存器，使用rt作为目的寄存器；源操作数中有一个为立即数，位于指令的低16位</li><li>在寄存器堆模块的写地址输入端口设置二选一选择器，由于R型和I型的目的寄存器不同，由rd_rt_s控制</li><li>16位的立即数imm需要经过扩展才能与rs执行运算操作，对于有符号数的操作，执行的是符号扩展，对于无符号数的操作，执行的是0扩展</li><li>R型指令执行rs和rt运算，结果送rd；而I型立即数即数寻址指令则执行rs和扩展后的立即数imm运算，结果送rt。因此ALU的输入数据B端有两个选择：rt或者imm，仍可以通过二选一数据选择器，用rt_imm_s控制信号</li><li>需要添加一个数据存储器RAM存放指令访问的数据，读出的数据，意味着要在寄存器堆的写端口加个选择器，用alu_mem_s控制信号，其中要注意一点就是数据存储器的clk至少是CPU频率的2倍以上，我使用了两个clk输入解决这个问题</li><li>在实际写代码时，要注意顶层模块中，实例下层模块的顺序，由于译码模块变量多，我将其抽离出来，为了使顶层模块看起来简洁</li><li>涉及实验： 具体用到的实验是<a href=../third_experiment>多功能ALU设计实验</a>、<a href=../fourth_experiment>寄存器堆设计实验</a>
、<a href=../seventh_experiment>取指令与指令译码实验</a></li><li>代码展示</li></ol><p><strong>顶层模块</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>CPU</span><span class=p>(</span><span class=n>clk</span><span class=p>,</span><span class=n>rst</span><span class=p>,</span><span class=n>OF</span><span class=p>,</span><span class=n>ZF</span><span class=p>,</span><span class=n>F</span><span class=p>,</span><span class=n>ALU_OP</span><span class=p>,</span><span class=n>M_R_Data</span><span class=p>,</span><span class=n>rd_rt_s</span><span class=p>,</span><span class=n>imm_s</span><span class=p>,</span><span class=n>rt_imm_s</span><span class=p>,</span><span class=n>Mem_Write</span><span class=p>,</span><span class=n>alu_mem_s</span><span class=p>,</span><span class=n>Write_Reg</span><span class=p>,</span><span class=n>clk_M</span><span class=p>,</span><span class=n>R_Data_B</span><span class=p>,</span><span class=n>Inst_code</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=n>clk</span><span class=p>,</span><span class=n>rst</span><span class=p>,</span><span class=n>clk_M</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>Inst_code</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>op_code</span><span class=p>,</span><span class=n>funct</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>4</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>rs_addr</span><span class=p>,</span><span class=n>rt_addr</span><span class=p>,</span><span class=n>rd_addr</span><span class=p>,</span><span class=n>shamt</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>F</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=n>OF</span><span class=p>,</span><span class=n>ZF</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>M_R_Data</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>ALU_OP</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>Mem_Addr</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>4</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>W_Addr</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=n>rd_rt_s</span><span class=p>,</span><span class=n>imm_s</span><span class=p>,</span><span class=n>rt_imm_s</span><span class=p>,</span><span class=n>Mem_Write</span><span class=p>,</span><span class=n>alu_mem_s</span><span class=p>,</span><span class=n>Write_Reg</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>Inst_code</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>imm_data</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>R_Data_A</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>R_Data_B</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>imm</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>ALU_B</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>W_Data</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>PC</span> <span class=n>pc1</span><span class=p>(</span><span class=n>clk</span><span class=p>,</span><span class=n>rst</span><span class=p>,</span><span class=n>Inst_code</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>op_code</span> <span class=o>=</span> <span class=n>Inst_code</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>26</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>rs_addr</span> <span class=o>=</span> <span class=n>Inst_code</span><span class=p>[</span><span class=mh>25</span><span class=o>:</span><span class=mh>21</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>rt_addr</span> <span class=o>=</span> <span class=n>Inst_code</span><span class=p>[</span><span class=mh>20</span><span class=o>:</span><span class=mh>16</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>rd_addr</span> <span class=o>=</span> <span class=n>Inst_code</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>11</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>shamt</span> <span class=o>=</span> <span class=n>Inst_code</span><span class=p>[</span><span class=mh>10</span><span class=o>:</span><span class=mh>6</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>funct</span> <span class=o>=</span> <span class=n>Inst_code</span><span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>imm</span> <span class=o>=</span> <span class=n>Inst_code</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=n>OP_Func</span> <span class=n>op</span><span class=p>(</span><span class=n>op_code</span><span class=p>,</span><span class=n>funct</span><span class=p>,</span><span class=n>Write_Reg</span><span class=p>,</span><span class=n>ALU_OP</span><span class=p>,</span><span class=n>rd_rt_s</span><span class=p>,</span><span class=n>imm_s</span><span class=p>,</span><span class=n>rt_imm_s</span><span class=p>,</span><span class=n>Mem_Write</span><span class=p>,</span><span class=n>alu_mem_s</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>W_Addr</span> <span class=o>=</span> <span class=p>(</span><span class=n>rd_rt_s</span><span class=p>)</span><span class=o>?</span><span class=nl>rt_addr:</span><span class=n>rd_addr</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>imm_data</span> <span class=o>=</span> <span class=p>(</span><span class=n>imm_s</span><span class=p>)</span><span class=o>?</span><span class=p>{{</span><span class=mh>16</span><span class=p>{</span><span class=n>imm</span><span class=p>[</span><span class=mh>15</span><span class=p>]}},</span><span class=n>imm</span><span class=p>}</span><span class=o>:</span><span class=p>{{</span><span class=mh>16</span><span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>}},</span><span class=n>imm</span><span class=p>};</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>W_Data</span> <span class=o>=</span> <span class=n>alu_mem_s</span><span class=o>?</span><span class=nl>M_R_Data:</span><span class=n>F</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>Fourth_experiment_first</span> 	<span class=n>F1</span><span class=p>(</span><span class=n>rs_addr</span><span class=p>,</span><span class=n>rt_addr</span><span class=p>,</span><span class=n>Write_Reg</span><span class=p>,</span><span class=n>R_Data_A</span><span class=p>,</span><span class=n>R_Data_B</span><span class=p>,</span><span class=n>rst</span><span class=p>,</span><span class=n>clk</span><span class=p>,</span><span class=n>W_Addr</span><span class=p>,</span><span class=n>W_Data</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>ALU_B</span> <span class=o>=</span> <span class=p>(</span><span class=n>rt_imm_s</span><span class=p>)</span><span class=o>?</span><span class=nl>imm_data:</span><span class=n>R_Data_B</span><span class=p>;</span>	
</span></span><span class=line><span class=cl><span class=n>Third_experiment_first</span> <span class=n>T1</span><span class=p>(</span><span class=n>OF</span><span class=p>,</span><span class=n>ZF</span><span class=p>,</span><span class=n>ALU_OP</span><span class=p>,</span><span class=n>R_Data_A</span><span class=p>,</span><span class=n>ALU_B</span><span class=p>,</span><span class=n>F</span><span class=p>);</span> 
</span></span><span class=line><span class=cl><span class=n>RAM</span> <span class=n>RAM_B</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>  <span class=p>.</span><span class=n>clka</span><span class=p>(</span><span class=n>clk_M</span><span class=p>),</span> <span class=c1>// input clka
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=p>.</span><span class=n>wea</span><span class=p>(</span><span class=n>Mem_Write</span><span class=p>),</span> <span class=c1>// input [0 : 0] wea
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=p>.</span><span class=n>addra</span><span class=p>(</span><span class=n>F</span><span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>]),</span> <span class=c1>// input [5 : 0] addra
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=p>.</span><span class=n>dina</span><span class=p>(</span><span class=n>R_Data_B</span><span class=p>),</span> <span class=c1>// input [31 : 0] dina
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=p>.</span><span class=n>douta</span><span class=p>(</span><span class=n>M_R_Data</span><span class=p>)</span> <span class=c1>// output [31 : 0] douta
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><p><strong>PC(取指令模块)</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>PC</span><span class=p>(</span><span class=n>clk</span><span class=p>,</span><span class=n>rst</span><span class=p>,</span><span class=n>Inst_code</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=n>clk</span><span class=p>,</span><span class=n>rst</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>PC_new</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>PC</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>initial</span>
</span></span><span class=line><span class=cl>	<span class=n>PC</span> <span class=o>=</span> <span class=mh>32&#39;h0000</span><span class=n>_0000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>Inst_code</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>PC_new</span> <span class=o>=</span> <span class=n>PC</span> <span class=o>+</span><span class=mh>4</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>Inst_Rom</span> <span class=n>rom</span><span class=p>(</span>
</span></span><span class=line><span class=cl>  <span class=p>.</span><span class=n>clka</span><span class=p>(</span><span class=n>clk</span><span class=p>),</span> <span class=c1>// input clka
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=p>.</span><span class=n>addra</span><span class=p>(</span><span class=n>PC</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>2</span><span class=p>]),</span> <span class=c1>// input [5 : 0] addra
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=p>.</span><span class=n>douta</span><span class=p>(</span><span class=n>Inst_code</span><span class=p>)</span> <span class=c1>// output [31 : 0] douta
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>always</span><span class=p>@(</span><span class=k>negedge</span> <span class=n>clk</span> <span class=k>or</span> <span class=k>posedge</span> <span class=n>rst</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>
</span></span><span class=line><span class=cl>		<span class=k>if</span><span class=p>(</span><span class=n>rst</span><span class=p>)</span>
</span></span><span class=line><span class=cl>			<span class=k>begin</span> <span class=n>PC</span> <span class=o>&lt;=</span> <span class=mh>32&#39;h0000</span><span class=n>_0000</span><span class=p>;</span> <span class=k>end</span>
</span></span><span class=line><span class=cl>		<span class=k>else</span>
</span></span><span class=line><span class=cl>			<span class=k>begin</span> <span class=n>PC</span> <span class=o>&lt;=</span> <span class=n>PC_new</span><span class=p>;</span> <span class=k>end</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><p><strong>OP_Func(译码模块)</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>OP_Func</span><span class=p>(</span><span class=n>op_code</span><span class=p>,</span><span class=n>funct</span><span class=p>,</span><span class=n>Write_Reg</span><span class=p>,</span><span class=n>ALU_OP</span><span class=p>,</span><span class=n>rd_rt_s</span><span class=p>,</span><span class=n>imm_s</span><span class=p>,</span><span class=n>rt_imm_s</span><span class=p>,</span><span class=n>Mem_Write</span><span class=p>,</span><span class=n>alu_mem_s</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>op_code</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>funct</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span><span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>ALU_OP</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>Write_Reg</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>rd_rt_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>imm_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>rt_imm_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>Mem_Write</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>alu_mem_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>always</span><span class=p>@(</span><span class=o>*</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>	
</span></span><span class=line><span class=cl>			<span class=n>Write_Reg</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>ALU_OP</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>rd_rt_s</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>imm_s</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>rt_imm_s</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>Mem_Write</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=n>alu_mem_s</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>				<span class=k>if</span><span class=p>(</span><span class=n>op_code</span><span class=o>==</span><span class=mh>0</span><span class=p>)</span>
</span></span><span class=line><span class=cl>					<span class=k>begin</span> 
</span></span><span class=line><span class=cl>						<span class=k>case</span><span class=p>(</span><span class=n>funct</span><span class=p>)</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b100000</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b100</span><span class=p>;</span> <span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b100010</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b101</span><span class=p>;</span> <span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b100100</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b000</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b100101</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b001</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b100110</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b010</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b100111</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b011</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b101011</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b110</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=mh>6</span><span class=mb>&#39;b000100</span><span class=o>:</span><span class=k>begin</span> <span class=n>ALU_OP</span><span class=o>=</span><span class=mh>3</span><span class=mb>&#39;b111</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>						<span class=k>endcase</span> 
</span></span><span class=line><span class=cl>					<span class=k>end</span>
</span></span><span class=line><span class=cl>				<span class=k>else</span>
</span></span><span class=line><span class=cl>					<span class=k>begin</span>
</span></span><span class=line><span class=cl>						<span class=k>case</span><span class=p>(</span><span class=n>op_code</span><span class=p>)</span>
</span></span><span class=line><span class=cl>							<span class=mh>6</span><span class=mb>&#39;b001000</span><span class=o>:</span><span class=k>begin</span> <span class=n>rd_rt_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>rt_imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>ALU_OP</span><span class=o>=</span><span class=mh>100</span><span class=p>;</span><span class=k>end</span>  
</span></span><span class=line><span class=cl>							<span class=mh>6</span><span class=mb>&#39;b001100</span><span class=o>:</span><span class=k>begin</span> <span class=n>rd_rt_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>rt_imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>ALU_OP</span><span class=o>=</span><span class=mh>000</span><span class=p>;</span> <span class=k>end</span>  
</span></span><span class=line><span class=cl>							<span class=mh>6</span><span class=mb>&#39;b001110</span><span class=o>:</span><span class=k>begin</span> <span class=n>rd_rt_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>rt_imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>ALU_OP</span><span class=o>=</span><span class=mh>010</span><span class=p>;</span><span class=k>end</span>  
</span></span><span class=line><span class=cl>							<span class=mh>6</span><span class=mb>&#39;b001011</span><span class=o>:</span><span class=k>begin</span> <span class=n>rd_rt_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>rt_imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>ALU_OP</span><span class=o>=</span><span class=mh>110</span><span class=p>;</span> <span class=k>end</span>  
</span></span><span class=line><span class=cl>							<span class=mh>6</span><span class=mb>&#39;b100011</span><span class=o>:</span><span class=k>begin</span> <span class=n>rd_rt_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>rt_imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>alu_mem_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>ALU_OP</span><span class=o>=</span><span class=mh>100</span><span class=p>;</span> <span class=k>end</span>  
</span></span><span class=line><span class=cl>							<span class=mh>6</span><span class=mb>&#39;b101011</span><span class=o>:</span><span class=k>begin</span> <span class=n>imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>rt_imm_s</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span><span class=n>ALU_OP</span><span class=o>=</span><span class=mh>100</span><span class=p>;</span><span class=n>Write_Reg</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span><span class=n>Mem_Write</span><span class=o>=</span><span class=mh>1</span><span class=p>;</span> <span class=k>end</span>  
</span></span><span class=line><span class=cl>					<span class=k>endcase</span>
</span></span><span class=line><span class=cl>				<span class=k>end</span>
</span></span><span class=line><span class=cl>			<span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><p><strong>Fourth_experiment_first（寄存器堆模块）</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>Fourth_experiment_first</span><span class=p>(</span><span class=n>R_Addr_A</span><span class=p>,</span><span class=n>R_Addr_B</span><span class=p>,</span><span class=n>Write_Reg</span><span class=p>,</span><span class=n>R_Data_A</span><span class=p>,</span><span class=n>R_Data_B</span><span class=p>,</span><span class=n>Reset</span><span class=p>,</span><span class=n>Clk</span><span class=p>,</span><span class=n>W_Addr</span><span class=p>,</span><span class=n>W_Data</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>4</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>R_Addr_A</span><span class=p>,</span><span class=n>R_Addr_B</span><span class=p>,</span><span class=n>W_Addr</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=n>Write_Reg</span><span class=p>,</span><span class=n>Reset</span><span class=p>,</span><span class=n>Clk</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>input</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>W_Data</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>R_Data_A</span><span class=p>,</span><span class=n>R_Data_B</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>REG_Files</span><span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>31</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>integer</span> <span class=n>i</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>initial</span>
</span></span><span class=line><span class=cl>        <span class=k>for</span><span class=p>(</span><span class=n>i</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span><span class=n>i</span><span class=o>&lt;</span><span class=mh>32</span><span class=p>;</span><span class=n>i</span><span class=o>=</span><span class=n>i</span><span class=o>+</span><span class=mh>1</span><span class=p>)</span> <span class=n>REG_Files</span><span class=p>[</span><span class=n>i</span><span class=p>]</span><span class=o>&lt;=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@</span> <span class=p>(</span><span class=k>posedge</span> <span class=n>Clk</span> <span class=k>or</span> <span class=k>posedge</span> <span class=n>Reset</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>
</span></span><span class=line><span class=cl>		<span class=k>if</span><span class=p>(</span><span class=n>Reset</span><span class=p>)</span>
</span></span><span class=line><span class=cl>			<span class=k>begin</span>
</span></span><span class=line><span class=cl>				<span class=k>for</span><span class=p>(</span><span class=n>i</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span><span class=n>i</span><span class=o>&lt;=</span><span class=mh>31</span><span class=p>;</span><span class=n>i</span><span class=o>=</span><span class=n>i</span><span class=o>+</span><span class=mh>1</span><span class=p>)</span>
</span></span><span class=line><span class=cl>					<span class=n>REG_Files</span><span class=p>[</span><span class=n>i</span><span class=p>]</span><span class=o>&lt;=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=k>end</span>
</span></span><span class=line><span class=cl>		<span class=k>else</span>
</span></span><span class=line><span class=cl>			<span class=k>begin</span>
</span></span><span class=line><span class=cl>				<span class=k>if</span><span class=p>(</span><span class=n>Write_Reg</span><span class=p>)</span>
</span></span><span class=line><span class=cl>					<span class=n>REG_Files</span><span class=p>[</span><span class=n>W_Addr</span><span class=p>]</span><span class=o>&lt;=</span><span class=n>W_Data</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=k>end</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>R_Data_A</span> <span class=o>=</span> <span class=n>REG_Files</span><span class=p>[</span><span class=n>R_Addr_A</span><span class=p>];</span>
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>R_Data_B</span> <span class=o>=</span> <span class=n>REG_Files</span><span class=p>[</span><span class=n>R_Addr_B</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><p><strong>Third_experiment_first（ALU模块）</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>Third_experiment_first</span><span class=p>(</span><span class=n>OF</span><span class=p>,</span><span class=n>ZF</span><span class=p>,</span><span class=n>ALU_OP</span><span class=p>,</span><span class=n>A</span><span class=p>,</span><span class=n>B</span><span class=p>,</span><span class=n>F</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>ALU_OP</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>A</span><span class=p>,</span><span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span><span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>F</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=n>C32</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>OF</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=kt>reg</span> <span class=n>ZF</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=n>ALU_OP</span> <span class=k>or</span> <span class=n>A</span> <span class=k>or</span> <span class=n>B</span><span class=p>)</span>
</span></span><span class=line><span class=cl> <span class=k>begin</span>
</span></span><span class=line><span class=cl>	<span class=n>OF</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=n>C32</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>case</span><span class=p>(</span><span class=n>ALU_OP</span><span class=p>)</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b000</span><span class=o>:</span><span class=n>F</span><span class=o>&lt;=</span><span class=n>A</span><span class=o>&amp;</span><span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b001</span><span class=o>:</span><span class=n>F</span><span class=o>&lt;=</span><span class=n>A</span><span class=o>|</span><span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b010</span><span class=o>:</span><span class=n>F</span><span class=o>&lt;=</span><span class=n>A</span><span class=o>^</span><span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b011</span><span class=o>:</span><span class=n>F</span><span class=o>&lt;=</span><span class=n>A</span><span class=o>~^</span><span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b100</span><span class=o>:</span><span class=p>{</span><span class=n>C32</span><span class=p>,</span><span class=n>F</span><span class=p>}</span><span class=o>&lt;=</span><span class=n>A</span><span class=o>+</span><span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b101</span><span class=o>:</span><span class=p>{</span><span class=n>C32</span><span class=p>,</span><span class=n>F</span><span class=p>}</span><span class=o>&lt;=</span><span class=n>A</span><span class=o>-</span><span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b110</span><span class=o>:</span><span class=k>begin</span> <span class=k>if</span><span class=p>(</span><span class=n>A</span><span class=o>&lt;</span><span class=n>B</span><span class=p>)</span>  <span class=n>F</span><span class=o>&lt;=</span><span class=mh>32&#39;h0000</span><span class=n>_0001</span><span class=p>;</span><span class=k>else</span> <span class=n>F</span><span class=o>&lt;=</span><span class=mh>32&#39;h0000</span><span class=n>_0000</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>			 <span class=mh>3</span><span class=mb>&#39;b111</span><span class=o>:</span><span class=k>begin</span> <span class=n>F</span><span class=o>&lt;=</span><span class=n>B</span><span class=o>&lt;&lt;</span><span class=n>A</span><span class=p>;</span><span class=k>end</span>
</span></span><span class=line><span class=cl>	<span class=k>endcase</span>
</span></span><span class=line><span class=cl>	<span class=k>if</span><span class=p>(</span><span class=n>F</span><span class=o>==</span><span class=mh>32&#39;h0000</span><span class=n>_0000</span><span class=p>)</span>	
</span></span><span class=line><span class=cl>			<span class=n>ZF</span><span class=o>&lt;=</span><span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>else</span>
</span></span><span class=line><span class=cl>			<span class=n>ZF</span><span class=o>&lt;=</span><span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>if</span><span class=p>(</span><span class=n>ALU_OP</span> <span class=o>==</span> <span class=mh>3</span><span class=mb>&#39;b100</span> <span class=o>||</span> <span class=n>ALU_OP</span> <span class=o>==</span> <span class=mh>3</span><span class=mb>&#39;b101</span><span class=p>)</span>
</span></span><span class=line><span class=cl>		<span class=n>OF</span><span class=o>&lt;=</span><span class=n>C32</span><span class=o>^</span><span class=n>F</span><span class=p>[</span><span class=mh>31</span><span class=p>]</span><span class=o>^</span><span class=n>A</span><span class=p>[</span><span class=mh>31</span><span class=p>]</span><span class=o>^</span><span class=n>B</span><span class=p>[</span><span class=mh>31</span><span class=p>];</span>	
</span></span><span class=line><span class=cl>	<span class=k>else</span>
</span></span><span class=line><span class=cl>		<span class=n>OF</span> <span class=o>&lt;=</span><span class=mh>0</span><span class=p>;</span> 
</span></span><span class=line><span class=cl>	<span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><p><strong>MIPS32.coe</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>memory_initialization_radix</span><span class=o>=</span><span class=mh>16</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>memory_initialization_vector</span><span class=o>=</span><span class=mh>38011234</span><span class=p>,</span><span class=mh>20026789</span><span class=p>,</span><span class=mh>20039000</span><span class=p>,</span><span class=mh>38040010</span><span class=p>,</span><span class=mh>00822804</span><span class=p>,</span><span class=mh>00253025</span><span class=p>,</span><span class=mh>00833804</span><span class=p>,</span><span class=mh>00464020</span><span class=p>,</span><span class=mh>00414822</span><span class=p>,</span><span class=mh>00225022</span><span class=p>,</span><span class=mh>206</span><span class=n>b7fff</span><span class=p>,</span><span class=mh>206</span><span class=n>c8000</span><span class=p>,</span><span class=mh>314</span><span class=n>dffff</span><span class=p>,</span><span class=mh>2</span><span class=n>c4e6788</span><span class=p>,</span><span class=mh>2</span><span class=n>c4f678a</span><span class=p>,</span><span class=n>ac8b0000</span><span class=p>,</span><span class=n>ac0c0014</span><span class=p>,</span><span class=n>ac8d0010</span><span class=p>,</span><span class=n>ac8e0014</span><span class=p>,</span><span class=mh>8</span><span class=n>c100010</span><span class=p>,</span><span class=mh>8</span><span class=n>c910004</span><span class=p>,</span><span class=mh>02119025</span><span class=p>,</span><span class=mh>8</span><span class=n>c930010</span><span class=p>,</span><span class=mh>8</span><span class=n>c940014</span><span class=p>,</span><span class=mh>0274</span><span class=n>a827</span><span class=p>,</span><span class=mh>8</span><span class=n>c96fff0</span><span class=p>,</span><span class=mh>8</span><span class=n>c97fff4</span><span class=p>,</span><span class=mh>02</span><span class=n>d7c02b</span><span class=p>;</span>
</span></span></code></pre></div><p><strong>数据coe</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>memory_initialization_radix</span><span class=o>=</span><span class=mh>16</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>memory_initialization_vector</span><span class=o>=</span><span class=mh>88888888</span><span class=p>,</span><span class=mh>99999999</span><span class=p>,</span><span class=mf>00010ff</span><span class=n>f</span><span class=p>,</span><span class=mh>20006789</span><span class=p>,</span><span class=n>FFFF0000</span><span class=p>,</span><span class=mf>0000FF</span><span class=n>FF</span><span class=p>,</span><span class=mh>88888888</span><span class=p>,</span><span class=mh>99999999</span><span class=p>,</span>
</span></span><span class=line><span class=cl><span class=n>aaaaaaaa</span><span class=p>,</span><span class=n>bbbbbbbb</span><span class=p>,</span><span class=mh>00000820</span><span class=p>,</span><span class=mh>00632020</span><span class=p>,</span><span class=mf>00010ff</span><span class=n>f</span><span class=p>,</span><span class=mh>20006789</span><span class=p>,</span><span class=n>FFFF0000</span><span class=p>,</span><span class=mf>0000FF</span><span class=n>FF</span><span class=p>,</span><span class=mh>88888888</span><span class=p>,</span><span class=mh>99999999</span><span class=p>,</span><span class=n>aaaaaaaa</span><span class=p>,</span><span class=n>bbbbbbbb</span><span class=p>,</span><span class=mh>00000820</span><span class=p>,</span><span class=mh>00632020</span><span class=p>,</span><span class=mf>00010ff</span><span class=n>f</span><span class=p>,</span>
</span></span><span class=line><span class=cl><span class=mh>20006789</span><span class=p>,</span><span class=n>FFFF0000</span><span class=p>,</span><span class=mf>0000FF</span><span class=n>FF</span><span class=p>,</span><span class=mh>88888888</span><span class=p>,</span><span class=mh>99999999</span><span class=p>,</span><span class=n>aaaaaaaa</span><span class=p>,</span><span class=n>bbbbbbbb</span><span class=p>,</span><span class=mh>00000820</span><span class=p>,</span><span class=mh>00632020</span><span class=p>,</span><span class=mf>00010ff</span><span class=n>f</span><span class=p>,</span><span class=mh>20006789</span><span class=p>,</span><span class=n>FFFF0000</span><span class=p>,</span><span class=mf>0000FF</span><span class=n>FF</span><span class=p>,</span><span class=mh>88888888</span><span class=p>,</span><span class=mh>99999999</span><span class=p>,</span><span class=n>aaaaaaaa</span><span class=p>,</span><span class=n>bbbbbbbb</span><span class=p>,</span>
</span></span><span class=line><span class=cl><span class=mh>00000820</span><span class=p>,</span><span class=mh>00632020</span><span class=p>,</span><span class=mf>00010ff</span><span class=n>f</span><span class=p>,</span><span class=mh>20006789</span><span class=p>,</span><span class=n>FFFF0000</span><span class=p>,</span><span class=mf>0000FF</span><span class=n>FF</span><span class=p>,</span><span class=mh>88888888</span><span class=p>,</span><span class=mh>99999999</span><span class=p>,</span><span class=n>aaaaaaaa</span><span class=p>,</span><span class=n>bbbbbbbb</span><span class=p>,</span><span class=mh>12345678</span><span class=p>,</span><span class=mh>23456789</span><span class=p>,</span><span class=mh>3456789</span><span class=n>a</span><span class=p>,</span><span class=mh>6789</span><span class=n>abcd</span><span class=p>;</span>
</span></span></code></pre></div><p><strong>测试模块</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>test</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=n>clk</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=n>rst</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=n>clk_M</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>OF</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>ZF</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>F</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>ALU_OP</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>M_R_Data</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>rd_rt_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>imm_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>rt_imm_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>Mem_Write</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>alu_mem_s</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>Write_Reg</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>R_Data_B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Inst_code</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=n>CPU</span> <span class=n>uut</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>clk</span><span class=p>(</span><span class=n>clk</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>rst</span><span class=p>(</span><span class=n>rst</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>OF</span><span class=p>(</span><span class=n>OF</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>ZF</span><span class=p>(</span><span class=n>ZF</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>F</span><span class=p>(</span><span class=n>F</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>ALU_OP</span><span class=p>(</span><span class=n>ALU_OP</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>M_R_Data</span><span class=p>(</span><span class=n>M_R_Data</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>rd_rt_s</span><span class=p>(</span><span class=n>rd_rt_s</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>imm_s</span><span class=p>(</span><span class=n>imm_s</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>rt_imm_s</span><span class=p>(</span><span class=n>rt_imm_s</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>Mem_Write</span><span class=p>(</span><span class=n>Mem_Write</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>alu_mem_s</span><span class=p>(</span><span class=n>alu_mem_s</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>Write_Reg</span><span class=p>(</span><span class=n>Write_Reg</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>clk_M</span><span class=p>(</span><span class=n>clk_M</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>R_Data_B</span><span class=p>(</span><span class=n>R_Data_B</span><span class=p>),</span> 
</span></span><span class=line><span class=cl>		<span class=p>.</span><span class=n>Inst_code</span><span class=p>(</span><span class=n>Inst_code</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=p>);</span>
</span></span><span class=line><span class=cl>	<span class=k>always</span> <span class=p>#</span><span class=mh>9</span>  <span class=n>clk_M</span> <span class=o>=</span> <span class=o>~</span><span class=n>clk_M</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>always</span> <span class=p>#</span><span class=mh>20</span> <span class=n>clk</span> <span class=o>=~</span><span class=n>clk</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>		<span class=n>clk</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>		<span class=n>rst</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>		<span class=n>clk_M</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>		<span class=p>#</span><span class=mh>2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>      <span class=n>rst</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>     
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></div><h2 id=友情提示 class="relative group">友情提示 <span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#%e5%8f%8b%e6%83%85%e6%8f%90%e7%a4%ba aria-label=Anchor>#</a></span></h2><p>1.有的同学会把在顶层模块存数据存储器的地址和PC的地址弄混，大家会问为什么PC的存储器是取[7:2],而顶层模块存数据存储器的地址[5:0]
,主要原因就在PC=PC+4这个语句上，我们的存储器还是按照字节去寻址的，如果我们不取[7:2]的地址就会导致中间几条指令跳过，而顶层数据模块就是逐一增加的</p><p>2.数据存储器的clk至少是CPU频率的2倍以上</p><p>3.开始的时候，rst一定要拉高哦</p><h2 id=代码地址 class="relative group">代码地址 <span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#%e4%bb%a3%e7%a0%81%e5%9c%b0%e5%9d%80 aria-label=Anchor>#</a></span></h2><p><a href=https://github.com/XdpCS/HDU-Computer-Organization-And-Architecture-Experiment/tree/master/Ninth_experiment target=_blank>代码地址</a></p></div></section><footer class="pt-8 max-w-prose print:hidden"><div class=flex><img class="!mt-0 !mb-0 h-24 w-24 rounded-full ltr:mr-4 rtl:ml-4" width=96 height=96 alt=XdpCs src=/images/avatar_huc8b161a03df043f9d53de693612f3802_13298_192x192_fill_q75_box_smart1.jpeg><div class=place-self-center><div class="text-[0.6rem] uppercase leading-3 text-neutral-500 dark:text-neutral-400">Author</div><div class="font-semibold leading-6 text-neutral-800 dark:text-neutral-300">XdpCs</div><div class="text-sm text-neutral-700 dark:text-neutral-400">Talking about technology with a glow in the eye.</div><div class="text-2xl sm:text-lg"><div class="flex flex-wrap text-neutral-400 dark:text-neutral-500"><a class="px-1 transition-transform hover:scale-125 hover:text-primary-700 dark:hover:text-primary-400" href=mailto:xdpcsyy@gmail.com target=_blank aria-label=Email rel="me noopener noreferrer"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentcolor" d="M207.8 20.73c-93.45 18.32-168.7 93.66-187 187.1-27.64 140.9 68.65 266.2 199.1 285.1 19.01 2.888 36.17-12.26 36.17-31.49l1e-4-.6631c0-15.74-11.44-28.88-26.84-31.24-84.35-12.98-149.2-86.13-149.2-174.2.0-102.9 88.61-185.5 193.4-175.4 91.54 8.869 158.6 91.25 158.6 183.2v16.16c0 22.09-17.94 40.05-40 40.05s-40.01-17.96-40.01-40.05v-120.1c0-8.847-7.161-16.02-16.01-16.02l-31.98.0036c-7.299.0-13.2 4.992-15.12 11.68-24.85-12.15-54.24-16.38-86.06-5.106-38.75 13.73-68.12 48.91-73.72 89.64-9.483 69.01 43.81 128 110.9 128 26.44.0 50.43-9.544 69.59-24.88 24 31.3 65.23 48.69 109.4 37.49C465.2 369.3 496 324.1 495.1 277.2V256.3c0-149.2-133.9-265.632-287.3-235.57zM239.1 304.3c-26.47.0-48-21.56-48-48.05s21.53-48.05 48-48.05 48 21.56 48 48.05-20.6 48.05-48 48.05z"/></svg></span></a><a class="px-1 transition-transform hover:scale-125 hover:text-primary-700 dark:hover:text-primary-400" href=https://github.com/XdpCs target=_blank aria-label=Github rel="me noopener noreferrer"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><path fill="currentcolor" d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6.0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6.0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3.0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1.0-6.2-.3-40.4-.3-61.4.0.0-70 15-84.7-29.8.0.0-11.4-29.1-27.8-36.6.0.0-22.9-15.7 1.6-15.4.0.0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5.0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9.0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4.0 33.7-.3 75.4-.3 83.6.0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6.0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9.0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg></span></a></div></div></div></div><section class="flex flex-row flex-wrap justify-center pt-4 text-xl"><a class="m-1 inline-block min-w-[2.4rem] rounded bg-neutral-300 p-1 text-center text-neutral-700 hover:bg-primary-500 hover:text-neutral dark:bg-neutral-700 dark:text-neutral-300 dark:hover:bg-primary-400 dark:hover:text-neutral-800" href="https://www.facebook.com/sharer/sharer.php?u=https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/&amp;quote=%e6%9d%ad%e7%94%b5%e8%ae%a1%e7%ae%97%e6%9c%ba%e7%bb%84%e6%88%90%e5%ae%9e%e9%aa%8c%20%e5%ae%9e%e9%aa%8c9-%e5%ae%9e%e7%8e%b0R-I%e5%9e%8b%e6%8c%87%e4%bb%a4%e7%9a%84CPU%e8%ae%be%e8%ae%a1%e5%ae%9e%e9%aa%8c" title="Share on Facebook" aria-label="Share on Facebook"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentcolor" d="M504 256C504 119 393 8 256 8S8 119 8 256c0 123.78 90.69 226.38 209.25 245V327.69h-63V256h63v-54.64c0-62.15 37-96.48 93.67-96.48 27.14.0 55.52 4.84 55.52 4.84v61h-31.28c-30.8.0-40.41 19.12-40.41 38.73V256h68.78l-11 71.69h-57.78V501C413.31 482.38 504 379.78 504 256z"/></svg></span></a><a class="m-1 inline-block min-w-[2.4rem] rounded bg-neutral-300 p-1 text-center text-neutral-700 hover:bg-primary-500 hover:text-neutral dark:bg-neutral-700 dark:text-neutral-300 dark:hover:bg-primary-400 dark:hover:text-neutral-800" href="https://twitter.com/intent/tweet/?url=https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/&amp;text=%e6%9d%ad%e7%94%b5%e8%ae%a1%e7%ae%97%e6%9c%ba%e7%bb%84%e6%88%90%e5%ae%9e%e9%aa%8c%20%e5%ae%9e%e9%aa%8c9-%e5%ae%9e%e7%8e%b0R-I%e5%9e%8b%e6%8c%87%e4%bb%a4%e7%9a%84CPU%e8%ae%be%e8%ae%a1%e5%ae%9e%e9%aa%8c" title="Tweet on Twitter" aria-label="Tweet on Twitter"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentcolor" d="M459.37 151.716c.325 4.548.325 9.097.325 13.645.0 138.72-105.583 298.558-298.558 298.558-59.452.0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055.0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421.0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391.0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04.0-57.828 46.782-104.934 104.934-104.934 30.213.0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg></span></a><a class="m-1 inline-block min-w-[2.4rem] rounded bg-neutral-300 p-1 text-center text-neutral-700 hover:bg-primary-500 hover:text-neutral dark:bg-neutral-700 dark:text-neutral-300 dark:hover:bg-primary-400 dark:hover:text-neutral-800" href="https://pinterest.com/pin/create/bookmarklet/?url=https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/&amp;description=%e6%9d%ad%e7%94%b5%e8%ae%a1%e7%ae%97%e6%9c%ba%e7%bb%84%e6%88%90%e5%ae%9e%e9%aa%8c%20%e5%ae%9e%e9%aa%8c9-%e5%ae%9e%e7%8e%b0R-I%e5%9e%8b%e6%8c%87%e4%bb%a4%e7%9a%84CPU%e8%ae%be%e8%ae%a1%e5%ae%9e%e9%aa%8c" title="Pin on Pinterest" aria-label="Pin on Pinterest"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><path fill="currentcolor" d="M496 256c0 137-111 248-248 248-25.6.0-50.2-3.9-73.4-11.1 10.1-16.5 25.2-43.5 30.8-65 3-11.6 15.4-59 15.4-59 8.1 15.4 31.7 28.5 56.8 28.5 74.8.0 128.7-68.8 128.7-154.3.0-81.9-66.9-143.2-152.9-143.2-107 0-163.9 71.8-163.9 150.1.0 36.4 19.4 81.7 50.3 96.1 4.7 2.2 7.2 1.2 8.3-3.3.8-3.4 5-20.3 6.9-28.1.6-2.5.3-4.7-1.7-7.1-10.1-12.5-18.3-35.3-18.3-56.6.0-54.7 41.4-107.6 112-107.6 60.9.0 103.6 41.5 103.6 100.9.0 67.1-33.9 113.6-78 113.6-24.3.0-42.6-20.1-36.7-44.8 7-29.5 20.5-61.3 20.5-82.6.0-19-10.2-34.9-31.4-34.9-24.9.0-44.9 25.7-44.9 60.2.0 22 7.4 36.8 7.4 36.8s-24.5 103.8-29 123.2c-5 21.4-3 51.6-.9 71.2C65.4 450.9.0 361.1.0 256 0 119 111 8 248 8s248 111 248 248z"/></svg></span></a><a class="m-1 inline-block min-w-[2.4rem] rounded bg-neutral-300 p-1 text-center text-neutral-700 hover:bg-primary-500 hover:text-neutral dark:bg-neutral-700 dark:text-neutral-300 dark:hover:bg-primary-400 dark:hover:text-neutral-800" href="https://reddit.com/submit/?url=https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/&amp;resubmit=true&amp;title=%e6%9d%ad%e7%94%b5%e8%ae%a1%e7%ae%97%e6%9c%ba%e7%bb%84%e6%88%90%e5%ae%9e%e9%aa%8c%20%e5%ae%9e%e9%aa%8c9-%e5%ae%9e%e7%8e%b0R-I%e5%9e%8b%e6%8c%87%e4%bb%a4%e7%9a%84CPU%e8%ae%be%e8%ae%a1%e5%ae%9e%e9%aa%8c" title="Submit to Reddit" aria-label="Submit to Reddit"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentcolor" d="M201.5 305.5c-13.8.0-24.9-11.1-24.9-24.6.0-13.8 11.1-24.9 24.9-24.9 13.6.0 24.6 11.1 24.6 24.9.0 13.6-11.1 24.6-24.6 24.6zM504 256c0 137-111 248-248 248S8 393 8 256 119 8 256 8s248 111 248 248zm-132.3-41.2c-9.4.0-17.7 3.9-23.8 10-22.4-15.5-52.6-25.5-86.1-26.6l17.4-78.3 55.4 12.5c0 13.6 11.1 24.6 24.6 24.6 13.8.0 24.9-11.3 24.9-24.9s-11.1-24.9-24.9-24.9c-9.7.0-18 5.8-22.1 13.8l-61.2-13.6c-3-.8-6.1 1.4-6.9 4.4l-19.1 86.4c-33.2 1.4-63.1 11.3-85.5 26.8-6.1-6.4-14.7-10.2-24.1-10.2-34.9.0-46.3 46.9-14.4 62.8-1.1 5-1.7 10.2-1.7 15.5.0 52.6 59.2 95.2 132 95.2 73.1.0 132.3-42.6 132.3-95.2.0-5.3-.6-10.8-1.9-15.8 31.3-16 19.8-62.5-14.9-62.5zM302.8 331c-18.2 18.2-76.1 17.9-93.6.0-2.2-2.2-6.1-2.2-8.3.0-2.5 2.5-2.5 6.4.0 8.6 22.8 22.8 87.3 22.8 110.2.0 2.5-2.2 2.5-6.1.0-8.6-2.2-2.2-6.1-2.2-8.3.0zm7.7-75c-13.6.0-24.6 11.1-24.6 24.9.0 13.6 11.1 24.6 24.6 24.6 13.8.0 24.9-11.1 24.9-24.6.0-13.8-11-24.9-24.9-24.9z"/></svg></span></a><a class="m-1 inline-block min-w-[2.4rem] rounded bg-neutral-300 p-1 text-center text-neutral-700 hover:bg-primary-500 hover:text-neutral dark:bg-neutral-700 dark:text-neutral-300 dark:hover:bg-primary-400 dark:hover:text-neutral-800" href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/&amp;title=%e6%9d%ad%e7%94%b5%e8%ae%a1%e7%ae%97%e6%9c%ba%e7%bb%84%e6%88%90%e5%ae%9e%e9%aa%8c%20%e5%ae%9e%e9%aa%8c9-%e5%ae%9e%e7%8e%b0R-I%e5%9e%8b%e6%8c%87%e4%bb%a4%e7%9a%84CPU%e8%ae%be%e8%ae%a1%e5%ae%9e%e9%aa%8c" title="Share on LinkedIn" aria-label="Share on LinkedIn"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><path fill="currentcolor" d="M416 32H31.9C14.3 32 0 46.5.0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6.0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3.0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2.0 38.5 17.3 38.5 38.5.0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6.0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2.0 79.7 44.3 79.7 101.9V416z"/></svg></span></a><a class="m-1 inline-block min-w-[2.4rem] rounded bg-neutral-300 p-1 text-center text-neutral-700 hover:bg-primary-500 hover:text-neutral dark:bg-neutral-700 dark:text-neutral-300 dark:hover:bg-primary-400 dark:hover:text-neutral-800" href="mailto:?body=https://xdpcs.github.io/posts/hdu_computer_organization_and_architecture_experiment/ninth_experiment/&amp;subject=%e6%9d%ad%e7%94%b5%e8%ae%a1%e7%ae%97%e6%9c%ba%e7%bb%84%e6%88%90%e5%ae%9e%e9%aa%8c%20%e5%ae%9e%e9%aa%8c9-%e5%ae%9e%e7%8e%b0R-I%e5%9e%8b%e6%8c%87%e4%bb%a4%e7%9a%84CPU%e8%ae%be%e8%ae%a1%e5%ae%9e%e9%aa%8c" title="Send via email" aria-label="Send via email"><span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentcolor" d="M207.8 20.73c-93.45 18.32-168.7 93.66-187 187.1-27.64 140.9 68.65 266.2 199.1 285.1 19.01 2.888 36.17-12.26 36.17-31.49l1e-4-.6631c0-15.74-11.44-28.88-26.84-31.24-84.35-12.98-149.2-86.13-149.2-174.2.0-102.9 88.61-185.5 193.4-175.4 91.54 8.869 158.6 91.25 158.6 183.2v16.16c0 22.09-17.94 40.05-40 40.05s-40.01-17.96-40.01-40.05v-120.1c0-8.847-7.161-16.02-16.01-16.02l-31.98.0036c-7.299.0-13.2 4.992-15.12 11.68-24.85-12.15-54.24-16.38-86.06-5.106-38.75 13.73-68.12 48.91-73.72 89.64-9.483 69.01 43.81 128 110.9 128 26.44.0 50.43-9.544 69.59-24.88 24 31.3 65.23 48.69 109.4 37.49C465.2 369.3 496 324.1 495.1 277.2V256.3c0-149.2-133.9-265.632-287.3-235.57zM239.1 304.3c-26.47.0-48-21.56-48-48.05s21.53-48.05 48-48.05 48 21.56 48 48.05-20.6 48.05-48 48.05z"/></svg></span></a></section><div class=pt-8><hr class="border-dotted border-neutral-300 dark:border-neutral-600"><div class="flex justify-between pt-3"><span><a class="group flex" href=/posts/hdu_computer_organization_and_architecture_experiment/eighth_experiment/><span class="mr-2 text-neutral-700 transition-transform group-hover:-translate-x-[2px] group-hover:text-primary-600 ltr:inline rtl:hidden dark:text-neutral dark:group-hover:text-primary-400">&larr;</span>
<span class="ml-2 text-neutral-700 transition-transform group-hover:translate-x-[2px] group-hover:text-primary-600 ltr:hidden rtl:inline dark:text-neutral dark:group-hover:text-primary-400">&rarr;</span>
<span class="flex flex-col"><span class="mt-[0.1rem] leading-6 group-hover:underline group-hover:decoration-primary-500">杭电计算机组成实验 实验8-实现R型指令的CPU设计实验</span>
<span class="mt-[0.1rem] text-xs text-neutral-500 dark:text-neutral-400"><time datetime="2020-12-23 00:00:00 +0000 UTC">23 December 2020</time></span></span></a></span>
<span><a class="group flex text-right" href=/posts/hdu_computer_organization_and_architecture_experiment/tenth_experiment/><span class="flex flex-col"><span class="mt-[0.1rem] leading-6 group-hover:underline group-hover:decoration-primary-500">杭电计算机组成实验 实验10-实现R-I-J型指令的CPU设计实验</span>
<span class="mt-[0.1rem] text-xs text-neutral-500 dark:text-neutral-400"><time datetime="2020-12-26 00:00:00 +0000 UTC">26 December 2020</time></span></span>
<span class="ml-2 text-neutral-700 transition-transform group-hover:translate-x-[2px] group-hover:text-primary-600 ltr:inline rtl:hidden dark:text-neutral dark:group-hover:text-primary-400">&rarr;</span>
<span class="mr-2 text-neutral-700 transition-transform group-hover:-translate-x-[2px] group-hover:text-primary-600 ltr:hidden rtl:inline dark:text-neutral dark:group-hover:text-primary-400">&larr;</span></a></span></div></div><div class=pt-3><hr class="border-dotted border-neutral-300 dark:border-neutral-600"><div class=pt-3><script src=https://utteranc.es/client.js repo=XdpCs/xdpcs.github.io issue-term=title label=Comment theme=github-dark-orange crossorigin=anonymous async></script></div></div></footer></article><div class="pointer-events-none absolute top-[100vh] bottom-0 w-12 ltr:right-0 rtl:left-0"><a href=#the-top class="pointer-events-auto sticky top-[calc(100vh-5.5rem)] flex h-12 w-12 items-center justify-center rounded-full bg-neutral/50 text-xl text-neutral-700 backdrop-blur hover:text-primary-600 dark:bg-neutral-800/50 dark:text-neutral dark:hover:text-primary-400" aria-label="Scroll to top" title="Scroll to top">&uarr;</a></div></main><footer class="py-10 print:hidden"><nav class="pb-4 text-base font-medium text-neutral-500 dark:text-neutral-400"><ul class="flex flex-col list-none sm:flex-row"><li class="mb-1 ltr:text-right rtl:text-left sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2" href=/tags/ title=Tags>Tags</a></li></ul></nav><div class="flex items-center justify-between"><div><p class="text-sm text-neutral-500 dark:text-neutral-400">© Alan Xu</p><p class="text-xs text-neutral-500 dark:text-neutral-400">Powered by <a class="hover:underline hover:decoration-primary-400 hover:text-primary-500" href=https://gohugo.io/ target=_blank rel="noopener noreferrer">Hugo</a> & <a class="hover:underline hover:decoration-primary-400 hover:text-primary-500" href=https://git.io/hugo-congo target=_blank rel="noopener noreferrer">Congo</a></p></div></div></footer><div id=search-wrapper class="invisible fixed inset-0 z-50 flex h-screen w-screen cursor-default flex-col bg-neutral-500/50 p-4 backdrop-blur-sm dark:bg-neutral-900/50 sm:p-6 md:p-[10vh] lg:p-[12vh]" data-url=https://xdpcs.github.io/><div id=search-modal class="flex flex-col w-full max-w-3xl min-h-0 mx-auto border rounded-md shadow-lg top-20 border-neutral-200 bg-neutral dark:border-neutral-700 dark:bg-neutral-800"><header class="relative z-10 flex items-center justify-between flex-none px-2"><form class="flex items-center flex-auto min-w-0"><div class="flex items-center justify-center w-8 h-8 text-neutral-400"><span class="relative inline-block align-text-bottom icon"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="search" class="svg-inline--fa fa-search fa-w-16" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentcolor" d="M505 442.7 405.3 343c-4.5-4.5-10.6-7-17-7H372c27.6-35.3 44-79.7 44-128C416 93.1 322.9.0 208 0S0 93.1.0 208s93.1 208 208 208c48.3.0 92.7-16.4 128-44v16.3c0 6.4 2.5 12.5 7 17l99.7 99.7c9.4 9.4 24.6 9.4 33.9.0l28.3-28.3c9.4-9.4 9.4-24.6.1-34zM208 336c-70.7.0-128-57.2-128-128 0-70.7 57.2-128 128-128 70.7.0 128 57.2 128 128 0 70.7-57.2 128-128 128z"/></svg></span></div><input type=search id=search-query class="flex flex-auto h-12 mx-1 bg-transparent appearance-none focus:outline-dotted focus:outline-2 focus:outline-transparent" placeholder=Search tabindex=0></form><button id=close-search-button class="flex items-center justify-center w-8 h-8 text-neutral-700 hover:text-primary-600 dark:text-neutral dark:hover:text-primary-400" title="Close (Esc)">
<span class="relative inline-block align-text-bottom icon"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><path fill="currentcolor" d="M310.6 361.4c12.5 12.5 12.5 32.75.0 45.25C304.4 412.9 296.2 416 288 416s-16.38-3.125-22.62-9.375L160 301.3 54.63 406.6C48.38 412.9 40.19 416 32 416S15.63 412.9 9.375 406.6c-12.5-12.5-12.5-32.75.0-45.25l105.4-105.4L9.375 150.6c-12.5-12.5-12.5-32.75.0-45.25s32.75-12.5 45.25.0L160 210.8l105.4-105.4c12.5-12.5 32.75-12.5 45.25.0s12.5 32.75.0 45.25l-105.4 105.4L310.6 361.4z"/></svg></span></button></header><section class="flex-auto px-2 overflow-auto"><ul id=search-results></ul></section></div></div></div></body></html>