-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_typeconv_multi\uz_typeconv_multi_dut.vhd
-- Created: 2023-01-02 15:35:21
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_typeconv_multi_dut
-- Source Path: uz_typeconv_multi/uz_typeconv_multi_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_typeconv_multi_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        omega_m_sfix24En11                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        omega_B_inv_AXI_ufix18En18        :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        trigger                           :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        sfix18En15                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        done                              :   OUT   std_logic  -- ufix1
        );
END uz_typeconv_multi_dut;


ARCHITECTURE rtl OF uz_typeconv_multi_dut IS

  -- Component Declarations
  COMPONENT uz_typeconv_multi_src_uz_typeconv_multi
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          omega_m_sfix24En11              :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          omega_B_inv_AXI_ufix18En18      :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          trigger                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          sfix18En15                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          done                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_typeconv_multi_src_uz_typeconv_multi
    USE ENTITY work.uz_typeconv_multi_src_uz_typeconv_multi(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL trigger_sig                      : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL sfix18En15_sig                   : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL done_sig                         : std_logic;  -- ufix1

BEGIN
  u_uz_typeconv_multi_src_uz_typeconv_multi : uz_typeconv_multi_src_uz_typeconv_multi
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              omega_m_sfix24En11 => omega_m_sfix24En11,  -- sfix24_En11
              omega_B_inv_AXI_ufix18En18 => omega_B_inv_AXI_ufix18En18,  -- ufix18_En18
              trigger => trigger_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              sfix18En15 => sfix18En15_sig,  -- sfix18_En15
              done => done_sig  -- ufix1
              );

  trigger_sig <= trigger;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  sfix18En15 <= sfix18En15_sig;

  done <= done_sig;

END rtl;

