Analysis & Elaboration report for phase2
Thu Mar 29 00:06:13 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ram:U3|altsyncram:altsyncram_component|altsyncram_r2g1:auto_generated
  6. Parameter Settings for User Entity Instance: ram:U3|altsyncram:altsyncram_component
  7. altsyncram Parameter Settings by Entity Instance
  8. Analysis & Elaboration Settings
  9. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Mar 29 00:06:13 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; phase2                                          ;
; Top-level Entity Name              ; memorySubsystem                                 ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------+--------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------+--------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |memorySubsystem|ram:U3 ; C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for ram:U3|altsyncram:altsyncram_component|altsyncram_r2g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:U3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Signed Integer          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_r2g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; ram:U3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 512                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                 ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; memorySubsystem    ; phase2             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 29 00:06:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file memorysubsystem.vhd
    Info (12022): Found design unit 1: memorySubsystem-beahaviour
    Info (12023): Found entity 1: memorySubsystem
Info (12021): Found 2 design units, including 1 entities, in source file orgate_tb.vhd
    Info (12022): Found design unit 1: orGate_tb-behaviour
    Info (12023): Found entity 1: orGate_tb
Info (12021): Found 2 design units, including 1 entities, in source file orgate.vhd
    Info (12022): Found design unit 1: orGate-behaviour
    Info (12023): Found entity 1: orGate
Info (12021): Found 2 design units, including 1 entities, in source file encoder32bits.vhd
    Info (12022): Found design unit 1: encoder32bits-behavioural
    Info (12023): Found entity 1: encoder32bits
Info (12021): Found 2 design units, including 1 entities, in source file andgate_tb.vhd
    Info (12022): Found design unit 1: andGate_tb-behaviour
    Info (12023): Found entity 1: andGate_tb
Info (12021): Found 2 design units, including 1 entities, in source file andgate.vhd
    Info (12022): Found design unit 1: andGate-behaviour
    Info (12023): Found entity 1: andGate
Info (12021): Found 2 design units, including 1 entities, in source file reg_32.vhd
    Info (12022): Found design unit 1: reg_32-arc
    Info (12023): Found entity 1: reg_32
Info (12021): Found 2 design units, including 1 entities, in source file multiplexermdr.vhd
    Info (12022): Found design unit 1: multiplexerMDR-behaviour
    Info (12023): Found entity 1: multiplexerMDR
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file selectandencodelogic.vhd
    Info (12022): Found design unit 1: selectAndEncodeLogic-behaviour
    Info (12023): Found entity 1: selectAndEncodeLogic
Info (12021): Found 2 design units, including 1 entities, in source file decoder16bits.vhd
    Info (12022): Found design unit 1: decoder16bits-behavioural
    Info (12023): Found entity 1: decoder16bits
Info (12021): Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1.vhd
    Info (12022): Found design unit 1: selectAndEncodeSubComponent1-behaviour
    Info (12023): Found entity 1: selectAndEncodeSubComponent1
Info (12021): Found 2 design units, including 1 entities, in source file selectandencodesubcomponent2.vhd
    Info (12022): Found design unit 1: selectAndEncodeSubComponent2-behaviour
    Info (12023): Found entity 1: selectAndEncodeSubComponent2
Info (12021): Found 2 design units, including 1 entities, in source file selectencode_tb.vhd
    Info (12022): Found design unit 1: selectEncode_tb-behaviour
    Info (12023): Found entity 1: selectEncode_tb
Info (12021): Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1_tb.vhd
    Info (12022): Found design unit 1: selectAndEncodeSubComponent1_tb-behaviour
    Info (12023): Found entity 1: selectAndEncodeSubComponent1_tb
Info (12021): Found 2 design units, including 1 entities, in source file reg_ir.vhd
    Info (12022): Found design unit 1: reg_IR-arc
    Info (12023): Found entity 1: reg_IR
Info (12021): Found 2 design units, including 1 entities, in source file reg_ir_tb.vhd
    Info (12022): Found design unit 1: reg_IR_tb-behaviour
    Info (12023): Found entity 1: reg_IR_tb
Info (12021): Found 2 design units, including 1 entities, in source file conff.vhd
    Info (12022): Found design unit 1: conFF-behaviour
    Info (12023): Found entity 1: conFF
Info (12021): Found 2 design units, including 1 entities, in source file conffsubcomponent1.vhd
    Info (12022): Found design unit 1: conFFSubComponent1-behaviour
    Info (12023): Found entity 1: conFFSubComponent1
Info (12021): Found 2 design units, including 1 entities, in source file reg_zero.vhd
    Info (12022): Found design unit 1: reg_Zero-behaviour
    Info (12023): Found entity 1: reg_Zero
Info (12021): Found 2 design units, including 1 entities, in source file andgate_32vs1.vhd
    Info (12022): Found design unit 1: andGate_32vs1-behaviour
    Info (12023): Found entity 1: andGate_32vs1
Info (12021): Found 2 design units, including 1 entities, in source file decoder4bits.vhd
    Info (12022): Found design unit 1: decoder4bits-behavioural
    Info (12023): Found entity 1: decoder4bits
Info (12021): Found 2 design units, including 1 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: flipFlop-behaviour
    Info (12023): Found entity 1: flipFlop
Info (12021): Found 2 design units, including 1 entities, in source file selectandencodesubcomponent3.vhd
    Info (12022): Found design unit 1: selectAndEncodeSubComponent3-behaviour
    Info (12023): Found entity 1: selectAndEncodeSubComponent3
Info (12021): Found 2 design units, including 1 entities, in source file reg_zero_tb.vhd
    Info (12022): Found design unit 1: reg_Zero_tb-behaviour
    Info (12023): Found entity 1: reg_Zero_tb
Info (12021): Found 2 design units, including 1 entities, in source file andgate_32vs1_tb.vhd
    Info (12022): Found design unit 1: andgate_31vs1_tb-behaviour
    Info (12023): Found entity 1: andgate_31vs1_tb
Info (12021): Found 2 design units, including 1 entities, in source file regzero_tb.vhd
    Info (12022): Found design unit 1: regZero_tb-behaviour
    Info (12023): Found entity 1: regZero_tb
Info (12021): Found 2 design units, including 1 entities, in source file conff_tb.vhd
    Info (12022): Found design unit 1: conFF_tb-behaviour
    Info (12023): Found entity 1: conFF_tb
Info (12021): Found 2 design units, including 1 entities, in source file conffsubcomponent1_tb.vhd
    Info (12022): Found design unit 1: conFFSubComponent1_tb-behaviour
    Info (12023): Found entity 1: conFFSubComponent1_tb
Info (12021): Found 2 design units, including 1 entities, in source file flipflop_tb.vhd
    Info (12022): Found design unit 1: flipFlop_tb-behaviour
    Info (12023): Found entity 1: flipFlop_tb
Info (12021): Found 2 design units, including 1 entities, in source file memorysubsystem_tb.vhd
    Info (12022): Found design unit 1: memorySubsystem_tb-behaviour
    Info (12023): Found entity 1: memorySubsystem_tb
Info (12021): Found 2 design units, including 1 entities, in source file notgate.vhd
    Info (12022): Found design unit 1: notGate-behaviour
    Info (12023): Found entity 1: notGate
Info (12021): Found 2 design units, including 1 entities, in source file notgate1bit.vhd
    Info (12022): Found design unit 1: notGate1bit-behaviour
    Info (12023): Found entity 1: notGate1bit
Info (12021): Found 2 design units, including 1 entities, in source file regmar.vhd
    Info (12022): Found design unit 1: regMAR-arc
    Info (12023): Found entity 1: regMAR
Info (12021): Found 2 design units, including 1 entities, in source file ram_tb.vhd
    Info (12022): Found design unit 1: ram_tb-behaviour
    Info (12023): Found entity 1: ram_tb
Info (12127): Elaborating entity "memorySubsystem" for the top level hierarchy
Info (12128): Elaborating entity "multiplexerMDR" for hierarchy "multiplexerMDR:U0"
Info (10041): Inferred latch for "MDRMuxOut[0]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[1]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[2]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[3]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[4]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[5]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[6]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[7]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[8]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[9]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[10]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[11]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[12]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[13]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[14]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[15]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[16]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[17]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[18]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[19]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[20]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[21]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[22]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[23]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[24]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[25]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[26]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[27]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[28]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[29]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[30]" at multiplexerMDR.vhd(14)
Info (10041): Inferred latch for "MDRMuxOut[31]" at multiplexerMDR.vhd(14)
Info (12128): Elaborating entity "reg_32" for hierarchy "reg_32:U1"
Info (12128): Elaborating entity "regMAR" for hierarchy "regMAR:U2"
Info (12128): Elaborating entity "ram" for hierarchy "ram:U3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:U3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:U3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:U3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r2g1.tdf
    Info (12023): Found entity 1: altsyncram_r2g1
Info (12128): Elaborating entity "altsyncram_r2g1" for hierarchy "ram:U3|altsyncram:altsyncram_component|altsyncram_r2g1:auto_generated"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 555 megabytes
    Info: Processing ended: Thu Mar 29 00:06:13 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


