# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir H:/FPGA/Benchmark/project_benchmark/project_benchmark.cache/wt [current_project]
set_property parent.project_path H:/FPGA/Benchmark/project_benchmark/project_benchmark.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/new/s9234.v
  H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/new/lut.v
  H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/new/lfsr.v
  H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/new/test.v
  H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/imports/new/ring1.v
  H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/imports/new/ring30.v
  H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/imports/new/s9234_final.v
}
read_xdc H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/constrs_1/new/S_9324(new).xdc
set_property used_in_implementation false [get_files H:/FPGA/Benchmark/project_benchmark/project_benchmark.srcs/constrs_1/new/S_9324(new).xdc]

synth_design -top s9234 -part xc7a35tcpg236-1
write_checkpoint -noxdef s9234.dcp
catch { report_utilization -file s9234_utilization_synth.rpt -pb s9234_utilization_synth.pb }
