// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_via_tiling_conv_via_tiling,hls_ip_2024_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=158,HLS_SYN_DSP=0,HLS_SYN_FF=42412,HLS_SYN_LUT=41635,HLS_VERSION=2024_1_2}" *)

module conv_via_tiling (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem1_AWVALID,
        m_axi_mem1_AWREADY,
        m_axi_mem1_AWADDR,
        m_axi_mem1_AWID,
        m_axi_mem1_AWLEN,
        m_axi_mem1_AWSIZE,
        m_axi_mem1_AWBURST,
        m_axi_mem1_AWLOCK,
        m_axi_mem1_AWCACHE,
        m_axi_mem1_AWPROT,
        m_axi_mem1_AWQOS,
        m_axi_mem1_AWREGION,
        m_axi_mem1_AWUSER,
        m_axi_mem1_WVALID,
        m_axi_mem1_WREADY,
        m_axi_mem1_WDATA,
        m_axi_mem1_WSTRB,
        m_axi_mem1_WLAST,
        m_axi_mem1_WID,
        m_axi_mem1_WUSER,
        m_axi_mem1_ARVALID,
        m_axi_mem1_ARREADY,
        m_axi_mem1_ARADDR,
        m_axi_mem1_ARID,
        m_axi_mem1_ARLEN,
        m_axi_mem1_ARSIZE,
        m_axi_mem1_ARBURST,
        m_axi_mem1_ARLOCK,
        m_axi_mem1_ARCACHE,
        m_axi_mem1_ARPROT,
        m_axi_mem1_ARQOS,
        m_axi_mem1_ARREGION,
        m_axi_mem1_ARUSER,
        m_axi_mem1_RVALID,
        m_axi_mem1_RREADY,
        m_axi_mem1_RDATA,
        m_axi_mem1_RLAST,
        m_axi_mem1_RID,
        m_axi_mem1_RUSER,
        m_axi_mem1_RRESP,
        m_axi_mem1_BVALID,
        m_axi_mem1_BREADY,
        m_axi_mem1_BRESP,
        m_axi_mem1_BID,
        m_axi_mem1_BUSER,
        m_axi_mem2_AWVALID,
        m_axi_mem2_AWREADY,
        m_axi_mem2_AWADDR,
        m_axi_mem2_AWID,
        m_axi_mem2_AWLEN,
        m_axi_mem2_AWSIZE,
        m_axi_mem2_AWBURST,
        m_axi_mem2_AWLOCK,
        m_axi_mem2_AWCACHE,
        m_axi_mem2_AWPROT,
        m_axi_mem2_AWQOS,
        m_axi_mem2_AWREGION,
        m_axi_mem2_AWUSER,
        m_axi_mem2_WVALID,
        m_axi_mem2_WREADY,
        m_axi_mem2_WDATA,
        m_axi_mem2_WSTRB,
        m_axi_mem2_WLAST,
        m_axi_mem2_WID,
        m_axi_mem2_WUSER,
        m_axi_mem2_ARVALID,
        m_axi_mem2_ARREADY,
        m_axi_mem2_ARADDR,
        m_axi_mem2_ARID,
        m_axi_mem2_ARLEN,
        m_axi_mem2_ARSIZE,
        m_axi_mem2_ARBURST,
        m_axi_mem2_ARLOCK,
        m_axi_mem2_ARCACHE,
        m_axi_mem2_ARPROT,
        m_axi_mem2_ARQOS,
        m_axi_mem2_ARREGION,
        m_axi_mem2_ARUSER,
        m_axi_mem2_RVALID,
        m_axi_mem2_RREADY,
        m_axi_mem2_RDATA,
        m_axi_mem2_RLAST,
        m_axi_mem2_RID,
        m_axi_mem2_RUSER,
        m_axi_mem2_RRESP,
        m_axi_mem2_BVALID,
        m_axi_mem2_BREADY,
        m_axi_mem2_BRESP,
        m_axi_mem2_BID,
        m_axi_mem2_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 57'd1;
parameter    ap_ST_fsm_state2 = 57'd2;
parameter    ap_ST_fsm_state3 = 57'd4;
parameter    ap_ST_fsm_state4 = 57'd8;
parameter    ap_ST_fsm_state5 = 57'd16;
parameter    ap_ST_fsm_state6 = 57'd32;
parameter    ap_ST_fsm_state7 = 57'd64;
parameter    ap_ST_fsm_state8 = 57'd128;
parameter    ap_ST_fsm_state9 = 57'd256;
parameter    ap_ST_fsm_state10 = 57'd512;
parameter    ap_ST_fsm_state11 = 57'd1024;
parameter    ap_ST_fsm_state12 = 57'd2048;
parameter    ap_ST_fsm_state13 = 57'd4096;
parameter    ap_ST_fsm_state14 = 57'd8192;
parameter    ap_ST_fsm_state15 = 57'd16384;
parameter    ap_ST_fsm_state16 = 57'd32768;
parameter    ap_ST_fsm_state17 = 57'd65536;
parameter    ap_ST_fsm_state18 = 57'd131072;
parameter    ap_ST_fsm_state19 = 57'd262144;
parameter    ap_ST_fsm_state20 = 57'd524288;
parameter    ap_ST_fsm_state21 = 57'd1048576;
parameter    ap_ST_fsm_state22 = 57'd2097152;
parameter    ap_ST_fsm_state23 = 57'd4194304;
parameter    ap_ST_fsm_state24 = 57'd8388608;
parameter    ap_ST_fsm_state25 = 57'd16777216;
parameter    ap_ST_fsm_state26 = 57'd33554432;
parameter    ap_ST_fsm_state27 = 57'd67108864;
parameter    ap_ST_fsm_state28 = 57'd134217728;
parameter    ap_ST_fsm_state29 = 57'd268435456;
parameter    ap_ST_fsm_state30 = 57'd536870912;
parameter    ap_ST_fsm_state31 = 57'd1073741824;
parameter    ap_ST_fsm_state32 = 57'd2147483648;
parameter    ap_ST_fsm_state33 = 57'd4294967296;
parameter    ap_ST_fsm_state34 = 57'd8589934592;
parameter    ap_ST_fsm_state35 = 57'd17179869184;
parameter    ap_ST_fsm_state36 = 57'd34359738368;
parameter    ap_ST_fsm_state37 = 57'd68719476736;
parameter    ap_ST_fsm_state38 = 57'd137438953472;
parameter    ap_ST_fsm_state39 = 57'd274877906944;
parameter    ap_ST_fsm_state40 = 57'd549755813888;
parameter    ap_ST_fsm_state41 = 57'd1099511627776;
parameter    ap_ST_fsm_state42 = 57'd2199023255552;
parameter    ap_ST_fsm_state43 = 57'd4398046511104;
parameter    ap_ST_fsm_state44 = 57'd8796093022208;
parameter    ap_ST_fsm_state45 = 57'd17592186044416;
parameter    ap_ST_fsm_state46 = 57'd35184372088832;
parameter    ap_ST_fsm_state47 = 57'd70368744177664;
parameter    ap_ST_fsm_state48 = 57'd140737488355328;
parameter    ap_ST_fsm_state49 = 57'd281474976710656;
parameter    ap_ST_fsm_state50 = 57'd562949953421312;
parameter    ap_ST_fsm_state51 = 57'd1125899906842624;
parameter    ap_ST_fsm_state52 = 57'd2251799813685248;
parameter    ap_ST_fsm_state53 = 57'd4503599627370496;
parameter    ap_ST_fsm_state54 = 57'd9007199254740992;
parameter    ap_ST_fsm_state55 = 57'd18014398509481984;
parameter    ap_ST_fsm_state56 = 57'd36028797018963968;
parameter    ap_ST_fsm_state57 = 57'd72057594037927936;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM1_ID_WIDTH = 1;
parameter    C_M_AXI_MEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM1_USER_VALUE = 0;
parameter    C_M_AXI_MEM1_PROT_VALUE = 0;
parameter    C_M_AXI_MEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM2_ID_WIDTH = 1;
parameter    C_M_AXI_MEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM2_USER_VALUE = 0;
parameter    C_M_AXI_MEM2_PROT_VALUE = 0;
parameter    C_M_AXI_MEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM2_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem1_AWVALID;
input   m_axi_mem1_AWREADY;
output  [C_M_AXI_MEM1_ADDR_WIDTH - 1:0] m_axi_mem1_AWADDR;
output  [C_M_AXI_MEM1_ID_WIDTH - 1:0] m_axi_mem1_AWID;
output  [7:0] m_axi_mem1_AWLEN;
output  [2:0] m_axi_mem1_AWSIZE;
output  [1:0] m_axi_mem1_AWBURST;
output  [1:0] m_axi_mem1_AWLOCK;
output  [3:0] m_axi_mem1_AWCACHE;
output  [2:0] m_axi_mem1_AWPROT;
output  [3:0] m_axi_mem1_AWQOS;
output  [3:0] m_axi_mem1_AWREGION;
output  [C_M_AXI_MEM1_AWUSER_WIDTH - 1:0] m_axi_mem1_AWUSER;
output   m_axi_mem1_WVALID;
input   m_axi_mem1_WREADY;
output  [C_M_AXI_MEM1_DATA_WIDTH - 1:0] m_axi_mem1_WDATA;
output  [C_M_AXI_MEM1_WSTRB_WIDTH - 1:0] m_axi_mem1_WSTRB;
output   m_axi_mem1_WLAST;
output  [C_M_AXI_MEM1_ID_WIDTH - 1:0] m_axi_mem1_WID;
output  [C_M_AXI_MEM1_WUSER_WIDTH - 1:0] m_axi_mem1_WUSER;
output   m_axi_mem1_ARVALID;
input   m_axi_mem1_ARREADY;
output  [C_M_AXI_MEM1_ADDR_WIDTH - 1:0] m_axi_mem1_ARADDR;
output  [C_M_AXI_MEM1_ID_WIDTH - 1:0] m_axi_mem1_ARID;
output  [7:0] m_axi_mem1_ARLEN;
output  [2:0] m_axi_mem1_ARSIZE;
output  [1:0] m_axi_mem1_ARBURST;
output  [1:0] m_axi_mem1_ARLOCK;
output  [3:0] m_axi_mem1_ARCACHE;
output  [2:0] m_axi_mem1_ARPROT;
output  [3:0] m_axi_mem1_ARQOS;
output  [3:0] m_axi_mem1_ARREGION;
output  [C_M_AXI_MEM1_ARUSER_WIDTH - 1:0] m_axi_mem1_ARUSER;
input   m_axi_mem1_RVALID;
output   m_axi_mem1_RREADY;
input  [C_M_AXI_MEM1_DATA_WIDTH - 1:0] m_axi_mem1_RDATA;
input   m_axi_mem1_RLAST;
input  [C_M_AXI_MEM1_ID_WIDTH - 1:0] m_axi_mem1_RID;
input  [C_M_AXI_MEM1_RUSER_WIDTH - 1:0] m_axi_mem1_RUSER;
input  [1:0] m_axi_mem1_RRESP;
input   m_axi_mem1_BVALID;
output   m_axi_mem1_BREADY;
input  [1:0] m_axi_mem1_BRESP;
input  [C_M_AXI_MEM1_ID_WIDTH - 1:0] m_axi_mem1_BID;
input  [C_M_AXI_MEM1_BUSER_WIDTH - 1:0] m_axi_mem1_BUSER;
output   m_axi_mem2_AWVALID;
input   m_axi_mem2_AWREADY;
output  [C_M_AXI_MEM2_ADDR_WIDTH - 1:0] m_axi_mem2_AWADDR;
output  [C_M_AXI_MEM2_ID_WIDTH - 1:0] m_axi_mem2_AWID;
output  [7:0] m_axi_mem2_AWLEN;
output  [2:0] m_axi_mem2_AWSIZE;
output  [1:0] m_axi_mem2_AWBURST;
output  [1:0] m_axi_mem2_AWLOCK;
output  [3:0] m_axi_mem2_AWCACHE;
output  [2:0] m_axi_mem2_AWPROT;
output  [3:0] m_axi_mem2_AWQOS;
output  [3:0] m_axi_mem2_AWREGION;
output  [C_M_AXI_MEM2_AWUSER_WIDTH - 1:0] m_axi_mem2_AWUSER;
output   m_axi_mem2_WVALID;
input   m_axi_mem2_WREADY;
output  [C_M_AXI_MEM2_DATA_WIDTH - 1:0] m_axi_mem2_WDATA;
output  [C_M_AXI_MEM2_WSTRB_WIDTH - 1:0] m_axi_mem2_WSTRB;
output   m_axi_mem2_WLAST;
output  [C_M_AXI_MEM2_ID_WIDTH - 1:0] m_axi_mem2_WID;
output  [C_M_AXI_MEM2_WUSER_WIDTH - 1:0] m_axi_mem2_WUSER;
output   m_axi_mem2_ARVALID;
input   m_axi_mem2_ARREADY;
output  [C_M_AXI_MEM2_ADDR_WIDTH - 1:0] m_axi_mem2_ARADDR;
output  [C_M_AXI_MEM2_ID_WIDTH - 1:0] m_axi_mem2_ARID;
output  [7:0] m_axi_mem2_ARLEN;
output  [2:0] m_axi_mem2_ARSIZE;
output  [1:0] m_axi_mem2_ARBURST;
output  [1:0] m_axi_mem2_ARLOCK;
output  [3:0] m_axi_mem2_ARCACHE;
output  [2:0] m_axi_mem2_ARPROT;
output  [3:0] m_axi_mem2_ARQOS;
output  [3:0] m_axi_mem2_ARREGION;
output  [C_M_AXI_MEM2_ARUSER_WIDTH - 1:0] m_axi_mem2_ARUSER;
input   m_axi_mem2_RVALID;
output   m_axi_mem2_RREADY;
input  [C_M_AXI_MEM2_DATA_WIDTH - 1:0] m_axi_mem2_RDATA;
input   m_axi_mem2_RLAST;
input  [C_M_AXI_MEM2_ID_WIDTH - 1:0] m_axi_mem2_RID;
input  [C_M_AXI_MEM2_RUSER_WIDTH - 1:0] m_axi_mem2_RUSER;
input  [1:0] m_axi_mem2_RRESP;
input   m_axi_mem2_BVALID;
output   m_axi_mem2_BREADY;
input  [1:0] m_axi_mem2_BRESP;
input  [C_M_AXI_MEM2_ID_WIDTH - 1:0] m_axi_mem2_BID;
input  [C_M_AXI_MEM2_BUSER_WIDTH - 1:0] m_axi_mem2_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [56:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] in_ch;
wire   [31:0] out_ch;
wire   [31:0] H;
wire   [31:0] W;
wire   [63:0] input_r;
wire   [63:0] weight;
wire   [63:0] bias;
wire   [63:0] output_r;
wire  signed [31:0] stride;
wire   [31:0] pad;
wire   [63:0] grp_fu_553_p2;
reg   [63:0] reg_589;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state43;
wire   [95:0] grp_fu_566_p2;
reg   [95:0] reg_595;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state50;
wire   [31:0] grp_fu_571_p2;
reg   [31:0] reg_602;
wire    ap_CS_fsm_state42;
reg   [31:0] pad_read_reg_1482;
reg   [31:0] stride_read_reg_1488;
reg   [63:0] output_r_read_reg_1498;
reg   [63:0] bias_read_reg_1505;
reg   [63:0] weight_read_reg_1510;
reg   [63:0] input_r_read_reg_1515;
reg   [31:0] W_read_reg_1520;
reg   [31:0] H_read_reg_1526;
reg  signed [31:0] out_ch_read_reg_1531;
reg  signed [31:0] in_ch_read_reg_1540;
wire   [31:0] grp_fu_625_p2;
reg   [31:0] sdiv_ln29_reg_1558;
wire   [31:0] out_h_fu_648_p2;
reg   [31:0] out_h_reg_1564;
wire   [31:0] grp_fu_637_p2;
reg   [31:0] sdiv_ln29_1_reg_1571;
wire   [31:0] out_w_fu_654_p2;
reg   [31:0] out_w_reg_1577;
wire   [0:0] cmp366_fu_660_p2;
reg   [0:0] cmp366_reg_1586;
wire   [0:0] cmp764_fu_666_p2;
reg   [0:0] cmp764_reg_1591;
wire   [62:0] empty_62_fu_697_p3;
reg   [62:0] empty_62_reg_1597;
wire  signed [32:0] out_ch_cast_fu_714_p1;
reg  signed [32:0] out_ch_cast_reg_1602;
wire    ap_CS_fsm_state38;
wire   [26:0] out_ch_tiles_fu_885_p3;
reg   [26:0] out_ch_tiles_reg_1607;
wire   [26:0] in_ch_tiles_fu_945_p3;
reg   [26:0] in_ch_tiles_reg_1612;
wire  signed [32:0] sext_ln90_fu_953_p1;
reg  signed [32:0] sext_ln90_reg_1617;
wire   [31:0] sub_ln90_fu_956_p2;
reg   [31:0] sub_ln90_reg_1622;
wire   [31:0] sub_ln90_1_fu_961_p2;
reg   [31:0] sub_ln90_1_reg_1627;
wire   [29:0] select_ln33_fu_966_p3;
reg   [29:0] select_ln33_reg_1632;
wire   [29:0] select_ln33_1_fu_974_p3;
reg   [29:0] select_ln33_1_reg_1637;
wire   [28:0] add_ln90_2_fu_994_p2;
reg   [28:0] add_ln90_2_reg_1648;
wire    ap_CS_fsm_state39;
wire  signed [31:0] sub_ln90_5_fu_1012_p2;
reg   [31:0] sub_ln90_5_reg_1653;
wire   [31:0] add_ln90_fu_1018_p2;
reg   [31:0] add_ln90_reg_1660;
wire   [30:0] sub_ln90_6_fu_1068_p2;
reg   [30:0] sub_ln90_6_reg_1666;
wire    ap_CS_fsm_state40;
wire  signed [31:0] tileH_fu_1094_p3;
reg   [31:0] tileH_reg_1672;
wire   [31:0] empty_64_fu_1102_p2;
reg   [31:0] empty_64_reg_1678;
wire   [63:0] zext_ln91_2_fu_1107_p1;
reg   [63:0] zext_ln91_2_reg_1683;
wire   [63:0] zext_ln91_4_fu_1111_p1;
reg   [63:0] zext_ln91_4_reg_1688;
wire   [28:0] add_ln91_2_fu_1124_p2;
reg   [28:0] add_ln91_2_reg_1696;
wire    ap_CS_fsm_state41;
wire   [31:0] sub_ln91_1_fu_1142_p2;
reg   [31:0] sub_ln91_1_reg_1701;
wire   [30:0] trunc_ln91_fu_1148_p1;
reg   [30:0] trunc_ln91_reg_1706;
wire   [31:0] zext_ln91_3_fu_1156_p1;
reg   [31:0] zext_ln91_3_reg_1712;
wire   [31:0] select_ln91_fu_1170_p3;
reg   [31:0] select_ln91_reg_1718;
wire   [31:0] xor_ln91_fu_1185_p2;
reg   [31:0] xor_ln91_reg_1724;
wire   [31:0] add_ln91_1_fu_1190_p2;
reg   [31:0] add_ln91_1_reg_1729;
wire  signed [31:0] tileW_fu_1216_p3;
reg   [31:0] tileW_reg_1734;
wire   [31:0] empty_66_fu_1231_p2;
reg   [31:0] empty_66_reg_1740;
wire   [31:0] empty_67_fu_1236_p3;
reg   [31:0] empty_67_reg_1745;
wire   [63:0] mul_ln91_2_fu_557_p2;
reg   [63:0] mul_ln91_2_reg_1750;
wire   [63:0] zext_ln104_fu_1254_p1;
reg   [63:0] zext_ln104_reg_1755;
wire   [95:0] zext_ln174_fu_1258_p1;
reg   [95:0] zext_ln174_reg_1760;
wire   [95:0] zext_ln192_fu_1262_p1;
reg   [95:0] zext_ln192_reg_1765;
wire   [25:0] add_ln102_fu_1275_p2;
reg   [25:0] add_ln102_reg_1773;
wire    ap_CS_fsm_state44;
wire   [31:0] shl_ln1_fu_1281_p3;
reg   [31:0] shl_ln1_reg_1778;
wire   [31:0] cur_out_ch_fu_1315_p3;
reg   [31:0] cur_out_ch_reg_1785;
reg   [63:0] mul_ln104_reg_1792;
wire    ap_CS_fsm_state45;
wire   [67:0] zext_ln131_1_fu_1327_p1;
reg   [67:0] zext_ln131_1_reg_1797;
wire    ap_CS_fsm_state47;
wire   [25:0] add_ln129_fu_1339_p2;
reg   [25:0] add_ln129_reg_1805;
wire   [31:0] shl_ln3_fu_1345_p3;
reg   [31:0] shl_ln3_reg_1810;
wire  signed [31:0] cur_in_ch_fu_1379_p3;
reg  signed [31:0] cur_in_ch_reg_1815;
wire   [37:0] empty_68_fu_1436_p2;
reg   [37:0] empty_68_reg_1824;
wire   [34:0] empty_69_fu_1443_p3;
reg   [34:0] empty_69_reg_1829;
wire   [35:0] add_ln131_1_fu_1459_p2;
reg   [35:0] add_ln131_1_reg_1834;
wire   [67:0] mul_ln131_fu_561_p2;
reg   [67:0] mul_ln131_reg_1839;
reg   [11:0] localOut_address0;
reg    localOut_ce0;
reg    localOut_we0;
reg   [31:0] localOut_d0;
wire   [31:0] localOut_q0;
reg    localOut_ce1;
wire   [31:0] localOut_q1;
reg   [11:0] localW_address0;
reg    localW_ce0;
reg    localW_we0;
reg   [31:0] localW_d0;
wire   [31:0] localW_q0;
reg   [11:0] localW_1_address0;
reg    localW_1_ce0;
reg    localW_1_we0;
reg   [31:0] localW_1_d0;
wire   [31:0] localW_1_q0;
reg   [11:0] localW_2_address0;
reg    localW_2_ce0;
reg    localW_2_we0;
reg   [31:0] localW_2_d0;
wire   [31:0] localW_2_q0;
reg   [11:0] localW_3_address0;
reg    localW_3_ce0;
reg    localW_3_we0;
reg   [31:0] localW_3_d0;
wire   [31:0] localW_3_q0;
reg   [11:0] localW_4_address0;
reg    localW_4_ce0;
reg    localW_4_we0;
reg   [31:0] localW_4_d0;
wire   [31:0] localW_4_q0;
reg   [11:0] localW_5_address0;
reg    localW_5_ce0;
reg    localW_5_we0;
reg   [31:0] localW_5_d0;
wire   [31:0] localW_5_q0;
reg   [11:0] localW_6_address0;
reg    localW_6_ce0;
reg    localW_6_we0;
reg   [31:0] localW_6_d0;
wire   [31:0] localW_6_q0;
reg   [11:0] localW_7_address0;
reg    localW_7_ce0;
reg    localW_7_we0;
reg   [31:0] localW_7_d0;
wire   [31:0] localW_7_q0;
reg   [11:0] localW_8_address0;
reg    localW_8_ce0;
reg    localW_8_we0;
reg   [31:0] localW_8_d0;
wire   [31:0] localW_8_q0;
reg   [11:0] localIn_address0;
reg    localIn_ce0;
reg    localIn_we0;
reg   [31:0] localIn_d0;
wire   [31:0] localIn_q0;
reg   [11:0] localIn_1_address0;
reg    localIn_1_ce0;
reg    localIn_1_we0;
reg   [31:0] localIn_1_d0;
wire   [31:0] localIn_1_q0;
reg   [11:0] localIn_2_address0;
reg    localIn_2_ce0;
reg    localIn_2_we0;
reg   [31:0] localIn_2_d0;
wire   [31:0] localIn_2_q0;
reg   [11:0] localIn_3_address0;
reg    localIn_3_ce0;
reg    localIn_3_we0;
reg   [31:0] localIn_3_d0;
wire   [31:0] localIn_3_q0;
reg   [11:0] localIn_4_address0;
reg    localIn_4_ce0;
reg    localIn_4_we0;
reg   [31:0] localIn_4_d0;
wire   [31:0] localIn_4_q0;
reg   [11:0] localIn_5_address0;
reg    localIn_5_ce0;
reg    localIn_5_we0;
reg   [31:0] localIn_5_d0;
wire   [31:0] localIn_5_q0;
reg   [11:0] localIn_6_address0;
reg    localIn_6_ce0;
reg    localIn_6_we0;
reg   [31:0] localIn_6_d0;
wire   [31:0] localIn_6_q0;
reg   [11:0] localIn_7_address0;
reg    localIn_7_ce0;
reg    localIn_7_we0;
reg   [31:0] localIn_7_d0;
wire   [31:0] localIn_7_q0;
reg   [11:0] localIn_8_address0;
reg    localIn_8_ce0;
reg    localIn_8_we0;
reg   [31:0] localIn_8_d0;
wire   [31:0] localIn_8_q0;
wire    grp_conv_kernel_fu_364_ap_start;
wire    grp_conv_kernel_fu_364_ap_done;
wire    grp_conv_kernel_fu_364_ap_idle;
wire    grp_conv_kernel_fu_364_ap_ready;
wire   [11:0] grp_conv_kernel_fu_364_inData_0_0_address0;
wire    grp_conv_kernel_fu_364_inData_0_0_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_0_1_address0;
wire    grp_conv_kernel_fu_364_inData_0_1_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_0_2_address0;
wire    grp_conv_kernel_fu_364_inData_0_2_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_1_0_address0;
wire    grp_conv_kernel_fu_364_inData_1_0_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_1_1_address0;
wire    grp_conv_kernel_fu_364_inData_1_1_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_1_2_address0;
wire    grp_conv_kernel_fu_364_inData_1_2_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_2_0_address0;
wire    grp_conv_kernel_fu_364_inData_2_0_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_2_1_address0;
wire    grp_conv_kernel_fu_364_inData_2_1_ce0;
wire   [11:0] grp_conv_kernel_fu_364_inData_2_2_address0;
wire    grp_conv_kernel_fu_364_inData_2_2_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_0_0_address0;
wire    grp_conv_kernel_fu_364_weight_0_0_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_0_1_address0;
wire    grp_conv_kernel_fu_364_weight_0_1_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_0_2_address0;
wire    grp_conv_kernel_fu_364_weight_0_2_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_1_0_address0;
wire    grp_conv_kernel_fu_364_weight_1_0_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_1_1_address0;
wire    grp_conv_kernel_fu_364_weight_1_1_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_1_2_address0;
wire    grp_conv_kernel_fu_364_weight_1_2_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_2_0_address0;
wire    grp_conv_kernel_fu_364_weight_2_0_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_2_1_address0;
wire    grp_conv_kernel_fu_364_weight_2_1_ce0;
wire   [11:0] grp_conv_kernel_fu_364_weight_2_2_address0;
wire    grp_conv_kernel_fu_364_weight_2_2_ce0;
wire   [11:0] grp_conv_kernel_fu_364_outData_address0;
wire    grp_conv_kernel_fu_364_outData_ce0;
wire    grp_conv_kernel_fu_364_outData_we0;
wire   [31:0] grp_conv_kernel_fu_364_outData_d0;
wire   [11:0] grp_conv_kernel_fu_364_outData_address1;
wire    grp_conv_kernel_fu_364_outData_ce1;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_ready;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WVALID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WDATA;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WSTRB;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WLAST;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WID;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_RREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_BREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WVALID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WDATA;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WSTRB;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WLAST;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WID;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_RREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_BREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_ready;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_d0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_ready;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WVALID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WDATA;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WSTRB;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WLAST;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WID;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_RREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_BREADY;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_d0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_ready;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_d0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_ready;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_d0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_ready;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WVALID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WDATA;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WSTRB;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WLAST;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WID;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_RREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_BREADY;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_d0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_ready;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WVALID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WDATA;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WSTRB;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WLAST;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WID;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_RREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_BREADY;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_d0;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_ce0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_we0;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_d0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_done;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_idle;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_ready;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WVALID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WDATA;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WSTRB;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WLAST;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WID;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARVALID;
wire   [63:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARADDR;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARID;
wire   [31:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARLEN;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARSIZE;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARBURST;
wire   [1:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARLOCK;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARCACHE;
wire   [2:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARPROT;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARQOS;
wire   [3:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARREGION;
wire   [0:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARUSER;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_RREADY;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_BREADY;
wire   [11:0] grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_localOut_address0;
wire    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_localOut_ce0;
wire    mem1_AWREADY;
wire    mem1_WREADY;
reg    mem1_ARVALID;
wire    mem1_ARREADY;
reg   [63:0] mem1_ARADDR;
reg   [31:0] mem1_ARLEN;
wire    mem1_RVALID;
reg    mem1_RREADY;
wire   [31:0] mem1_RDATA;
wire   [8:0] mem1_RFIFONUM;
wire    mem1_BVALID;
reg    mem2_AWVALID;
wire    mem2_AWREADY;
reg   [63:0] mem2_AWADDR;
reg   [31:0] mem2_AWLEN;
reg    mem2_WVALID;
wire    mem2_WREADY;
reg   [31:0] mem2_WDATA;
reg   [3:0] mem2_WSTRB;
reg    mem2_ARVALID;
wire    mem2_ARREADY;
wire    mem2_RVALID;
reg    mem2_RREADY;
wire   [31:0] mem2_RDATA;
wire   [8:0] mem2_RFIFONUM;
wire    mem2_BVALID;
reg    mem2_BREADY;
reg   [28:0] tc_reg_330;
wire   [0:0] icmp_ln102_fu_1270_p2;
reg   [25:0] oct_reg_341;
wire    ap_CS_fsm_state57;
reg   [25:0] ict_reg_352;
wire    ap_CS_fsm_state55;
reg    grp_conv_kernel_fu_364_ap_start_reg;
wire    ap_CS_fsm_state54;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start_reg;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start_reg;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start_reg;
reg   [56:0] ap_NS_fsm;
wire    ap_NS_fsm_state46;
wire    ap_CS_fsm_state46;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start_reg;
wire   [0:0] icmp_ln129_fu_1334_p2;
wire    ap_CS_fsm_state49;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start_reg;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start_reg;
wire    ap_CS_fsm_state51;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start_reg;
wire    ap_NS_fsm_state52;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
reg    grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start_reg;
wire    ap_NS_fsm_state56;
wire    ap_CS_fsm_state56;
reg   [28:0] tr_fu_190;
wire   [0:0] icmp_ln91_fu_1119_p2;
wire   [30:0] empty_65_fu_545_p0;
wire   [31:0] mul_ln75_fu_549_p0;
wire   [31:0] mul_ln75_fu_549_p1;
reg   [31:0] grp_fu_553_p0;
wire   [63:0] zext_ln45_fu_672_p1;
wire   [63:0] zext_ln104_2_fu_1323_p1;
reg   [31:0] grp_fu_553_p1;
wire   [63:0] zext_ln45_1_fu_677_p1;
wire   [63:0] zext_ln91_5_fu_1244_p1;
wire   [31:0] mul_ln91_2_fu_557_p0;
wire   [31:0] mul_ln91_2_fu_557_p1;
wire   [31:0] mul_ln131_fu_561_p0;
wire   [35:0] mul_ln131_fu_561_p1;
reg   [31:0] grp_fu_566_p0;
wire   [95:0] zext_ln45_2_fu_705_p1;
wire   [95:0] zext_ln192_1_fu_1387_p1;
wire   [95:0] zext_ln174_1_fu_1471_p1;
reg   [63:0] grp_fu_566_p1;
wire   [95:0] zext_ln45_3_fu_709_p1;
reg  signed [31:0] grp_fu_571_p0;
wire  signed [31:0] sub_ln90_2_fu_1044_p2;
wire  signed [31:0] sub_ln91_fu_1178_p2;
reg  signed [31:0] grp_fu_571_p1;
wire   [33:0] mul_ln33_fu_579_p1;
wire   [33:0] mul_ln33_1_fu_584_p1;
wire   [31:0] shl_ln29_fu_607_p2;
wire   [31:0] add_ln29_fu_613_p2;
wire   [31:0] grp_fu_625_p0;
wire   [31:0] grp_fu_637_p0;
wire   [62:0] mul_ln75_fu_549_p2;
wire   [62:0] empty_fu_690_p3;
wire  signed [31:0] add_ln33_fu_717_p2;
wire   [64:0] mul_ln33_fu_579_p2;
wire   [64:0] sub_ln33_4_fu_727_p2;
wire   [0:0] tmp_fu_733_p3;
wire   [29:0] tmp_2_cast_fu_741_p4;
wire   [29:0] tmp_3_cast_fu_751_p4;
wire   [29:0] select_ln90_1_fu_761_p3;
wire  signed [31:0] add_ln33_1_fu_775_p2;
wire   [64:0] mul_ln33_1_fu_584_p2;
wire   [64:0] sub_ln33_5_fu_785_p2;
wire   [0:0] tmp_10_fu_791_p3;
wire   [29:0] tmp_4_cast_fu_799_p4;
wire   [29:0] tmp_5_cast_fu_809_p4;
wire   [29:0] select_ln90_2_fu_819_p3;
wire   [31:0] add_ln33_2_fu_833_p2;
wire   [31:0] sub_ln33_fu_846_p2;
wire   [25:0] tmp_6_fu_851_p4;
wire   [26:0] zext_ln33_fu_861_p1;
wire   [25:0] tmp_7_fu_871_p4;
wire   [0:0] tmp_11_fu_838_p3;
wire   [26:0] sub_ln33_1_fu_865_p2;
wire   [26:0] zext_ln33_1_fu_881_p1;
wire   [31:0] add_ln33_3_fu_893_p2;
wire   [31:0] sub_ln33_2_fu_906_p2;
wire   [25:0] tmp_8_fu_911_p4;
wire   [26:0] zext_ln33_2_fu_921_p1;
wire   [25:0] tmp_9_fu_931_p4;
wire   [0:0] tmp_12_fu_898_p3;
wire   [26:0] sub_ln33_3_fu_925_p2;
wire   [26:0] zext_ln33_3_fu_941_p1;
wire   [29:0] sub_ln90_4_fu_827_p2;
wire   [29:0] sub_ln90_3_fu_769_p2;
wire   [29:0] zext_ln90_1_fu_985_p1;
wire   [31:0] p_shl1_fu_1004_p3;
wire   [31:0] zext_ln90_2_fu_1000_p1;
wire   [0:0] icmp_ln90_1_fu_1026_p2;
wire   [31:0] select_ln90_fu_1031_p3;
wire   [27:0] trunc_ln90_fu_1057_p1;
wire   [30:0] p_shl2_fu_1060_p3;
wire   [30:0] zext_ln90_fu_1023_p1;
wire   [31:0] sub_ln94_fu_1074_p2;
wire   [28:0] tmp_13_fu_1078_p4;
wire   [0:0] icmp_ln37_fu_1088_p2;
wire   [31:0] empty_63_fu_575_p2;
wire   [31:0] add_ln90_1_fu_1051_p2;
wire   [31:0] xor_ln90_fu_1038_p2;
wire   [29:0] zext_ln91_1_fu_1115_p1;
wire   [31:0] p_shl3_fu_1134_p3;
wire   [31:0] zext_ln91_fu_1130_p1;
wire   [31:0] add_ln91_fu_1159_p2;
wire   [0:0] icmp_ln91_1_fu_1164_p2;
wire   [31:0] sub_ln95_fu_1196_p2;
wire   [28:0] tmp_14_fu_1200_p4;
wire   [0:0] icmp_ln37_1_fu_1210_p2;
wire   [31:0] empty_65_fu_545_p2;
wire   [0:0] cmp29252_fu_1225_p2;
wire   [26:0] zext_ln102_fu_1266_p1;
wire   [31:0] add_ln104_fu_1289_p2;
wire   [32:0] zext_ln104_1_fu_1295_p1;
wire   [0:0] icmp_ln104_fu_1299_p2;
wire   [0:0] xor_ln104_fu_1304_p2;
wire   [31:0] sub_ln104_fu_1310_p2;
wire   [26:0] zext_ln129_fu_1330_p1;
wire   [31:0] add_ln131_fu_1353_p2;
wire   [32:0] zext_ln131_fu_1359_p1;
wire   [0:0] icmp_ln131_fu_1363_p2;
wire   [0:0] xor_ln131_fu_1368_p2;
wire   [31:0] sub_ln131_fu_1374_p2;
wire   [34:0] p_shl4_fu_1399_p3;
wire  signed [34:0] cur_in_ch_cast_fu_1396_p1;
wire   [36:0] tmp_15_fu_1412_p3;
wire   [33:0] tmp_16_fu_1424_p3;
wire   [37:0] p_shl424_fu_1420_p1;
wire   [37:0] p_shl425_fu_1432_p1;
wire   [0:0] cmp16237_fu_1391_p2;
wire   [34:0] mul_ln150_fu_1406_p2;
wire   [35:0] zext_ln131_4_fu_1455_p1;
wire   [35:0] zext_ln131_2_fu_1452_p1;
reg    grp_fu_625_ap_start;
wire    grp_fu_625_ap_done;
reg    grp_fu_637_ap_start;
wire    grp_fu_637_ap_done;
wire   [0:0] icmp_ln90_fu_989_p2;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_block_state49_on_subcall_done;
reg    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire   [67:0] mul_ln131_fu_561_p10;
wire   [62:0] mul_ln75_fu_549_p00;
wire   [62:0] mul_ln75_fu_549_p10;
wire   [63:0] mul_ln91_2_fu_557_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 57'd1;
#0 grp_conv_kernel_fu_364_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start_reg = 1'b0;
#0 grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start_reg = 1'b0;
#0 tr_fu_190 = 29'd0;
end

conv_via_tiling_localOut_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3136 ),
    .AddressWidth( 12 ))
localOut_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localOut_address0),
    .ce0(localOut_ce0),
    .we0(localOut_we0),
    .d0(localOut_d0),
    .q0(localOut_q0),
    .address1(grp_conv_kernel_fu_364_outData_address1),
    .ce1(localOut_ce1),
    .q1(localOut_q1)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_address0),
    .ce0(localW_ce0),
    .we0(localW_we0),
    .d0(localW_d0),
    .q0(localW_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_1_address0),
    .ce0(localW_1_ce0),
    .we0(localW_1_we0),
    .d0(localW_1_d0),
    .q0(localW_1_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_2_address0),
    .ce0(localW_2_ce0),
    .we0(localW_2_we0),
    .d0(localW_2_d0),
    .q0(localW_2_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_3_address0),
    .ce0(localW_3_ce0),
    .we0(localW_3_we0),
    .d0(localW_3_d0),
    .q0(localW_3_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_4_address0),
    .ce0(localW_4_ce0),
    .we0(localW_4_we0),
    .d0(localW_4_d0),
    .q0(localW_4_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_5_address0),
    .ce0(localW_5_ce0),
    .we0(localW_5_we0),
    .d0(localW_5_d0),
    .q0(localW_5_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_6_address0),
    .ce0(localW_6_ce0),
    .we0(localW_6_we0),
    .d0(localW_6_d0),
    .q0(localW_6_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_7_address0),
    .ce0(localW_7_ce0),
    .we0(localW_7_we0),
    .d0(localW_7_d0),
    .q0(localW_7_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localW_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localW_8_address0),
    .ce0(localW_8_ce0),
    .we0(localW_8_we0),
    .d0(localW_8_d0),
    .q0(localW_8_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_address0),
    .ce0(localIn_ce0),
    .we0(localIn_we0),
    .d0(localIn_d0),
    .q0(localIn_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_1_address0),
    .ce0(localIn_1_ce0),
    .we0(localIn_1_we0),
    .d0(localIn_1_d0),
    .q0(localIn_1_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_2_address0),
    .ce0(localIn_2_ce0),
    .we0(localIn_2_we0),
    .d0(localIn_2_d0),
    .q0(localIn_2_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_3_address0),
    .ce0(localIn_3_ce0),
    .we0(localIn_3_we0),
    .d0(localIn_3_d0),
    .q0(localIn_3_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_4_address0),
    .ce0(localIn_4_ce0),
    .we0(localIn_4_we0),
    .d0(localIn_4_d0),
    .q0(localIn_4_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_5_address0),
    .ce0(localIn_5_ce0),
    .we0(localIn_5_we0),
    .d0(localIn_5_d0),
    .q0(localIn_5_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_6_address0),
    .ce0(localIn_6_ce0),
    .we0(localIn_6_we0),
    .d0(localIn_6_d0),
    .q0(localIn_6_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_7_address0),
    .ce0(localIn_7_ce0),
    .we0(localIn_7_we0),
    .d0(localIn_7_d0),
    .q0(localIn_7_q0)
);

conv_via_tiling_localW_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
localIn_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(localIn_8_address0),
    .ce0(localIn_8_ce0),
    .we0(localIn_8_we0),
    .d0(localIn_8_d0),
    .q0(localIn_8_q0)
);

conv_via_tiling_conv_kernel grp_conv_kernel_fu_364(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_kernel_fu_364_ap_start),
    .ap_done(grp_conv_kernel_fu_364_ap_done),
    .ap_idle(grp_conv_kernel_fu_364_ap_idle),
    .ap_ready(grp_conv_kernel_fu_364_ap_ready),
    .inData_0_0_address0(grp_conv_kernel_fu_364_inData_0_0_address0),
    .inData_0_0_ce0(grp_conv_kernel_fu_364_inData_0_0_ce0),
    .inData_0_0_q0(localIn_q0),
    .inData_0_1_address0(grp_conv_kernel_fu_364_inData_0_1_address0),
    .inData_0_1_ce0(grp_conv_kernel_fu_364_inData_0_1_ce0),
    .inData_0_1_q0(localIn_1_q0),
    .inData_0_2_address0(grp_conv_kernel_fu_364_inData_0_2_address0),
    .inData_0_2_ce0(grp_conv_kernel_fu_364_inData_0_2_ce0),
    .inData_0_2_q0(localIn_2_q0),
    .inData_1_0_address0(grp_conv_kernel_fu_364_inData_1_0_address0),
    .inData_1_0_ce0(grp_conv_kernel_fu_364_inData_1_0_ce0),
    .inData_1_0_q0(localIn_3_q0),
    .inData_1_1_address0(grp_conv_kernel_fu_364_inData_1_1_address0),
    .inData_1_1_ce0(grp_conv_kernel_fu_364_inData_1_1_ce0),
    .inData_1_1_q0(localIn_4_q0),
    .inData_1_2_address0(grp_conv_kernel_fu_364_inData_1_2_address0),
    .inData_1_2_ce0(grp_conv_kernel_fu_364_inData_1_2_ce0),
    .inData_1_2_q0(localIn_5_q0),
    .inData_2_0_address0(grp_conv_kernel_fu_364_inData_2_0_address0),
    .inData_2_0_ce0(grp_conv_kernel_fu_364_inData_2_0_ce0),
    .inData_2_0_q0(localIn_6_q0),
    .inData_2_1_address0(grp_conv_kernel_fu_364_inData_2_1_address0),
    .inData_2_1_ce0(grp_conv_kernel_fu_364_inData_2_1_ce0),
    .inData_2_1_q0(localIn_7_q0),
    .inData_2_2_address0(grp_conv_kernel_fu_364_inData_2_2_address0),
    .inData_2_2_ce0(grp_conv_kernel_fu_364_inData_2_2_ce0),
    .inData_2_2_q0(localIn_8_q0),
    .weight_0_0_address0(grp_conv_kernel_fu_364_weight_0_0_address0),
    .weight_0_0_ce0(grp_conv_kernel_fu_364_weight_0_0_ce0),
    .weight_0_0_q0(localW_q0),
    .weight_0_1_address0(grp_conv_kernel_fu_364_weight_0_1_address0),
    .weight_0_1_ce0(grp_conv_kernel_fu_364_weight_0_1_ce0),
    .weight_0_1_q0(localW_1_q0),
    .weight_0_2_address0(grp_conv_kernel_fu_364_weight_0_2_address0),
    .weight_0_2_ce0(grp_conv_kernel_fu_364_weight_0_2_ce0),
    .weight_0_2_q0(localW_2_q0),
    .weight_1_0_address0(grp_conv_kernel_fu_364_weight_1_0_address0),
    .weight_1_0_ce0(grp_conv_kernel_fu_364_weight_1_0_ce0),
    .weight_1_0_q0(localW_3_q0),
    .weight_1_1_address0(grp_conv_kernel_fu_364_weight_1_1_address0),
    .weight_1_1_ce0(grp_conv_kernel_fu_364_weight_1_1_ce0),
    .weight_1_1_q0(localW_4_q0),
    .weight_1_2_address0(grp_conv_kernel_fu_364_weight_1_2_address0),
    .weight_1_2_ce0(grp_conv_kernel_fu_364_weight_1_2_ce0),
    .weight_1_2_q0(localW_5_q0),
    .weight_2_0_address0(grp_conv_kernel_fu_364_weight_2_0_address0),
    .weight_2_0_ce0(grp_conv_kernel_fu_364_weight_2_0_ce0),
    .weight_2_0_q0(localW_6_q0),
    .weight_2_1_address0(grp_conv_kernel_fu_364_weight_2_1_address0),
    .weight_2_1_ce0(grp_conv_kernel_fu_364_weight_2_1_ce0),
    .weight_2_1_q0(localW_7_q0),
    .weight_2_2_address0(grp_conv_kernel_fu_364_weight_2_2_address0),
    .weight_2_2_ce0(grp_conv_kernel_fu_364_weight_2_2_ce0),
    .weight_2_2_q0(localW_8_q0),
    .outData_address0(grp_conv_kernel_fu_364_outData_address0),
    .outData_ce0(grp_conv_kernel_fu_364_outData_ce0),
    .outData_we0(grp_conv_kernel_fu_364_outData_we0),
    .outData_d0(grp_conv_kernel_fu_364_outData_d0),
    .outData_address1(grp_conv_kernel_fu_364_outData_address1),
    .outData_ce1(grp_conv_kernel_fu_364_outData_ce1),
    .outData_q1(localOut_q1),
    .outTileH(tileH_reg_1672),
    .outTileW(tileW_reg_1734),
    .stride(stride_read_reg_1488)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_ready),
    .m_axi_mem2_AWVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWVALID),
    .m_axi_mem2_AWREADY(mem2_AWREADY),
    .m_axi_mem2_AWADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWADDR),
    .m_axi_mem2_AWID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWID),
    .m_axi_mem2_AWLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWLEN),
    .m_axi_mem2_AWSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWSIZE),
    .m_axi_mem2_AWBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWBURST),
    .m_axi_mem2_AWLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWLOCK),
    .m_axi_mem2_AWCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWCACHE),
    .m_axi_mem2_AWPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWPROT),
    .m_axi_mem2_AWQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWQOS),
    .m_axi_mem2_AWREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWREGION),
    .m_axi_mem2_AWUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWUSER),
    .m_axi_mem2_WVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WVALID),
    .m_axi_mem2_WREADY(mem2_WREADY),
    .m_axi_mem2_WDATA(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WDATA),
    .m_axi_mem2_WSTRB(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WSTRB),
    .m_axi_mem2_WLAST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WLAST),
    .m_axi_mem2_WID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WID),
    .m_axi_mem2_WUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WUSER),
    .m_axi_mem2_ARVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARVALID),
    .m_axi_mem2_ARREADY(1'b0),
    .m_axi_mem2_ARADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARADDR),
    .m_axi_mem2_ARID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARID),
    .m_axi_mem2_ARLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARLEN),
    .m_axi_mem2_ARSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARSIZE),
    .m_axi_mem2_ARBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARBURST),
    .m_axi_mem2_ARLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARLOCK),
    .m_axi_mem2_ARCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARCACHE),
    .m_axi_mem2_ARPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARPROT),
    .m_axi_mem2_ARQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARQOS),
    .m_axi_mem2_ARREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARREGION),
    .m_axi_mem2_ARUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_ARUSER),
    .m_axi_mem2_RVALID(1'b0),
    .m_axi_mem2_RREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_RREADY),
    .m_axi_mem2_RDATA(32'd0),
    .m_axi_mem2_RLAST(1'b0),
    .m_axi_mem2_RID(1'd0),
    .m_axi_mem2_RFIFONUM(9'd0),
    .m_axi_mem2_RUSER(1'd0),
    .m_axi_mem2_RRESP(2'd0),
    .m_axi_mem2_BVALID(mem2_BVALID),
    .m_axi_mem2_BREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_BREADY),
    .m_axi_mem2_BRESP(2'd0),
    .m_axi_mem2_BID(1'd0),
    .m_axi_mem2_BUSER(1'd0),
    .m_axi_mem1_AWVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWVALID),
    .m_axi_mem1_AWREADY(1'b0),
    .m_axi_mem1_AWADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWADDR),
    .m_axi_mem1_AWID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWID),
    .m_axi_mem1_AWLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWLEN),
    .m_axi_mem1_AWSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWSIZE),
    .m_axi_mem1_AWBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWBURST),
    .m_axi_mem1_AWLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWLOCK),
    .m_axi_mem1_AWCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWCACHE),
    .m_axi_mem1_AWPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWPROT),
    .m_axi_mem1_AWQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWQOS),
    .m_axi_mem1_AWREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWREGION),
    .m_axi_mem1_AWUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_AWUSER),
    .m_axi_mem1_WVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WVALID),
    .m_axi_mem1_WREADY(1'b0),
    .m_axi_mem1_WDATA(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WDATA),
    .m_axi_mem1_WSTRB(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WSTRB),
    .m_axi_mem1_WLAST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WLAST),
    .m_axi_mem1_WID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WID),
    .m_axi_mem1_WUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_WUSER),
    .m_axi_mem1_ARVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARVALID),
    .m_axi_mem1_ARREADY(mem1_ARREADY),
    .m_axi_mem1_ARADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARADDR),
    .m_axi_mem1_ARID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARID),
    .m_axi_mem1_ARLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARLEN),
    .m_axi_mem1_ARSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARSIZE),
    .m_axi_mem1_ARBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARBURST),
    .m_axi_mem1_ARLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARLOCK),
    .m_axi_mem1_ARCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARCACHE),
    .m_axi_mem1_ARPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARPROT),
    .m_axi_mem1_ARQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARQOS),
    .m_axi_mem1_ARREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARREGION),
    .m_axi_mem1_ARUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARUSER),
    .m_axi_mem1_RVALID(mem1_RVALID),
    .m_axi_mem1_RREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_RREADY),
    .m_axi_mem1_RDATA(mem1_RDATA),
    .m_axi_mem1_RLAST(1'b0),
    .m_axi_mem1_RID(1'd0),
    .m_axi_mem1_RFIFONUM(mem1_RFIFONUM),
    .m_axi_mem1_RUSER(1'd0),
    .m_axi_mem1_RRESP(2'd0),
    .m_axi_mem1_BVALID(1'b0),
    .m_axi_mem1_BREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_BREADY),
    .m_axi_mem1_BRESP(2'd0),
    .m_axi_mem1_BID(1'd0),
    .m_axi_mem1_BUSER(1'd0),
    .out_w(out_w_reg_1577),
    .mul_ln45_1(reg_595),
    .out_h(out_h_reg_1564),
    .zext_ln75_1(empty_62_reg_1597),
    .mul_ln45(reg_589),
    .output_r(output_r_read_reg_1498),
    .cmp764(cmp764_reg_1591),
    .bias(bias_read_reg_1505)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9 grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_ready),
    .localOut_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_address0),
    .localOut_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_ce0),
    .localOut_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_we0),
    .localOut_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_d0)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_ready),
    .m_axi_mem2_AWVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWVALID),
    .m_axi_mem2_AWREADY(1'b0),
    .m_axi_mem2_AWADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWADDR),
    .m_axi_mem2_AWID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWID),
    .m_axi_mem2_AWLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWLEN),
    .m_axi_mem2_AWSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWSIZE),
    .m_axi_mem2_AWBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWBURST),
    .m_axi_mem2_AWLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWLOCK),
    .m_axi_mem2_AWCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWCACHE),
    .m_axi_mem2_AWPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWPROT),
    .m_axi_mem2_AWQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWQOS),
    .m_axi_mem2_AWREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWREGION),
    .m_axi_mem2_AWUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_AWUSER),
    .m_axi_mem2_WVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WVALID),
    .m_axi_mem2_WREADY(1'b0),
    .m_axi_mem2_WDATA(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WDATA),
    .m_axi_mem2_WSTRB(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WSTRB),
    .m_axi_mem2_WLAST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WLAST),
    .m_axi_mem2_WID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WID),
    .m_axi_mem2_WUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_WUSER),
    .m_axi_mem2_ARVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARVALID),
    .m_axi_mem2_ARREADY(mem2_ARREADY),
    .m_axi_mem2_ARADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARADDR),
    .m_axi_mem2_ARID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARID),
    .m_axi_mem2_ARLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARLEN),
    .m_axi_mem2_ARSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARSIZE),
    .m_axi_mem2_ARBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARBURST),
    .m_axi_mem2_ARLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARLOCK),
    .m_axi_mem2_ARCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARCACHE),
    .m_axi_mem2_ARPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARPROT),
    .m_axi_mem2_ARQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARQOS),
    .m_axi_mem2_ARREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARREGION),
    .m_axi_mem2_ARUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARUSER),
    .m_axi_mem2_RVALID(mem2_RVALID),
    .m_axi_mem2_RREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_RREADY),
    .m_axi_mem2_RDATA(mem2_RDATA),
    .m_axi_mem2_RLAST(1'b0),
    .m_axi_mem2_RID(1'd0),
    .m_axi_mem2_RFIFONUM(mem2_RFIFONUM),
    .m_axi_mem2_RUSER(1'd0),
    .m_axi_mem2_RRESP(2'd0),
    .m_axi_mem2_BVALID(1'b0),
    .m_axi_mem2_BREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_BREADY),
    .m_axi_mem2_BRESP(2'd0),
    .m_axi_mem2_BID(1'd0),
    .m_axi_mem2_BUSER(1'd0),
    .mul83(reg_602),
    .mul_ln104(mul_ln104_reg_1792),
    .zext_ln104(shl_ln1_reg_1778),
    .tileW(tileW_reg_1734),
    .mul_ln90(sub_ln90_5_reg_1653),
    .out_w(out_w_reg_1577),
    .zext_ln91_3(trunc_ln91_reg_1706),
    .output_r(output_r_read_reg_1498),
    .localOut_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_address0),
    .localOut_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_ce0),
    .localOut_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_we0),
    .localOut_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_d0)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_ready),
    .localW_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_address0),
    .localW_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_ce0),
    .localW_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_we0),
    .localW_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_d0),
    .localW_1_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_address0),
    .localW_1_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_ce0),
    .localW_1_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_we0),
    .localW_1_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_d0),
    .localW_2_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_address0),
    .localW_2_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_ce0),
    .localW_2_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_we0),
    .localW_2_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_d0),
    .localW_3_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_address0),
    .localW_3_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_ce0),
    .localW_3_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_we0),
    .localW_3_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_d0),
    .localW_4_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_address0),
    .localW_4_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_ce0),
    .localW_4_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_we0),
    .localW_4_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_d0),
    .localW_5_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_address0),
    .localW_5_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_ce0),
    .localW_5_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_we0),
    .localW_5_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_d0),
    .localW_6_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_address0),
    .localW_6_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_ce0),
    .localW_6_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_we0),
    .localW_6_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_d0),
    .localW_7_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_address0),
    .localW_7_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_ce0),
    .localW_7_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_we0),
    .localW_7_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_d0),
    .localW_8_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_address0),
    .localW_8_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_ce0),
    .localW_8_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_we0),
    .localW_8_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_d0)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23 grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_ready),
    .localIn_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_address0),
    .localIn_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_ce0),
    .localIn_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_we0),
    .localIn_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_d0),
    .localIn_1_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_address0),
    .localIn_1_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_ce0),
    .localIn_1_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_we0),
    .localIn_1_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_d0),
    .localIn_2_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_address0),
    .localIn_2_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_ce0),
    .localIn_2_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_we0),
    .localIn_2_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_d0),
    .localIn_3_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_address0),
    .localIn_3_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_ce0),
    .localIn_3_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_we0),
    .localIn_3_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_d0),
    .localIn_4_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_address0),
    .localIn_4_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_ce0),
    .localIn_4_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_we0),
    .localIn_4_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_d0),
    .localIn_5_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_address0),
    .localIn_5_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_ce0),
    .localIn_5_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_we0),
    .localIn_5_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_d0),
    .localIn_6_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_address0),
    .localIn_6_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_ce0),
    .localIn_6_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_we0),
    .localIn_6_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_d0),
    .localIn_7_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_address0),
    .localIn_7_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_ce0),
    .localIn_7_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_we0),
    .localIn_7_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_d0),
    .localIn_8_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_address0),
    .localIn_8_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_ce0),
    .localIn_8_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_we0),
    .localIn_8_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_d0)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_ready),
    .m_axi_mem1_AWVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWVALID),
    .m_axi_mem1_AWREADY(1'b0),
    .m_axi_mem1_AWADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWADDR),
    .m_axi_mem1_AWID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWID),
    .m_axi_mem1_AWLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWLEN),
    .m_axi_mem1_AWSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWSIZE),
    .m_axi_mem1_AWBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWBURST),
    .m_axi_mem1_AWLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWLOCK),
    .m_axi_mem1_AWCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWCACHE),
    .m_axi_mem1_AWPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWPROT),
    .m_axi_mem1_AWQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWQOS),
    .m_axi_mem1_AWREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWREGION),
    .m_axi_mem1_AWUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_AWUSER),
    .m_axi_mem1_WVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WVALID),
    .m_axi_mem1_WREADY(1'b0),
    .m_axi_mem1_WDATA(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WDATA),
    .m_axi_mem1_WSTRB(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WSTRB),
    .m_axi_mem1_WLAST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WLAST),
    .m_axi_mem1_WID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WID),
    .m_axi_mem1_WUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_WUSER),
    .m_axi_mem1_ARVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARVALID),
    .m_axi_mem1_ARREADY(mem1_ARREADY),
    .m_axi_mem1_ARADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARADDR),
    .m_axi_mem1_ARID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARID),
    .m_axi_mem1_ARLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARLEN),
    .m_axi_mem1_ARSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARSIZE),
    .m_axi_mem1_ARBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARBURST),
    .m_axi_mem1_ARLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARLOCK),
    .m_axi_mem1_ARCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARCACHE),
    .m_axi_mem1_ARPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARPROT),
    .m_axi_mem1_ARQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARQOS),
    .m_axi_mem1_ARREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARREGION),
    .m_axi_mem1_ARUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARUSER),
    .m_axi_mem1_RVALID(mem1_RVALID),
    .m_axi_mem1_RREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_RREADY),
    .m_axi_mem1_RDATA(mem1_RDATA),
    .m_axi_mem1_RLAST(1'b0),
    .m_axi_mem1_RID(1'd0),
    .m_axi_mem1_RFIFONUM(mem1_RFIFONUM),
    .m_axi_mem1_RUSER(1'd0),
    .m_axi_mem1_RRESP(2'd0),
    .m_axi_mem1_BVALID(1'b0),
    .m_axi_mem1_BREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_BREADY),
    .m_axi_mem1_BRESP(2'd0),
    .m_axi_mem1_BID(1'd0),
    .m_axi_mem1_BUSER(1'd0),
    .mul_ln131_1(mul_ln131_reg_1839),
    .localW_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_address0),
    .localW_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_ce0),
    .localW_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_we0),
    .localW_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_d0),
    .localW_1_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_address0),
    .localW_1_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_ce0),
    .localW_1_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_we0),
    .localW_1_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_d0),
    .localW_2_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_address0),
    .localW_2_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_ce0),
    .localW_2_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_we0),
    .localW_2_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_d0),
    .localW_3_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_address0),
    .localW_3_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_ce0),
    .localW_3_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_we0),
    .localW_3_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_d0),
    .localW_4_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_address0),
    .localW_4_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_ce0),
    .localW_4_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_we0),
    .localW_4_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_d0),
    .localW_5_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_address0),
    .localW_5_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_ce0),
    .localW_5_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_we0),
    .localW_5_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_d0),
    .localW_6_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_address0),
    .localW_6_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_ce0),
    .localW_6_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_we0),
    .localW_6_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_d0),
    .localW_7_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_address0),
    .localW_7_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_ce0),
    .localW_7_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_we0),
    .localW_7_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_d0),
    .localW_8_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_address0),
    .localW_8_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_ce0),
    .localW_8_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_we0),
    .localW_8_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_d0),
    .zext_ln150(empty_69_reg_1829),
    .mul_ln131(add_ln131_1_reg_1834),
    .zext_ln104(shl_ln1_reg_1778),
    .weight(weight_read_reg_1510),
    .p_cast44(empty_68_reg_1824)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26 grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_ready),
    .m_axi_mem1_AWVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWVALID),
    .m_axi_mem1_AWREADY(1'b0),
    .m_axi_mem1_AWADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWADDR),
    .m_axi_mem1_AWID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWID),
    .m_axi_mem1_AWLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWLEN),
    .m_axi_mem1_AWSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWSIZE),
    .m_axi_mem1_AWBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWBURST),
    .m_axi_mem1_AWLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWLOCK),
    .m_axi_mem1_AWCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWCACHE),
    .m_axi_mem1_AWPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWPROT),
    .m_axi_mem1_AWQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWQOS),
    .m_axi_mem1_AWREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWREGION),
    .m_axi_mem1_AWUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_AWUSER),
    .m_axi_mem1_WVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WVALID),
    .m_axi_mem1_WREADY(1'b0),
    .m_axi_mem1_WDATA(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WDATA),
    .m_axi_mem1_WSTRB(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WSTRB),
    .m_axi_mem1_WLAST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WLAST),
    .m_axi_mem1_WID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WID),
    .m_axi_mem1_WUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_WUSER),
    .m_axi_mem1_ARVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARVALID),
    .m_axi_mem1_ARREADY(mem1_ARREADY),
    .m_axi_mem1_ARADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARADDR),
    .m_axi_mem1_ARID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARID),
    .m_axi_mem1_ARLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARLEN),
    .m_axi_mem1_ARSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARSIZE),
    .m_axi_mem1_ARBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARBURST),
    .m_axi_mem1_ARLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARLOCK),
    .m_axi_mem1_ARCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARCACHE),
    .m_axi_mem1_ARPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARPROT),
    .m_axi_mem1_ARQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARQOS),
    .m_axi_mem1_ARREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARREGION),
    .m_axi_mem1_ARUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARUSER),
    .m_axi_mem1_RVALID(mem1_RVALID),
    .m_axi_mem1_RREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_RREADY),
    .m_axi_mem1_RDATA(mem1_RDATA),
    .m_axi_mem1_RLAST(1'b0),
    .m_axi_mem1_RID(1'd0),
    .m_axi_mem1_RFIFONUM(mem1_RFIFONUM),
    .m_axi_mem1_RUSER(1'd0),
    .m_axi_mem1_RRESP(2'd0),
    .m_axi_mem1_BVALID(1'b0),
    .m_axi_mem1_BREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_BREADY),
    .m_axi_mem1_BRESP(2'd0),
    .m_axi_mem1_BID(1'd0),
    .m_axi_mem1_BUSER(1'd0),
    .add_ln91_1(add_ln91_1_reg_1729),
    .mul_ln174(reg_595),
    .mul_ln91_2(reg_589),
    .zext_ln174(shl_ln3_reg_1810),
    .sext_ln91(empty_64_reg_1678),
    .sext_ln90_2(W_read_reg_1520),
    .sext_ln90_3(H_read_reg_1526),
    .localIn_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_address0),
    .localIn_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_ce0),
    .localIn_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_we0),
    .localIn_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_d0),
    .localIn_1_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_address0),
    .localIn_1_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_ce0),
    .localIn_1_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_we0),
    .localIn_1_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_d0),
    .localIn_2_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_address0),
    .localIn_2_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_ce0),
    .localIn_2_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_we0),
    .localIn_2_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_d0),
    .localIn_3_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_address0),
    .localIn_3_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_ce0),
    .localIn_3_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_we0),
    .localIn_3_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_d0),
    .localIn_4_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_address0),
    .localIn_4_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_ce0),
    .localIn_4_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_we0),
    .localIn_4_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_d0),
    .localIn_5_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_address0),
    .localIn_5_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_ce0),
    .localIn_5_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_we0),
    .localIn_5_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_d0),
    .localIn_6_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_address0),
    .localIn_6_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_ce0),
    .localIn_6_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_we0),
    .localIn_6_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_d0),
    .localIn_7_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_address0),
    .localIn_7_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_ce0),
    .localIn_7_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_we0),
    .localIn_7_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_d0),
    .localIn_8_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_address0),
    .localIn_8_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_ce0),
    .localIn_8_we0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_we0),
    .localIn_8_d0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_d0),
    .p_cast33(empty_66_reg_1740),
    .sext_ln90_1(W_read_reg_1520),
    .input_r(input_r_read_reg_1515)
);

conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29 grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start),
    .ap_done(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_done),
    .ap_idle(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_idle),
    .ap_ready(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_ready),
    .m_axi_mem2_AWVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWVALID),
    .m_axi_mem2_AWREADY(mem2_AWREADY),
    .m_axi_mem2_AWADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWADDR),
    .m_axi_mem2_AWID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWID),
    .m_axi_mem2_AWLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWLEN),
    .m_axi_mem2_AWSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWSIZE),
    .m_axi_mem2_AWBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWBURST),
    .m_axi_mem2_AWLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWLOCK),
    .m_axi_mem2_AWCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWCACHE),
    .m_axi_mem2_AWPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWPROT),
    .m_axi_mem2_AWQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWQOS),
    .m_axi_mem2_AWREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWREGION),
    .m_axi_mem2_AWUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWUSER),
    .m_axi_mem2_WVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WVALID),
    .m_axi_mem2_WREADY(mem2_WREADY),
    .m_axi_mem2_WDATA(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WDATA),
    .m_axi_mem2_WSTRB(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WSTRB),
    .m_axi_mem2_WLAST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WLAST),
    .m_axi_mem2_WID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WID),
    .m_axi_mem2_WUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WUSER),
    .m_axi_mem2_ARVALID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARVALID),
    .m_axi_mem2_ARREADY(1'b0),
    .m_axi_mem2_ARADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARADDR),
    .m_axi_mem2_ARID(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARID),
    .m_axi_mem2_ARLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARLEN),
    .m_axi_mem2_ARSIZE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARSIZE),
    .m_axi_mem2_ARBURST(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARBURST),
    .m_axi_mem2_ARLOCK(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARLOCK),
    .m_axi_mem2_ARCACHE(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARCACHE),
    .m_axi_mem2_ARPROT(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARPROT),
    .m_axi_mem2_ARQOS(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARQOS),
    .m_axi_mem2_ARREGION(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARREGION),
    .m_axi_mem2_ARUSER(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_ARUSER),
    .m_axi_mem2_RVALID(1'b0),
    .m_axi_mem2_RREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_RREADY),
    .m_axi_mem2_RDATA(32'd0),
    .m_axi_mem2_RLAST(1'b0),
    .m_axi_mem2_RID(1'd0),
    .m_axi_mem2_RFIFONUM(9'd0),
    .m_axi_mem2_RUSER(1'd0),
    .m_axi_mem2_RRESP(2'd0),
    .m_axi_mem2_BVALID(mem2_BVALID),
    .m_axi_mem2_BREADY(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_BREADY),
    .m_axi_mem2_BRESP(2'd0),
    .m_axi_mem2_BID(1'd0),
    .m_axi_mem2_BUSER(1'd0),
    .zext_ln104(shl_ln1_reg_1778),
    .mul_ln90_2(sub_ln90_6_reg_1666),
    .sext_ln75(out_w_reg_1577),
    .zext_ln91_2(sub_ln91_1_reg_1701),
    .output_r(output_r_read_reg_1498),
    .xor_ln91(xor_ln91_reg_1724),
    .mul_ln192(reg_595),
    .localOut_address0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_localOut_address0),
    .localOut_ce0(grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_localOut_ce0),
    .localOut_q0(localOut_q0),
    .zext_ln102(empty_67_reg_1745),
    .mul_ln91_3(mul_ln91_2_reg_1750),
    .tmp_cast_mid1257(sub_ln90_6_reg_1666),
    .select_ln91(select_ln91_reg_1718)
);

conv_via_tiling_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_ch(in_ch),
    .out_ch(out_ch),
    .H(H),
    .W(W),
    .input_r(input_r),
    .weight(weight),
    .bias(bias),
    .output_r(output_r),
    .stride(stride),
    .pad(pad)
);

conv_via_tiling_mem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM1_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
mem1_m_axi_U(
    .AWVALID(m_axi_mem1_AWVALID),
    .AWREADY(m_axi_mem1_AWREADY),
    .AWADDR(m_axi_mem1_AWADDR),
    .AWID(m_axi_mem1_AWID),
    .AWLEN(m_axi_mem1_AWLEN),
    .AWSIZE(m_axi_mem1_AWSIZE),
    .AWBURST(m_axi_mem1_AWBURST),
    .AWLOCK(m_axi_mem1_AWLOCK),
    .AWCACHE(m_axi_mem1_AWCACHE),
    .AWPROT(m_axi_mem1_AWPROT),
    .AWQOS(m_axi_mem1_AWQOS),
    .AWREGION(m_axi_mem1_AWREGION),
    .AWUSER(m_axi_mem1_AWUSER),
    .WVALID(m_axi_mem1_WVALID),
    .WREADY(m_axi_mem1_WREADY),
    .WDATA(m_axi_mem1_WDATA),
    .WSTRB(m_axi_mem1_WSTRB),
    .WLAST(m_axi_mem1_WLAST),
    .WID(m_axi_mem1_WID),
    .WUSER(m_axi_mem1_WUSER),
    .ARVALID(m_axi_mem1_ARVALID),
    .ARREADY(m_axi_mem1_ARREADY),
    .ARADDR(m_axi_mem1_ARADDR),
    .ARID(m_axi_mem1_ARID),
    .ARLEN(m_axi_mem1_ARLEN),
    .ARSIZE(m_axi_mem1_ARSIZE),
    .ARBURST(m_axi_mem1_ARBURST),
    .ARLOCK(m_axi_mem1_ARLOCK),
    .ARCACHE(m_axi_mem1_ARCACHE),
    .ARPROT(m_axi_mem1_ARPROT),
    .ARQOS(m_axi_mem1_ARQOS),
    .ARREGION(m_axi_mem1_ARREGION),
    .ARUSER(m_axi_mem1_ARUSER),
    .RVALID(m_axi_mem1_RVALID),
    .RREADY(m_axi_mem1_RREADY),
    .RDATA(m_axi_mem1_RDATA),
    .RLAST(m_axi_mem1_RLAST),
    .RID(m_axi_mem1_RID),
    .RUSER(m_axi_mem1_RUSER),
    .RRESP(m_axi_mem1_RRESP),
    .BVALID(m_axi_mem1_BVALID),
    .BREADY(m_axi_mem1_BREADY),
    .BRESP(m_axi_mem1_BRESP),
    .BID(m_axi_mem1_BID),
    .BUSER(m_axi_mem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(mem1_ARVALID),
    .I_CH0_ARREADY(mem1_ARREADY),
    .I_CH0_ARADDR(mem1_ARADDR),
    .I_CH0_ARLEN(mem1_ARLEN),
    .I_CH0_RVALID(mem1_RVALID),
    .I_CH0_RREADY(mem1_RREADY),
    .I_CH0_RDATA(mem1_RDATA),
    .I_CH0_RFIFONUM(mem1_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(mem1_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(mem1_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(mem1_BVALID),
    .I_CH0_BREADY(1'b0)
);

conv_via_tiling_mem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM2_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem2_m_axi_U(
    .AWVALID(m_axi_mem2_AWVALID),
    .AWREADY(m_axi_mem2_AWREADY),
    .AWADDR(m_axi_mem2_AWADDR),
    .AWID(m_axi_mem2_AWID),
    .AWLEN(m_axi_mem2_AWLEN),
    .AWSIZE(m_axi_mem2_AWSIZE),
    .AWBURST(m_axi_mem2_AWBURST),
    .AWLOCK(m_axi_mem2_AWLOCK),
    .AWCACHE(m_axi_mem2_AWCACHE),
    .AWPROT(m_axi_mem2_AWPROT),
    .AWQOS(m_axi_mem2_AWQOS),
    .AWREGION(m_axi_mem2_AWREGION),
    .AWUSER(m_axi_mem2_AWUSER),
    .WVALID(m_axi_mem2_WVALID),
    .WREADY(m_axi_mem2_WREADY),
    .WDATA(m_axi_mem2_WDATA),
    .WSTRB(m_axi_mem2_WSTRB),
    .WLAST(m_axi_mem2_WLAST),
    .WID(m_axi_mem2_WID),
    .WUSER(m_axi_mem2_WUSER),
    .ARVALID(m_axi_mem2_ARVALID),
    .ARREADY(m_axi_mem2_ARREADY),
    .ARADDR(m_axi_mem2_ARADDR),
    .ARID(m_axi_mem2_ARID),
    .ARLEN(m_axi_mem2_ARLEN),
    .ARSIZE(m_axi_mem2_ARSIZE),
    .ARBURST(m_axi_mem2_ARBURST),
    .ARLOCK(m_axi_mem2_ARLOCK),
    .ARCACHE(m_axi_mem2_ARCACHE),
    .ARPROT(m_axi_mem2_ARPROT),
    .ARQOS(m_axi_mem2_ARQOS),
    .ARREGION(m_axi_mem2_ARREGION),
    .ARUSER(m_axi_mem2_ARUSER),
    .RVALID(m_axi_mem2_RVALID),
    .RREADY(m_axi_mem2_RREADY),
    .RDATA(m_axi_mem2_RDATA),
    .RLAST(m_axi_mem2_RLAST),
    .RID(m_axi_mem2_RID),
    .RUSER(m_axi_mem2_RUSER),
    .RRESP(m_axi_mem2_RRESP),
    .BVALID(m_axi_mem2_BVALID),
    .BREADY(m_axi_mem2_BREADY),
    .BRESP(m_axi_mem2_BRESP),
    .BID(m_axi_mem2_BID),
    .BUSER(m_axi_mem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(mem2_ARVALID),
    .I_CH0_ARREADY(mem2_ARREADY),
    .I_CH0_ARADDR(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARADDR),
    .I_CH0_ARLEN(grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARLEN),
    .I_CH0_RVALID(mem2_RVALID),
    .I_CH0_RREADY(mem2_RREADY),
    .I_CH0_RDATA(mem2_RDATA),
    .I_CH0_RFIFONUM(mem2_RFIFONUM),
    .I_CH0_AWVALID(mem2_AWVALID),
    .I_CH0_AWREADY(mem2_AWREADY),
    .I_CH0_AWADDR(mem2_AWADDR),
    .I_CH0_AWLEN(mem2_AWLEN),
    .I_CH0_WVALID(mem2_WVALID),
    .I_CH0_WREADY(mem2_WREADY),
    .I_CH0_WDATA(mem2_WDATA),
    .I_CH0_WSTRB(mem2_WSTRB),
    .I_CH0_BVALID(mem2_BVALID),
    .I_CH0_BREADY(mem2_BREADY)
);

conv_via_tiling_mul_31ns_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_31ns_32s_32_1_1_U215(
    .din0(empty_65_fu_545_p0),
    .din1(stride_read_reg_1488),
    .dout(empty_65_fu_545_p2)
);

conv_via_tiling_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U216(
    .din0(mul_ln75_fu_549_p0),
    .din1(mul_ln75_fu_549_p1),
    .dout(mul_ln75_fu_549_p2)
);

conv_via_tiling_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U217(
    .din0(grp_fu_553_p0),
    .din1(grp_fu_553_p1),
    .dout(grp_fu_553_p2)
);

conv_via_tiling_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U218(
    .din0(mul_ln91_2_fu_557_p0),
    .din1(mul_ln91_2_fu_557_p1),
    .dout(mul_ln91_2_fu_557_p2)
);

conv_via_tiling_mul_32ns_36ns_68_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 68 ))
mul_32ns_36ns_68_1_1_U219(
    .din0(mul_ln131_fu_561_p0),
    .din1(mul_ln131_fu_561_p1),
    .dout(mul_ln131_fu_561_p2)
);

conv_via_tiling_mul_32ns_64ns_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_32ns_64ns_96_1_1_U220(
    .din0(grp_fu_566_p0),
    .din1(grp_fu_566_p1),
    .dout(grp_fu_566_p2)
);

conv_via_tiling_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U221(
    .din0(grp_fu_571_p0),
    .din1(grp_fu_571_p1),
    .dout(grp_fu_571_p2)
);

conv_via_tiling_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U222(
    .din0(sub_ln90_5_reg_1653),
    .din1(stride_read_reg_1488),
    .dout(empty_63_fu_575_p2)
);

conv_via_tiling_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U223(
    .din0(add_ln33_fu_717_p2),
    .din1(mul_ln33_fu_579_p1),
    .dout(mul_ln33_fu_579_p2)
);

conv_via_tiling_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U224(
    .din0(add_ln33_1_fu_775_p2),
    .din1(mul_ln33_1_fu_584_p1),
    .dout(mul_ln33_1_fu_584_p2)
);

conv_via_tiling_sdiv_32ns_32s_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_32ns_32s_32_36_seq_1_U225(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_625_ap_start),
    .done(grp_fu_625_ap_done),
    .din0(grp_fu_625_p0),
    .din1(stride),
    .ce(1'b1),
    .dout(grp_fu_625_p2)
);

conv_via_tiling_sdiv_32ns_32s_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_32ns_32s_32_36_seq_1_U226(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_637_ap_start),
    .done(grp_fu_637_ap_done),
    .din0(grp_fu_637_p0),
    .din1(stride),
    .ce(1'b1),
    .dout(grp_fu_637_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_kernel_fu_364_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_conv_kernel_fu_364_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_fu_364_ap_ready == 1'b1)) begin
            grp_conv_kernel_fu_364_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln102_fu_1270_p2 == 1'd1))) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state45) & (1'b1 == ap_NS_fsm_state46))) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln129_fu_1334_p2 == 1'd1))) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state50)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln129_fu_1334_p2 == 1'd1))) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state52) & (1'b1 == ap_CS_fsm_state51))) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state48) & (1'b1 == ap_NS_fsm_state56))) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state37)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start_reg <= 1'b1;
        end else if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_ready == 1'b1)) begin
            grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        ict_reg_352 <= 26'd0;
    end else if (((grp_conv_kernel_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
        ict_reg_352 <= add_ln129_reg_1805;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_done == 1'b1))) begin
        oct_reg_341 <= add_ln102_reg_1773;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        oct_reg_341 <= 26'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln102_fu_1270_p2 == 1'd0))) begin
        tc_reg_330 <= add_ln91_2_reg_1696;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        tc_reg_330 <= 29'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tr_fu_190 <= 29'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (icmp_ln91_fu_1119_p2 == 1'd0))) begin
        tr_fu_190 <= add_ln90_2_reg_1648;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        H_read_reg_1526 <= H;
        W_read_reg_1520 <= W;
        bias_read_reg_1505 <= bias;
        in_ch_read_reg_1540 <= in_ch;
        input_r_read_reg_1515 <= input_r;
        out_ch_read_reg_1531 <= out_ch;
        output_r_read_reg_1498 <= output_r;
        pad_read_reg_1482 <= pad;
        stride_read_reg_1488 <= stride;
        weight_read_reg_1510 <= weight;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        add_ln102_reg_1773 <= add_ln102_fu_1275_p2;
        cur_out_ch_reg_1785 <= cur_out_ch_fu_1315_p3;
        shl_ln1_reg_1778[31 : 6] <= shl_ln1_fu_1281_p3[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln129_reg_1805 <= add_ln129_fu_1339_p2;
        cur_in_ch_reg_1815 <= cur_in_ch_fu_1379_p3;
        shl_ln3_reg_1810[31 : 6] <= shl_ln3_fu_1345_p3[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        add_ln131_1_reg_1834 <= add_ln131_1_fu_1459_p2;
        empty_68_reg_1824[37 : 8] <= empty_68_fu_1436_p2[37 : 8];
        empty_69_reg_1829 <= empty_69_fu_1443_p3;
        mul_ln131_reg_1839 <= mul_ln131_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        add_ln90_2_reg_1648 <= add_ln90_2_fu_994_p2;
        add_ln90_reg_1660 <= add_ln90_fu_1018_p2;
        sub_ln90_5_reg_1653 <= sub_ln90_5_fu_1012_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        add_ln91_1_reg_1729 <= add_ln91_1_fu_1190_p2;
        empty_66_reg_1740 <= empty_66_fu_1231_p2;
        empty_67_reg_1745 <= empty_67_fu_1236_p3;
        mul_ln91_2_reg_1750 <= mul_ln91_2_fu_557_p2;
        tileW_reg_1734 <= tileW_fu_1216_p3;
        xor_ln91_reg_1724 <= xor_ln91_fu_1185_p2;
        zext_ln104_reg_1755[31 : 0] <= zext_ln104_fu_1254_p1[31 : 0];
        zext_ln174_reg_1760[63 : 0] <= zext_ln174_fu_1258_p1[63 : 0];
        zext_ln192_reg_1765[63 : 0] <= zext_ln192_fu_1262_p1[63 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln91_2_reg_1696 <= add_ln91_2_fu_1124_p2;
        sub_ln91_1_reg_1701 <= sub_ln91_1_fu_1142_p2;
        trunc_ln91_reg_1706 <= trunc_ln91_fu_1148_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        cmp366_reg_1586 <= cmp366_fu_660_p2;
        cmp764_reg_1591 <= cmp764_fu_666_p2;
        out_h_reg_1564 <= out_h_fu_648_p2;
        out_w_reg_1577 <= out_w_fu_654_p2;
        sdiv_ln29_1_reg_1571 <= grp_fu_637_p2;
        sdiv_ln29_reg_1558 <= grp_fu_625_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        empty_62_reg_1597 <= empty_62_fu_697_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        empty_64_reg_1678 <= empty_64_fu_1102_p2;
        sub_ln90_6_reg_1666 <= sub_ln90_6_fu_1068_p2;
        tileH_reg_1672 <= tileH_fu_1094_p3;
        zext_ln91_2_reg_1683[31 : 0] <= zext_ln91_2_fu_1107_p1[31 : 0];
        zext_ln91_4_reg_1688[31 : 0] <= zext_ln91_4_fu_1111_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        in_ch_tiles_reg_1612 <= in_ch_tiles_fu_945_p3;
        out_ch_cast_reg_1602 <= out_ch_cast_fu_714_p1;
        out_ch_tiles_reg_1607 <= out_ch_tiles_fu_885_p3;
        select_ln33_1_reg_1637 <= select_ln33_1_fu_974_p3;
        select_ln33_reg_1632 <= select_ln33_fu_966_p3;
        sext_ln90_reg_1617 <= sext_ln90_fu_953_p1;
        sub_ln90_1_reg_1627 <= sub_ln90_1_fu_961_p2;
        sub_ln90_reg_1622 <= sub_ln90_fu_956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        mul_ln104_reg_1792 <= grp_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state36))) begin
        reg_589 <= grp_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state37))) begin
        reg_595 <= grp_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_602 <= grp_fu_571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        select_ln91_reg_1718 <= select_ln91_fu_1170_p3;
        zext_ln91_3_reg_1712[30 : 0] <= zext_ln91_3_fu_1156_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        zext_ln131_1_reg_1797[31 : 0] <= zext_ln131_1_fu_1327_p1[31 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state49_on_subcall_done)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_done == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_kernel_fu_364_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln90_fu_989_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln90_fu_989_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_553_p0 = zext_ln104_2_fu_1323_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_553_p0 = zext_ln91_2_reg_1683;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_553_p0 = zext_ln45_fu_672_p1;
    end else begin
        grp_fu_553_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_553_p1 = zext_ln104_reg_1755;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_553_p1 = zext_ln91_5_fu_1244_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_553_p1 = zext_ln45_1_fu_677_p1;
    end else begin
        grp_fu_553_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_566_p0 = zext_ln174_1_fu_1471_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_566_p0 = zext_ln192_1_fu_1387_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_566_p0 = zext_ln45_2_fu_705_p1;
    end else begin
        grp_fu_566_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_566_p1 = zext_ln174_reg_1760;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_566_p1 = zext_ln192_reg_1765;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_566_p1 = zext_ln45_3_fu_709_p1;
    end else begin
        grp_fu_566_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_571_p0 = tileW_fu_1216_p3;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_571_p0 = sub_ln91_fu_1178_p2;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_571_p0 = sub_ln90_2_fu_1044_p2;
    end else begin
        grp_fu_571_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_571_p1 = tileH_reg_1672;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state42))) begin
        grp_fu_571_p1 = stride_read_reg_1488;
    end else begin
        grp_fu_571_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_625_ap_start = 1'b1;
    end else begin
        grp_fu_625_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_637_ap_start = 1'b1;
    end else begin
        grp_fu_637_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_1_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_1_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_1_address0 = grp_conv_kernel_fu_364_inData_0_1_address0;
    end else begin
        localIn_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_1_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_1_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_1_ce0 = grp_conv_kernel_fu_364_inData_0_1_ce0;
    end else begin
        localIn_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_1_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_1_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_d0;
    end else begin
        localIn_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_1_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_1_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_1_we0;
    end else begin
        localIn_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_2_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_2_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_2_address0 = grp_conv_kernel_fu_364_inData_0_2_address0;
    end else begin
        localIn_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_2_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_2_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_2_ce0 = grp_conv_kernel_fu_364_inData_0_2_ce0;
    end else begin
        localIn_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_2_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_2_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_d0;
    end else begin
        localIn_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_2_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_2_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_2_we0;
    end else begin
        localIn_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_3_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_3_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_3_address0 = grp_conv_kernel_fu_364_inData_1_0_address0;
    end else begin
        localIn_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_3_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_3_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_3_ce0 = grp_conv_kernel_fu_364_inData_1_0_ce0;
    end else begin
        localIn_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_3_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_3_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_d0;
    end else begin
        localIn_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_3_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_3_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_3_we0;
    end else begin
        localIn_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_4_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_4_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_4_address0 = grp_conv_kernel_fu_364_inData_1_1_address0;
    end else begin
        localIn_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_4_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_4_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_4_ce0 = grp_conv_kernel_fu_364_inData_1_1_ce0;
    end else begin
        localIn_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_4_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_4_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_d0;
    end else begin
        localIn_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_4_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_4_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_4_we0;
    end else begin
        localIn_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_5_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_5_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_5_address0 = grp_conv_kernel_fu_364_inData_1_2_address0;
    end else begin
        localIn_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_5_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_5_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_5_ce0 = grp_conv_kernel_fu_364_inData_1_2_ce0;
    end else begin
        localIn_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_5_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_5_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_d0;
    end else begin
        localIn_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_5_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_5_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_5_we0;
    end else begin
        localIn_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_6_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_6_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_6_address0 = grp_conv_kernel_fu_364_inData_2_0_address0;
    end else begin
        localIn_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_6_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_6_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_6_ce0 = grp_conv_kernel_fu_364_inData_2_0_ce0;
    end else begin
        localIn_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_6_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_6_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_d0;
    end else begin
        localIn_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_6_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_6_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_6_we0;
    end else begin
        localIn_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_7_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_7_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_7_address0 = grp_conv_kernel_fu_364_inData_2_1_address0;
    end else begin
        localIn_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_7_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_7_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_7_ce0 = grp_conv_kernel_fu_364_inData_2_1_ce0;
    end else begin
        localIn_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_7_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_7_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_d0;
    end else begin
        localIn_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_7_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_7_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_7_we0;
    end else begin
        localIn_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_8_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_8_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_8_address0 = grp_conv_kernel_fu_364_inData_2_2_address0;
    end else begin
        localIn_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_8_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_8_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_8_ce0 = grp_conv_kernel_fu_364_inData_2_2_ce0;
    end else begin
        localIn_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_8_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_8_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_d0;
    end else begin
        localIn_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_8_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_8_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_8_we0;
    end else begin
        localIn_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_address0 = grp_conv_kernel_fu_364_inData_0_0_address0;
    end else begin
        localIn_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localIn_ce0 = grp_conv_kernel_fu_364_inData_0_0_ce0;
    end else begin
        localIn_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_d0;
    end else begin
        localIn_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        localIn_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_localIn_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localIn_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_localIn_we0;
    end else begin
        localIn_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        localOut_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_localOut_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        localOut_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        localOut_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localOut_address0 = grp_conv_kernel_fu_364_outData_address0;
    end else begin
        localOut_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        localOut_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_localOut_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        localOut_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        localOut_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localOut_ce0 = grp_conv_kernel_fu_364_outData_ce0;
    end else begin
        localOut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        localOut_ce1 = grp_conv_kernel_fu_364_outData_ce1;
    end else begin
        localOut_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        localOut_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        localOut_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_d0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localOut_d0 = grp_conv_kernel_fu_364_outData_d0;
    end else begin
        localOut_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        localOut_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_localOut_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        localOut_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_localOut_we0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localOut_we0 = grp_conv_kernel_fu_364_outData_we0;
    end else begin
        localOut_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_1_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_1_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_1_address0 = grp_conv_kernel_fu_364_weight_0_1_address0;
    end else begin
        localW_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_1_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_1_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_1_ce0 = grp_conv_kernel_fu_364_weight_0_1_ce0;
    end else begin
        localW_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_1_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_1_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_d0;
    end else begin
        localW_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_1_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_1_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_1_we0;
    end else begin
        localW_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_2_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_2_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_2_address0 = grp_conv_kernel_fu_364_weight_0_2_address0;
    end else begin
        localW_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_2_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_2_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_2_ce0 = grp_conv_kernel_fu_364_weight_0_2_ce0;
    end else begin
        localW_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_2_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_2_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_d0;
    end else begin
        localW_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_2_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_2_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_2_we0;
    end else begin
        localW_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_3_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_3_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_3_address0 = grp_conv_kernel_fu_364_weight_1_0_address0;
    end else begin
        localW_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_3_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_3_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_3_ce0 = grp_conv_kernel_fu_364_weight_1_0_ce0;
    end else begin
        localW_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_3_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_3_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_d0;
    end else begin
        localW_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_3_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_3_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_3_we0;
    end else begin
        localW_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_4_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_4_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_4_address0 = grp_conv_kernel_fu_364_weight_1_1_address0;
    end else begin
        localW_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_4_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_4_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_4_ce0 = grp_conv_kernel_fu_364_weight_1_1_ce0;
    end else begin
        localW_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_4_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_4_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_d0;
    end else begin
        localW_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_4_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_4_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_4_we0;
    end else begin
        localW_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_5_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_5_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_5_address0 = grp_conv_kernel_fu_364_weight_1_2_address0;
    end else begin
        localW_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_5_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_5_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_5_ce0 = grp_conv_kernel_fu_364_weight_1_2_ce0;
    end else begin
        localW_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_5_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_5_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_d0;
    end else begin
        localW_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_5_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_5_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_5_we0;
    end else begin
        localW_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_6_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_6_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_6_address0 = grp_conv_kernel_fu_364_weight_2_0_address0;
    end else begin
        localW_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_6_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_6_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_6_ce0 = grp_conv_kernel_fu_364_weight_2_0_ce0;
    end else begin
        localW_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_6_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_6_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_d0;
    end else begin
        localW_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_6_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_6_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_6_we0;
    end else begin
        localW_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_7_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_7_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_7_address0 = grp_conv_kernel_fu_364_weight_2_1_address0;
    end else begin
        localW_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_7_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_7_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_7_ce0 = grp_conv_kernel_fu_364_weight_2_1_ce0;
    end else begin
        localW_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_7_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_7_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_d0;
    end else begin
        localW_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_7_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_7_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_7_we0;
    end else begin
        localW_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_8_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_8_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_8_address0 = grp_conv_kernel_fu_364_weight_2_2_address0;
    end else begin
        localW_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_8_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_8_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_8_ce0 = grp_conv_kernel_fu_364_weight_2_2_ce0;
    end else begin
        localW_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_8_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_8_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_d0;
    end else begin
        localW_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_8_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_8_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_8_we0;
    end else begin
        localW_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_address0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_address0 = grp_conv_kernel_fu_364_weight_0_0_address0;
    end else begin
        localW_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_ce0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        localW_ce0 = grp_conv_kernel_fu_364_weight_0_0_ce0;
    end else begin
        localW_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_d0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_d0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_d0;
    end else begin
        localW_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        localW_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_localW_we0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        localW_we0 = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_localW_we0;
    end else begin
        localW_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        mem1_ARADDR = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state51))) begin
        mem1_ARADDR = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem1_ARADDR = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARADDR;
    end else begin
        mem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        mem1_ARLEN = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state51))) begin
        mem1_ARLEN = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem1_ARLEN = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARLEN;
    end else begin
        mem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        mem1_ARVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state51))) begin
        mem1_ARVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem1_ARVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_ARVALID;
    end else begin
        mem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        mem1_RREADY = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_m_axi_mem1_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state51))) begin
        mem1_RREADY = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_m_axi_mem1_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem1_RREADY = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem1_RREADY;
    end else begin
        mem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        mem2_ARVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_ARVALID;
    end else begin
        mem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        mem2_AWADDR = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem2_AWADDR = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWADDR;
    end else begin
        mem2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        mem2_AWLEN = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem2_AWLEN = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWLEN;
    end else begin
        mem2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        mem2_AWVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem2_AWVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_AWVALID;
    end else begin
        mem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        mem2_BREADY = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem2_BREADY = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_BREADY;
    end else begin
        mem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        mem2_RREADY = grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_m_axi_mem2_RREADY;
    end else begin
        mem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        mem2_WDATA = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem2_WDATA = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WDATA;
    end else begin
        mem2_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        mem2_WSTRB = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem2_WSTRB = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WSTRB;
    end else begin
        mem2_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        mem2_WVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_m_axi_mem2_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        mem2_WVALID = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_m_axi_mem2_WVALID;
    end else begin
        mem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln90_fu_989_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (icmp_ln91_fu_1119_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln102_fu_1270_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln129_fu_1334_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((grp_conv_kernel_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == ap_CS_fsm_state57) & (grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_1275_p2 = (oct_reg_341 + 26'd1);

assign add_ln104_fu_1289_p2 = (shl_ln1_fu_1281_p3 + 32'd64);

assign add_ln129_fu_1339_p2 = (ict_reg_352 + 26'd1);

assign add_ln131_1_fu_1459_p2 = (zext_ln131_4_fu_1455_p1 + zext_ln131_2_fu_1452_p1);

assign add_ln131_fu_1353_p2 = (shl_ln3_fu_1345_p3 + 32'd64);

assign add_ln29_fu_613_p2 = ($signed(shl_ln29_fu_607_p2) + $signed(32'd4294967293));

assign add_ln33_1_fu_775_p2 = (sdiv_ln29_1_reg_1571 + 32'd7);

assign add_ln33_2_fu_833_p2 = ($signed(out_ch_read_reg_1531) + $signed(32'd63));

assign add_ln33_3_fu_893_p2 = ($signed(in_ch_read_reg_1540) + $signed(32'd63));

assign add_ln33_fu_717_p2 = (sdiv_ln29_reg_1558 + 32'd7);

assign add_ln90_1_fu_1051_p2 = (grp_fu_571_p2 + 32'd3);

assign add_ln90_2_fu_994_p2 = (tr_fu_190 + 29'd1);

assign add_ln90_fu_1018_p2 = ($signed(sub_ln90_5_fu_1012_p2) + $signed(sub_ln90_1_reg_1627));

assign add_ln91_1_fu_1190_p2 = (reg_602 + 32'd3);

assign add_ln91_2_fu_1124_p2 = (tc_reg_330 + 29'd1);

assign add_ln91_fu_1159_p2 = (zext_ln91_3_fu_1156_p1 + sub_ln90_reg_1622);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_NS_fsm_state46 = ap_NS_fsm[32'd45];

assign ap_NS_fsm_state52 = ap_NS_fsm[32'd51];

assign ap_NS_fsm_state56 = ap_NS_fsm[32'd55];

always @ (*) begin
    ap_block_state49_on_subcall_done = ((grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_done == 1'b0) | (grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp16237_fu_1391_p2 = (($signed(cur_in_ch_reg_1815) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp29252_fu_1225_p2 = (($signed(tileW_fu_1216_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp366_fu_660_p2 = (($signed(out_h_fu_648_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp764_fu_666_p2 = (($signed(out_w_fu_654_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cur_in_ch_cast_fu_1396_p1 = cur_in_ch_reg_1815;

assign cur_in_ch_fu_1379_p3 = ((xor_ln131_fu_1368_p2[0:0] == 1'b1) ? 32'd64 : sub_ln131_fu_1374_p2);

assign cur_out_ch_fu_1315_p3 = ((xor_ln104_fu_1304_p2[0:0] == 1'b1) ? 32'd64 : sub_ln104_fu_1310_p2);

assign empty_62_fu_697_p3 = ((cmp366_reg_1586[0:0] == 1'b1) ? empty_fu_690_p3 : 63'd0);

assign empty_64_fu_1102_p2 = (empty_63_fu_575_p2 - pad_read_reg_1482);

assign empty_65_fu_545_p0 = zext_ln91_3_reg_1712;

assign empty_66_fu_1231_p2 = (empty_65_fu_545_p2 - pad_read_reg_1482);

assign empty_67_fu_1236_p3 = ((cmp29252_fu_1225_p2[0:0] == 1'b1) ? xor_ln91_fu_1185_p2 : 32'd0);

assign empty_68_fu_1436_p2 = (p_shl424_fu_1420_p1 + p_shl425_fu_1432_p1);

assign empty_69_fu_1443_p3 = ((cmp16237_fu_1391_p2[0:0] == 1'b1) ? mul_ln150_fu_1406_p2 : 35'd0);

assign empty_fu_690_p3 = ((cmp764_reg_1591[0:0] == 1'b1) ? mul_ln75_fu_549_p2 : 63'd0);

assign grp_conv_kernel_fu_364_ap_start = grp_conv_kernel_fu_364_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start_reg;

assign grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start = grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start_reg;

assign grp_fu_625_p0 = (add_ln29_fu_613_p2 + H);

assign grp_fu_637_p0 = (add_ln29_fu_613_p2 + W);

assign icmp_ln102_fu_1270_p2 = (($signed(zext_ln102_fu_1266_p1) < $signed(out_ch_tiles_reg_1607)) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_1299_p2 = (($signed(out_ch_cast_reg_1602) < $signed(zext_ln104_1_fu_1295_p1)) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_1334_p2 = (($signed(zext_ln129_fu_1330_p1) < $signed(in_ch_tiles_reg_1612)) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_1363_p2 = (($signed(sext_ln90_reg_1617) < $signed(zext_ln131_fu_1359_p1)) ? 1'b1 : 1'b0);

assign icmp_ln37_1_fu_1210_p2 = (($signed(tmp_14_fu_1200_p4) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_1088_p2 = (($signed(tmp_13_fu_1078_p4) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln90_1_fu_1026_p2 = (($signed(add_ln90_reg_1660) > $signed(32'd4294967288)) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_989_p2 = (($signed(zext_ln90_1_fu_985_p1) < $signed(select_ln33_1_reg_1637)) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_1164_p2 = (($signed(add_ln91_fu_1159_p2) > $signed(32'd4294967288)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1119_p2 = (($signed(zext_ln91_1_fu_1115_p1) < $signed(select_ln33_reg_1632)) ? 1'b1 : 1'b0);

assign in_ch_tiles_fu_945_p3 = ((tmp_12_fu_898_p3[0:0] == 1'b1) ? sub_ln33_3_fu_925_p2 : zext_ln33_3_fu_941_p1);

assign mul_ln131_fu_561_p0 = zext_ln131_1_reg_1797;

assign mul_ln131_fu_561_p1 = mul_ln131_fu_561_p10;

assign mul_ln131_fu_561_p10 = add_ln131_1_fu_1459_p2;

assign mul_ln150_fu_1406_p2 = ($signed(p_shl4_fu_1399_p3) + $signed(cur_in_ch_cast_fu_1396_p1));

assign mul_ln33_1_fu_584_p1 = 65'd4908534053;

assign mul_ln33_fu_579_p1 = 65'd4908534053;

assign mul_ln75_fu_549_p0 = mul_ln75_fu_549_p00;

assign mul_ln75_fu_549_p00 = out_w_reg_1577;

assign mul_ln75_fu_549_p1 = mul_ln75_fu_549_p10;

assign mul_ln75_fu_549_p10 = out_h_reg_1564;

assign mul_ln91_2_fu_557_p0 = zext_ln91_4_reg_1688;

assign mul_ln91_2_fu_557_p1 = mul_ln91_2_fu_557_p10;

assign mul_ln91_2_fu_557_p10 = $unsigned(tileW_fu_1216_p3);

assign out_ch_cast_fu_714_p1 = out_ch_read_reg_1531;

assign out_ch_tiles_fu_885_p3 = ((tmp_11_fu_838_p3[0:0] == 1'b1) ? sub_ln33_1_fu_865_p2 : zext_ln33_1_fu_881_p1);

assign out_h_fu_648_p2 = (grp_fu_625_p2 + 32'd1);

assign out_w_fu_654_p2 = (grp_fu_637_p2 + 32'd1);

assign p_shl1_fu_1004_p3 = {{tr_fu_190}, {3'd0}};

assign p_shl2_fu_1060_p3 = {{trunc_ln90_fu_1057_p1}, {3'd0}};

assign p_shl3_fu_1134_p3 = {{tc_reg_330}, {3'd0}};

assign p_shl424_fu_1420_p1 = tmp_15_fu_1412_p3;

assign p_shl425_fu_1432_p1 = tmp_16_fu_1424_p3;

assign p_shl4_fu_1399_p3 = {{cur_in_ch_reg_1815}, {3'd0}};

assign select_ln33_1_fu_974_p3 = ((tmp_fu_733_p3[0:0] == 1'b1) ? sub_ln90_3_fu_769_p2 : tmp_3_cast_fu_751_p4);

assign select_ln33_fu_966_p3 = ((tmp_10_fu_791_p3[0:0] == 1'b1) ? sub_ln90_4_fu_827_p2 : tmp_5_cast_fu_809_p4);

assign select_ln90_1_fu_761_p3 = ((tmp_fu_733_p3[0:0] == 1'b1) ? tmp_2_cast_fu_741_p4 : tmp_3_cast_fu_751_p4);

assign select_ln90_2_fu_819_p3 = ((tmp_10_fu_791_p3[0:0] == 1'b1) ? tmp_4_cast_fu_799_p4 : tmp_5_cast_fu_809_p4);

assign select_ln90_fu_1031_p3 = ((icmp_ln90_1_fu_1026_p2[0:0] == 1'b1) ? add_ln90_reg_1660 : 32'd4294967288);

assign select_ln91_fu_1170_p3 = ((icmp_ln91_1_fu_1164_p2[0:0] == 1'b1) ? add_ln91_fu_1159_p2 : 32'd4294967288);

assign sext_ln90_fu_953_p1 = in_ch_read_reg_1540;

assign shl_ln1_fu_1281_p3 = {{oct_reg_341}, {6'd0}};

assign shl_ln29_fu_607_p2 = pad << 32'd1;

assign shl_ln3_fu_1345_p3 = {{ict_reg_352}, {6'd0}};

assign sub_ln104_fu_1310_p2 = ($signed(out_ch_read_reg_1531) - $signed(shl_ln1_fu_1281_p3));

assign sub_ln131_fu_1374_p2 = ($signed(in_ch_read_reg_1540) - $signed(shl_ln3_fu_1345_p3));

assign sub_ln33_1_fu_865_p2 = (27'd0 - zext_ln33_fu_861_p1);

assign sub_ln33_2_fu_906_p2 = ($signed(32'd4294967233) - $signed(in_ch_read_reg_1540));

assign sub_ln33_3_fu_925_p2 = (27'd0 - zext_ln33_2_fu_921_p1);

assign sub_ln33_4_fu_727_p2 = (65'd0 - mul_ln33_fu_579_p2);

assign sub_ln33_5_fu_785_p2 = (65'd0 - mul_ln33_1_fu_584_p2);

assign sub_ln33_fu_846_p2 = ($signed(32'd4294967233) - $signed(out_ch_read_reg_1531));

assign sub_ln90_1_fu_961_p2 = ($signed(32'd4294967294) - $signed(sdiv_ln29_reg_1558));

assign sub_ln90_2_fu_1044_p2 = ($signed(32'd4294967294) - $signed(select_ln90_fu_1031_p3));

assign sub_ln90_3_fu_769_p2 = (30'd0 - select_ln90_1_fu_761_p3);

assign sub_ln90_4_fu_827_p2 = (30'd0 - select_ln90_2_fu_819_p3);

assign sub_ln90_5_fu_1012_p2 = (p_shl1_fu_1004_p3 - zext_ln90_2_fu_1000_p1);

assign sub_ln90_6_fu_1068_p2 = (p_shl2_fu_1060_p3 - zext_ln90_fu_1023_p1);

assign sub_ln90_fu_956_p2 = ($signed(32'd4294967294) - $signed(sdiv_ln29_1_reg_1571));

assign sub_ln91_1_fu_1142_p2 = (p_shl3_fu_1134_p3 - zext_ln91_fu_1130_p1);

assign sub_ln91_fu_1178_p2 = ($signed(32'd4294967294) - $signed(select_ln91_fu_1170_p3));

assign sub_ln94_fu_1074_p2 = (out_h_reg_1564 - sub_ln90_5_reg_1653);

assign sub_ln95_fu_1196_p2 = (out_w_reg_1577 - zext_ln91_3_reg_1712);

assign tileH_fu_1094_p3 = ((icmp_ln37_fu_1088_p2[0:0] == 1'b1) ? 32'd7 : sub_ln94_fu_1074_p2);

assign tileW_fu_1216_p3 = ((icmp_ln37_1_fu_1210_p2[0:0] == 1'b1) ? 32'd7 : sub_ln95_fu_1196_p2);

assign tmp_10_fu_791_p3 = add_ln33_1_fu_775_p2[32'd31];

assign tmp_11_fu_838_p3 = add_ln33_2_fu_833_p2[32'd31];

assign tmp_12_fu_898_p3 = add_ln33_3_fu_893_p2[32'd31];

assign tmp_13_fu_1078_p4 = {{sub_ln94_fu_1074_p2[31:3]}};

assign tmp_14_fu_1200_p4 = {{sub_ln95_fu_1196_p2[31:3]}};

assign tmp_15_fu_1412_p3 = {{ict_reg_352}, {11'd0}};

assign tmp_16_fu_1424_p3 = {{ict_reg_352}, {8'd0}};

assign tmp_2_cast_fu_741_p4 = {{sub_ln33_4_fu_727_p2[64:35]}};

assign tmp_3_cast_fu_751_p4 = {{mul_ln33_fu_579_p2[64:35]}};

assign tmp_4_cast_fu_799_p4 = {{sub_ln33_5_fu_785_p2[64:35]}};

assign tmp_5_cast_fu_809_p4 = {{mul_ln33_1_fu_584_p2[64:35]}};

assign tmp_6_fu_851_p4 = {{sub_ln33_fu_846_p2[31:6]}};

assign tmp_7_fu_871_p4 = {{add_ln33_2_fu_833_p2[31:6]}};

assign tmp_8_fu_911_p4 = {{sub_ln33_2_fu_906_p2[31:6]}};

assign tmp_9_fu_931_p4 = {{add_ln33_3_fu_893_p2[31:6]}};

assign tmp_fu_733_p3 = add_ln33_fu_717_p2[32'd31];

assign trunc_ln90_fu_1057_p1 = tr_fu_190[27:0];

assign trunc_ln91_fu_1148_p1 = sub_ln91_1_fu_1142_p2[30:0];

assign xor_ln104_fu_1304_p2 = (icmp_ln104_fu_1299_p2 ^ 1'd1);

assign xor_ln131_fu_1368_p2 = (icmp_ln131_fu_1363_p2 ^ 1'd1);

assign xor_ln90_fu_1038_p2 = (select_ln90_fu_1031_p3 ^ 32'd4294967295);

assign xor_ln91_fu_1185_p2 = (select_ln91_reg_1718 ^ 32'd4294967295);

assign zext_ln102_fu_1266_p1 = oct_reg_341;

assign zext_ln104_1_fu_1295_p1 = add_ln104_fu_1289_p2;

assign zext_ln104_2_fu_1323_p1 = cur_out_ch_reg_1785;

assign zext_ln104_fu_1254_p1 = grp_fu_571_p2;

assign zext_ln129_fu_1330_p1 = ict_reg_352;

assign zext_ln131_1_fu_1327_p1 = cur_out_ch_reg_1785;

assign zext_ln131_2_fu_1452_p1 = $unsigned(cur_in_ch_reg_1815);

assign zext_ln131_4_fu_1455_p1 = p_shl4_fu_1399_p3;

assign zext_ln131_fu_1359_p1 = add_ln131_fu_1353_p2;

assign zext_ln174_1_fu_1471_p1 = $unsigned(cur_in_ch_reg_1815);

assign zext_ln174_fu_1258_p1 = grp_fu_553_p2;

assign zext_ln192_1_fu_1387_p1 = cur_out_ch_reg_1785;

assign zext_ln192_fu_1262_p1 = mul_ln91_2_fu_557_p2;

assign zext_ln33_1_fu_881_p1 = tmp_7_fu_871_p4;

assign zext_ln33_2_fu_921_p1 = tmp_8_fu_911_p4;

assign zext_ln33_3_fu_941_p1 = tmp_9_fu_931_p4;

assign zext_ln33_fu_861_p1 = tmp_6_fu_851_p4;

assign zext_ln45_1_fu_677_p1 = out_w_fu_654_p2;

assign zext_ln45_2_fu_705_p1 = $unsigned(out_ch_read_reg_1531);

assign zext_ln45_3_fu_709_p1 = reg_589;

assign zext_ln45_fu_672_p1 = out_h_fu_648_p2;

assign zext_ln90_1_fu_985_p1 = tr_fu_190;

assign zext_ln90_2_fu_1000_p1 = tr_fu_190;

assign zext_ln90_fu_1023_p1 = tr_fu_190;

assign zext_ln91_1_fu_1115_p1 = tc_reg_330;

assign zext_ln91_2_fu_1107_p1 = add_ln90_1_fu_1051_p2;

assign zext_ln91_3_fu_1156_p1 = trunc_ln91_reg_1706;

assign zext_ln91_4_fu_1111_p1 = xor_ln90_fu_1038_p2;

assign zext_ln91_5_fu_1244_p1 = add_ln91_1_fu_1190_p2;

assign zext_ln91_fu_1130_p1 = tc_reg_330;

always @ (posedge ap_clk) begin
    zext_ln91_2_reg_1683[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln91_4_reg_1688[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln91_3_reg_1712[31] <= 1'b0;
    zext_ln104_reg_1755[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln174_reg_1760[95:64] <= 32'b00000000000000000000000000000000;
    zext_ln192_reg_1765[95:64] <= 32'b00000000000000000000000000000000;
    shl_ln1_reg_1778[5:0] <= 6'b000000;
    zext_ln131_1_reg_1797[67:32] <= 36'b000000000000000000000000000000000000;
    shl_ln3_reg_1810[5:0] <= 6'b000000;
    empty_68_reg_1824[7:0] <= 8'b00000000;
end

endmodule //conv_via_tiling
