(function() {var implementors = {};
implementors["aligned"] = [{"text":"impl Send for A2","synthetic":true,"types":[]},{"text":"impl Send for A4","synthetic":true,"types":[]},{"text":"impl Send for A8","synthetic":true,"types":[]},{"text":"impl Send for A16","synthetic":true,"types":[]},{"text":"impl&lt;A, T:&nbsp;?Sized&gt; Send for Aligned&lt;A, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atsamd51n"] = [{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Send for R&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, REG&gt; Send for W&lt;U, REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Send for Variant&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for START0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for START1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMPEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMPEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMPEI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMPEI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WIN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WIN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WIN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WSTATE0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINTSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WINTSEL0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VALUE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SINGLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUXNEG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUXPOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPEED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HYSTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HYST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for INTSEL_A","synthetic":true,"types":[]},{"text":"impl Send for MUXNEG_A","synthetic":true,"types":[]},{"text":"impl Send for MUXPOS_A","synthetic":true,"types":[]},{"text":"impl Send for SPEED_A","synthetic":true,"types":[]},{"text":"impl Send for HYST_A","synthetic":true,"types":[]},{"text":"impl Send for FLEN_A","synthetic":true,"types":[]},{"text":"impl Send for OUT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BIAS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DUALSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLAVEEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for R2R_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DUALSEL_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLUSHEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STARTEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLUSHINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STARTINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDYEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINMONEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUXPOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIFFMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUXNEG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DSEQSTOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MUXPOS_A","synthetic":true,"types":[]},{"text":"impl Send for MUXNEG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEFTADJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FREERUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CORREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINSS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RESSEL_A","synthetic":true,"types":[]},{"text":"impl Send for WINMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFCOMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for REFSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPLENUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADJRES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SAMPLENUM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OFFCOMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINLT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GAINCORR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OFFSETCORR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLUSH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for START_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINMON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINMON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINMON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INPUTCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTRLB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AVGCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINLT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GAINCORR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OFFSETCORR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AUTOSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BIASCOMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BIASR2R_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BIASREFBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AESMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFBS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for KEYSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CIPHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STARTMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for KEYGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XORKEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for AESMODE_A","synthetic":true,"types":[]},{"text":"impl Send for CFBS_A","synthetic":true,"types":[]},{"text":"impl Send for KEYSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for CIPHER_A","synthetic":true,"types":[]},{"text":"impl Send for STARTMODE_A","synthetic":true,"types":[]},{"text":"impl Send for LOD_A","synthetic":true,"types":[]},{"text":"impl Send for KEYGEN_A","synthetic":true,"types":[]},{"text":"impl Send for XORKEY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for START_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NEWMSG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GFMUL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENCCMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GFMCMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENCCMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GFMCMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENCCMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GFMCMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INDATAPTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEQSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SEQSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EDGESEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUTEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRUTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for FILTSEL_A","synthetic":true,"types":[]},{"text":"impl Send for INSEL0_A","synthetic":true,"types":[]},{"text":"impl Send for INSEL1_A","synthetic":true,"types":[]},{"text":"impl Send for INSEL2_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for WAYNUM_A","synthetic":true,"types":[]},{"text":"impl Send for CSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for CLSIZE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CSIZESW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CSIZESW_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LCKWAY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INDEX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WAY_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIFF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for REFSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STARTEI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STARTEI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTYEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTYEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDYEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDYEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDERRUN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDERRUN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDERRUN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDERRUN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDERRUN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDERRUN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EMPTY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERRUN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEFTADJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FEXT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFRESH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CCTRL_A","synthetic":true,"types":[]},{"text":"impl Send for REFRESH_A","synthetic":true,"types":[]},{"text":"impl Send for OSR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATABUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for CHANNEL","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRIGSRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRIGACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BURSTLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for THRESHOLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TRIGSRC_A","synthetic":true,"types":[]},{"text":"impl Send for TRIGACT_A","synthetic":true,"types":[]},{"text":"impl Send for BURSTLEN_A","synthetic":true,"types":[]},{"text":"impl Send for THRESHOLD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRILVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRILVL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVOMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EVACT_A","synthetic":true,"types":[]},{"text":"impl Send for EVOMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCMPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCMPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCMPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCBEATSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCPOLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCSRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CRCBEATSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for CRCPOLY_A","synthetic":true,"types":[]},{"text":"impl Send for CRCSRC_A","synthetic":true,"types":[]},{"text":"impl Send for CRCMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCDATAIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCCHKSUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCBUSY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCZERO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG28_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG29_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG30_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWTRIG31_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLPRI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QOS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RRLVLEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLPRI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QOS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RRLVLEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLPRI2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QOS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RRLVLEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LVLPRI3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QOS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RRLVLEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for QOS0_A","synthetic":true,"types":[]},{"text":"impl Send for QOS1_A","synthetic":true,"types":[]},{"text":"impl Send for QOS2_A","synthetic":true,"types":[]},{"text":"impl Send for QOS3_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCMPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRCERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BASEADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WRBADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MBIST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SMSA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DONE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRSTEXT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAIL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENGTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SERIES_A","synthetic":true,"types":[]},{"text":"impl Send for FAMILY_A","synthetic":true,"types":[]},{"text":"impl Send for PROCESSOR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LQOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCCDMALEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ETBRAMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DCCDMALEVEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CKSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NMISENSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NMIFILTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NMIASYNCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for NMISENSE_A","synthetic":true,"types":[]},{"text":"impl Send for NMIASYNCH_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NMI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTINTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ASYNCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ASYNCH_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SENSE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTEN7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SENSE0_A","synthetic":true,"types":[]},{"text":"impl Send for SENSE1_A","synthetic":true,"types":[]},{"text":"impl Send for SENSE2_A","synthetic":true,"types":[]},{"text":"impl Send for SENSE3_A","synthetic":true,"types":[]},{"text":"impl Send for SENSE4_A","synthetic":true,"types":[]},{"text":"impl Send for SENSE5_A","synthetic":true,"types":[]},{"text":"impl Send for SENSE6_A","synthetic":true,"types":[]},{"text":"impl Send for SENSE7_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBOUNCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STATES0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STATES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TICKON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER0_A","synthetic":true,"types":[]},{"text":"impl Send for STATES0_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER1_A","synthetic":true,"types":[]},{"text":"impl Send for STATES1_A","synthetic":true,"types":[]},{"text":"impl Send for TICKON_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for CHANNEL","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PATH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EDGSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PATH_A","synthetic":true,"types":[]},{"text":"impl Send for EDGSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL28_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL29_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL30_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL31_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for READY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHANNEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for START_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DONE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DONE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DONE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for GENCTRL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GENEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OOV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SRC_A","synthetic":true,"types":[]},{"text":"impl Send for DIVSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WRTLOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for GEN_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for PRS","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WBDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EOMDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLBDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BBC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ASCD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DUALBUFF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UIHASH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UALGO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HAPROT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DAPROT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UALGO_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DISABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REHASH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RMDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RHC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RDM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for URAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RHC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RDM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for URAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for URAT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DASA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HASA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NBSLOTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FSWIDTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BITDELAY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FSSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FSINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FSOUTINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SCKOUTINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCKOUTINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCKDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCKOUTDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SLOTSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for FSWIDTH_A","synthetic":true,"types":[]},{"text":"impl Send for BITDELAY_A","synthetic":true,"types":[]},{"text":"impl Send for FSSEL_A","synthetic":true,"types":[]},{"text":"impl Send for SCKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for MCKSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXUR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXUR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXUR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXUR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXUR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXUR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXDEFAULT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXSAME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTADJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATASIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WORDADJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BITREV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MONO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SERMODE_A","synthetic":true,"types":[]},{"text":"impl Send for TXDEFAULT_A","synthetic":true,"types":[]},{"text":"impl Send for TXSAME_A","synthetic":true,"types":[]},{"text":"impl Send for CLKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for SLOTADJ_A","synthetic":true,"types":[]},{"text":"impl Send for DATASIZE_A","synthetic":true,"types":[]},{"text":"impl Send for WORDADJ_A","synthetic":true,"types":[]},{"text":"impl Send for EXTEND_A","synthetic":true,"types":[]},{"text":"impl Send for BITREV_A","synthetic":true,"types":[]},{"text":"impl Send for MONO_A","synthetic":true,"types":[]},{"text":"impl Send for DMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTADJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATASIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WORDADJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BITREV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLOTDIS7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MONO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXLOOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SERMODE_A","synthetic":true,"types":[]},{"text":"impl Send for CLKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for SLOTADJ_A","synthetic":true,"types":[]},{"text":"impl Send for DATASIZE_A","synthetic":true,"types":[]},{"text":"impl Send for WORDADJ_A","synthetic":true,"types":[]},{"text":"impl Send for EXTEND_A","synthetic":true,"types":[]},{"text":"impl Send for BITREV_A","synthetic":true,"types":[]},{"text":"impl Send for MONO_A","synthetic":true,"types":[]},{"text":"impl Send for DMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DIV_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DIV_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DSU__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HMATRIX__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVMCTRL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSRAM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMCC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USB__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKUPRAM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PAC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QSPI__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDHC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDHC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUKCC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QSPI_2X__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVMCTRL_SMEEPROM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVMCTRL_CACHE__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PAC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCLK__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCTRL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSC32KCTRL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUPC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GCLK__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDT__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EIC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FREQM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USB__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DSU__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVMCTRL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORT__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HMATRIX__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVSYS__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMECC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC4__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC5__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PDEC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AES__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRNG__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QSPI__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM4__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM5__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM6__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM7__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC4__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC6__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC7__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DAC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for I2S__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AUTOWS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AHBNS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AHBNS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CACHEDIS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CACHEDIS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WMODE_A","synthetic":true,"types":[]},{"text":"impl Send for PRM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_AW","synthetic":true,"types":[]},{"text":"impl Send for CMDEX_AW","synthetic":true,"types":[]},{"text":"impl Send for PSZ_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DONE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PROGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEESFULL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEESOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEEWRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DONE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PROGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEESFULL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEESOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEEWRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DONE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PROGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEESFULL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEESOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEEWRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BOOTPROT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TYPEL_A","synthetic":true,"types":[]},{"text":"impl Send for TYPEH_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCELOG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for APRDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WMODE_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for DPLL","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LDRFRAC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LTIME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LBYPASS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCOFILTER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for FILTER_A","synthetic":true,"types":[]},{"text":"impl Send for REFCLK_A","synthetic":true,"types":[]},{"text":"impl Send for LTIME_A","synthetic":true,"types":[]},{"text":"impl Send for DCOFILTER_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFDEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFDEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCFAIL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCFAIL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLOOB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLLCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLLCKC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLRCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LCKR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LDRTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LCKR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LDRTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCFAIL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCFAIL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLOOB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLLCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLLCKC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLRCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LCKR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LDRTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LCKR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LDRTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCRDY0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCRDY1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCFAIL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSCFAIL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLOOB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLLCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLLCKC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLRCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LCKR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL0LDRTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LCKR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LCKF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPLL1LDRTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XTALEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOWBUFGAIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IPTAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IMULT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENALC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWBEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STARTUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFDPRESC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for STARTUP_A","synthetic":true,"types":[]},{"text":"impl Send for CFDPRESC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LLAW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBCRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QLDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BPLCKC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAITLOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FINE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COARSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIFF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FSTEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CSTEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLCTRLB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFLLMUL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSC32KRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSC32KFAIL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSC32KRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSC32KFAIL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSC32KRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XOSC32KFAIL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTCSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RTCSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XTALEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EN32K_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EN1K_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STARTUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WRTLOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CGM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for STARTUP_A","synthetic":true,"types":[]},{"text":"impl Send for CGM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWBACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFDPRESC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFDEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EN32K_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EN1K_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CALIB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WRTLOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for KEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for KEY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERREO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLASH__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLASH_ALT__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEEPROM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMCM4S__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMPPPDSU__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMDMAWR__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMDMACICM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HPB3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUKCC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDHC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDHC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QSPI__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKUPRAM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PAC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCLK__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCTRL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSC32KCTRL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUPC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GCLK__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDT__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EIC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FREQM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USB__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DSU__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NVMCTRL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMCC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORT__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HMATRIX__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVSYS__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMECC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC2__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC3__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC4__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC5__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PDEC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AES__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRNG__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICM__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUKCC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QSPI__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCL__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM4__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM5__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM6__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SERCOM7__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCC4__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC6__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TC7__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DAC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for I2S__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCC__W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SCALE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALWYS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HALFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FRSTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WPKEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CONF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINVEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINVEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINVEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ANGULAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MAXCMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for CONF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERREO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIREO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VLCEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EVACT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VLC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VLC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VLC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IDXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCBUFV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTERBUFV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRESC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRESCBUF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IORET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLEEPMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SLEEPMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLEEPRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLEEPRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLEEPRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FASTWKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RAMCFG_A","synthetic":true,"types":[]},{"text":"impl Send for FASTWKUP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRAMCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RAMCFG_A","synthetic":true,"types":[]},{"text":"impl Send for BRAMCFG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRAMCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BRAMCFG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DLYVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IGNACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for GROUP","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIRCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIRSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIRTGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OUTCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OUTSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OUTTGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPLING_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINMASK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PMUXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PULLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRVSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PMUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WRPMUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WRPINCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HWSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PID0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTEI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PID1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTEI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PID2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTEI2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PID3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTEI3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EVACT0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PMUXE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PMUXO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PMUXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PULLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRVSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LASTXFER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOOPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDRBT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SMEMREG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CSMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATALEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DLYBCT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DLYCS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for CSMODE_A","synthetic":true,"types":[]},{"text":"impl Send for DATALEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DLYBS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CSRISE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSTREND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CSRISE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSTREND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CSRISE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSTREND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OPTCODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WIDTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INSTREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OPTCODEEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OPTCODELEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TFRTYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CRMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DDREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DUMMYLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WIDTH_A","synthetic":true,"types":[]},{"text":"impl Send for OPTCODELEN_A","synthetic":true,"types":[]},{"text":"impl Send for ADDRLEN_A","synthetic":true,"types":[]},{"text":"impl Send for TFRTYPE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RANDOMDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for KEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SINGLEE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DUALE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SINGLEE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DUALE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SINGLEE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DUALE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ECCELOG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for MODE0","synthetic":true,"types":[]},{"text":"impl Send for MODE1","synthetic":true,"types":[]},{"text":"impl Send for MODE2","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MATCHCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNTSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP0EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBMAJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBASYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTCOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DEBF_A","synthetic":true,"types":[]},{"text":"impl Send for ACTF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMPEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMPEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEREO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEVEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VALUE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN0ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN1ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN2ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN3ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN4ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for IN0ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN1ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN2ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN3ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN4ACT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEVT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNTSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP0EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBMAJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBASYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTCOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DEBF_A","synthetic":true,"types":[]},{"text":"impl Send for ACTF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMPEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMPEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMPEO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMPEO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEREO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEVEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VALUE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN0ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN1ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN2ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN3ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN4ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for IN0ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN1ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN2ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN3ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN4ACT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEVT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKREP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MATCHCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLOCKSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP0EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBMAJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBASYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTCOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DEBF_A","synthetic":true,"types":[]},{"text":"impl Send for ACTF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PEREO7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARMEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARMEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEREO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEVEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALARM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VALUE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SECOND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MINUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HOUR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DAY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MONTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for YEAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for HOUR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SECOND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MINUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HOUR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DAY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MONTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for YEAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for HOUR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SECOND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MINUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HOUR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DAY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MONTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for YEAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for HOUR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN0ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN1ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN2ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN3ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IN4ACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMLVL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for IN0ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN1ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN2ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN3ACT_A","synthetic":true,"types":[]},{"text":"impl Send for IN4ACT_A","synthetic":true,"types":[]},{"text":"impl Send for HOUR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPID4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TAMPEVT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ARG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLOCKSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOUNDARY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BOUNDARY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ARG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTDSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSBSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DMAEN_A","synthetic":true,"types":[]},{"text":"impl Send for BCEN_A","synthetic":true,"types":[]},{"text":"impl Send for ACMDEN_A","synthetic":true,"types":[]},{"text":"impl Send for DTDSEL_A","synthetic":true,"types":[]},{"text":"impl Send for MSBSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESPTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDICEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DPSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RESPTYP_A","synthetic":true,"types":[]},{"text":"impl Send for CMDCCEN_A","synthetic":true,"types":[]},{"text":"impl Send for CMDICEN_A","synthetic":true,"types":[]},{"text":"impl Send for DPSEL_A","synthetic":true,"types":[]},{"text":"impl Send for CMDTYP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUFDATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDINHC_A","synthetic":true,"types":[]},{"text":"impl Send for CMDINHD_A","synthetic":true,"types":[]},{"text":"impl Send for DLACT_A","synthetic":true,"types":[]},{"text":"impl Send for RTREQ_A","synthetic":true,"types":[]},{"text":"impl Send for WTACT_A","synthetic":true,"types":[]},{"text":"impl Send for RTACT_A","synthetic":true,"types":[]},{"text":"impl Send for BUFWREN_A","synthetic":true,"types":[]},{"text":"impl Send for BUFRDEN_A","synthetic":true,"types":[]},{"text":"impl Send for CARDINS_A","synthetic":true,"types":[]},{"text":"impl Send for CARDSS_A","synthetic":true,"types":[]},{"text":"impl Send for CARDDPL_A","synthetic":true,"types":[]},{"text":"impl Send for WRPPL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEDCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMASEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CARDDTL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CARDDSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LEDCTRL_A","synthetic":true,"types":[]},{"text":"impl Send for DW_A","synthetic":true,"types":[]},{"text":"impl Send for HSEN_A","synthetic":true,"types":[]},{"text":"impl Send for DMASEL_A","synthetic":true,"types":[]},{"text":"impl Send for CARDDTL_A","synthetic":true,"types":[]},{"text":"impl Send for CARDDSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMASEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DW_A","synthetic":true,"types":[]},{"text":"impl Send for HSEN_A","synthetic":true,"types":[]},{"text":"impl Send for DMASEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDBPWR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDBVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SDBPWR_A","synthetic":true,"types":[]},{"text":"impl Send for SDBVSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STPBGR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CONTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWCTRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INTBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for STPBGR_A","synthetic":true,"types":[]},{"text":"impl Send for CONTR_A","synthetic":true,"types":[]},{"text":"impl Send for RWCTRL_A","synthetic":true,"types":[]},{"text":"impl Send for INTBG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STPBGR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CONTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for STPBGR_A","synthetic":true,"types":[]},{"text":"impl Send for CONTR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WKENCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WKENCINS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WKENCREM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WKENCINT_A","synthetic":true,"types":[]},{"text":"impl Send for WKENCINS_A","synthetic":true,"types":[]},{"text":"impl Send for WKENCREM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INTCLKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INTCLKS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDCLKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKGSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USDCLKFSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDCLKFSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for INTCLKEN_A","synthetic":true,"types":[]},{"text":"impl Send for INTCLKS_A","synthetic":true,"types":[]},{"text":"impl Send for SDCLKEN_A","synthetic":true,"types":[]},{"text":"impl Send for CLKGSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTCVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRSTALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRSTCMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRSTDAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SWRSTALL_A","synthetic":true,"types":[]},{"text":"impl Send for SWRSTCMD_A","synthetic":true,"types":[]},{"text":"impl Send for SWRSTDAT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLKGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BWRRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRDRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CINS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CREM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERRINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDC_A","synthetic":true,"types":[]},{"text":"impl Send for TRFC_A","synthetic":true,"types":[]},{"text":"impl Send for BLKGE_A","synthetic":true,"types":[]},{"text":"impl Send for DMAINT_A","synthetic":true,"types":[]},{"text":"impl Send for BWRRDY_A","synthetic":true,"types":[]},{"text":"impl Send for BRDRDY_A","synthetic":true,"types":[]},{"text":"impl Send for CINS_A","synthetic":true,"types":[]},{"text":"impl Send for CREM_A","synthetic":true,"types":[]},{"text":"impl Send for CINT_A","synthetic":true,"types":[]},{"text":"impl Send for ERRINT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLKGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BWRRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRDRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERRINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDC_A","synthetic":true,"types":[]},{"text":"impl Send for TRFC_A","synthetic":true,"types":[]},{"text":"impl Send for BLKGE_A","synthetic":true,"types":[]},{"text":"impl Send for DMAINT_A","synthetic":true,"types":[]},{"text":"impl Send for BWRRDY_A","synthetic":true,"types":[]},{"text":"impl Send for BRDRDY_A","synthetic":true,"types":[]},{"text":"impl Send for ERRINT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURLIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTEO_A","synthetic":true,"types":[]},{"text":"impl Send for CMDCRC_A","synthetic":true,"types":[]},{"text":"impl Send for CMDEND_A","synthetic":true,"types":[]},{"text":"impl Send for CMDIDX_A","synthetic":true,"types":[]},{"text":"impl Send for DATTEO_A","synthetic":true,"types":[]},{"text":"impl Send for DATCRC_A","synthetic":true,"types":[]},{"text":"impl Send for DATEND_A","synthetic":true,"types":[]},{"text":"impl Send for CURLIM_A","synthetic":true,"types":[]},{"text":"impl Send for ACMD_A","synthetic":true,"types":[]},{"text":"impl Send for ADMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURLIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTAE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTEO_A","synthetic":true,"types":[]},{"text":"impl Send for CMDCRC_A","synthetic":true,"types":[]},{"text":"impl Send for CMDEND_A","synthetic":true,"types":[]},{"text":"impl Send for CMDIDX_A","synthetic":true,"types":[]},{"text":"impl Send for DATTEO_A","synthetic":true,"types":[]},{"text":"impl Send for DATCRC_A","synthetic":true,"types":[]},{"text":"impl Send for DATEND_A","synthetic":true,"types":[]},{"text":"impl Send for CURLIM_A","synthetic":true,"types":[]},{"text":"impl Send for ACMD_A","synthetic":true,"types":[]},{"text":"impl Send for ADMA_A","synthetic":true,"types":[]},{"text":"impl Send for BOOTAE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLKGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BWRRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRDRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CINS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CREM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDC_A","synthetic":true,"types":[]},{"text":"impl Send for TRFC_A","synthetic":true,"types":[]},{"text":"impl Send for BLKGE_A","synthetic":true,"types":[]},{"text":"impl Send for DMAINT_A","synthetic":true,"types":[]},{"text":"impl Send for BWRRDY_A","synthetic":true,"types":[]},{"text":"impl Send for BRDRDY_A","synthetic":true,"types":[]},{"text":"impl Send for CINS_A","synthetic":true,"types":[]},{"text":"impl Send for CREM_A","synthetic":true,"types":[]},{"text":"impl Send for CINT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLKGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BWRRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRDRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDC_A","synthetic":true,"types":[]},{"text":"impl Send for TRFC_A","synthetic":true,"types":[]},{"text":"impl Send for BLKGE_A","synthetic":true,"types":[]},{"text":"impl Send for DMAINT_A","synthetic":true,"types":[]},{"text":"impl Send for BWRRDY_A","synthetic":true,"types":[]},{"text":"impl Send for BRDRDY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURLIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTEO_A","synthetic":true,"types":[]},{"text":"impl Send for CMDCRC_A","synthetic":true,"types":[]},{"text":"impl Send for CMDEND_A","synthetic":true,"types":[]},{"text":"impl Send for CMDIDX_A","synthetic":true,"types":[]},{"text":"impl Send for DATTEO_A","synthetic":true,"types":[]},{"text":"impl Send for DATCRC_A","synthetic":true,"types":[]},{"text":"impl Send for DATEND_A","synthetic":true,"types":[]},{"text":"impl Send for CURLIM_A","synthetic":true,"types":[]},{"text":"impl Send for ACMD_A","synthetic":true,"types":[]},{"text":"impl Send for ADMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURLIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTAE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTEO_A","synthetic":true,"types":[]},{"text":"impl Send for CMDCRC_A","synthetic":true,"types":[]},{"text":"impl Send for CMDEND_A","synthetic":true,"types":[]},{"text":"impl Send for CMDIDX_A","synthetic":true,"types":[]},{"text":"impl Send for DATTEO_A","synthetic":true,"types":[]},{"text":"impl Send for DATCRC_A","synthetic":true,"types":[]},{"text":"impl Send for DATEND_A","synthetic":true,"types":[]},{"text":"impl Send for CURLIM_A","synthetic":true,"types":[]},{"text":"impl Send for ACMD_A","synthetic":true,"types":[]},{"text":"impl Send for ADMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLKGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BWRRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRDRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CINS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CREM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDC_A","synthetic":true,"types":[]},{"text":"impl Send for TRFC_A","synthetic":true,"types":[]},{"text":"impl Send for BLKGE_A","synthetic":true,"types":[]},{"text":"impl Send for DMAINT_A","synthetic":true,"types":[]},{"text":"impl Send for BWRRDY_A","synthetic":true,"types":[]},{"text":"impl Send for BRDRDY_A","synthetic":true,"types":[]},{"text":"impl Send for CINS_A","synthetic":true,"types":[]},{"text":"impl Send for CREM_A","synthetic":true,"types":[]},{"text":"impl Send for CINT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLKGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BWRRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRDRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDC_A","synthetic":true,"types":[]},{"text":"impl Send for TRFC_A","synthetic":true,"types":[]},{"text":"impl Send for BLKGE_A","synthetic":true,"types":[]},{"text":"impl Send for DMAINT_A","synthetic":true,"types":[]},{"text":"impl Send for BWRRDY_A","synthetic":true,"types":[]},{"text":"impl Send for BRDRDY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURLIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTEO_A","synthetic":true,"types":[]},{"text":"impl Send for CMDCRC_A","synthetic":true,"types":[]},{"text":"impl Send for CMDEND_A","synthetic":true,"types":[]},{"text":"impl Send for CMDIDX_A","synthetic":true,"types":[]},{"text":"impl Send for DATTEO_A","synthetic":true,"types":[]},{"text":"impl Send for DATCRC_A","synthetic":true,"types":[]},{"text":"impl Send for DATEND_A","synthetic":true,"types":[]},{"text":"impl Send for CURLIM_A","synthetic":true,"types":[]},{"text":"impl Send for ACMD_A","synthetic":true,"types":[]},{"text":"impl Send for ADMA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURLIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTAE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTEO_A","synthetic":true,"types":[]},{"text":"impl Send for CMDCRC_A","synthetic":true,"types":[]},{"text":"impl Send for CMDEND_A","synthetic":true,"types":[]},{"text":"impl Send for CMDIDX_A","synthetic":true,"types":[]},{"text":"impl Send for DATTEO_A","synthetic":true,"types":[]},{"text":"impl Send for DATCRC_A","synthetic":true,"types":[]},{"text":"impl Send for DATEND_A","synthetic":true,"types":[]},{"text":"impl Send for CURLIM_A","synthetic":true,"types":[]},{"text":"impl Send for ACMD_A","synthetic":true,"types":[]},{"text":"impl Send for ADMA_A","synthetic":true,"types":[]},{"text":"impl Send for ACMD12NE_A","synthetic":true,"types":[]},{"text":"impl Send for ACMDTEO_A","synthetic":true,"types":[]},{"text":"impl Send for ACMDCRC_A","synthetic":true,"types":[]},{"text":"impl Send for ACMDEND_A","synthetic":true,"types":[]},{"text":"impl Send for ACMDIDX_A","synthetic":true,"types":[]},{"text":"impl Send for CMDNI_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UHSMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VS18EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ASINTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PVALEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UHSMS_A","synthetic":true,"types":[]},{"text":"impl Send for VS18EN_A","synthetic":true,"types":[]},{"text":"impl Send for DRVSEL_A","synthetic":true,"types":[]},{"text":"impl Send for EXTUN_A","synthetic":true,"types":[]},{"text":"impl Send for SLCKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for ASINTEN_A","synthetic":true,"types":[]},{"text":"impl Send for PVALEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HS200EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PVALEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for HS200EN_A","synthetic":true,"types":[]},{"text":"impl Send for DRVSEL_A","synthetic":true,"types":[]},{"text":"impl Send for EXTUN_A","synthetic":true,"types":[]},{"text":"impl Send for SLCKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for PVALEN_A","synthetic":true,"types":[]},{"text":"impl Send for TEOCLKF_A","synthetic":true,"types":[]},{"text":"impl Send for TEOCLKU_A","synthetic":true,"types":[]},{"text":"impl Send for BASECLKF_A","synthetic":true,"types":[]},{"text":"impl Send for MAXBLKL_A","synthetic":true,"types":[]},{"text":"impl Send for ED8SUP_A","synthetic":true,"types":[]},{"text":"impl Send for ADMA2SUP_A","synthetic":true,"types":[]},{"text":"impl Send for HSSUP_A","synthetic":true,"types":[]},{"text":"impl Send for SDMASUP_A","synthetic":true,"types":[]},{"text":"impl Send for SRSUP_A","synthetic":true,"types":[]},{"text":"impl Send for V33VSUP_A","synthetic":true,"types":[]},{"text":"impl Send for V30VSUP_A","synthetic":true,"types":[]},{"text":"impl Send for V18VSUP_A","synthetic":true,"types":[]},{"text":"impl Send for SB64SUP_A","synthetic":true,"types":[]},{"text":"impl Send for ASINTSUP_A","synthetic":true,"types":[]},{"text":"impl Send for SLTYPE_A","synthetic":true,"types":[]},{"text":"impl Send for SDR50SUP_A","synthetic":true,"types":[]},{"text":"impl Send for SDR104SUP_A","synthetic":true,"types":[]},{"text":"impl Send for DDR50SUP_A","synthetic":true,"types":[]},{"text":"impl Send for DRVASUP_A","synthetic":true,"types":[]},{"text":"impl Send for DRVCSUP_A","synthetic":true,"types":[]},{"text":"impl Send for DRVDSUP_A","synthetic":true,"types":[]},{"text":"impl Send for TCNTRT_A","synthetic":true,"types":[]},{"text":"impl Send for TSDR50_A","synthetic":true,"types":[]},{"text":"impl Send for CLKMULT_A","synthetic":true,"types":[]},{"text":"impl Send for MAXCUR33V_A","synthetic":true,"types":[]},{"text":"impl Send for MAXCUR30V_A","synthetic":true,"types":[]},{"text":"impl Send for MAXCUR18V_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD12NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDNI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACMD12NE_AW","synthetic":true,"types":[]},{"text":"impl Send for ACMDTEO_AW","synthetic":true,"types":[]},{"text":"impl Send for ACMDCRC_AW","synthetic":true,"types":[]},{"text":"impl Send for ACMDEND_AW","synthetic":true,"types":[]},{"text":"impl Send for ACMDIDX_AW","synthetic":true,"types":[]},{"text":"impl Send for CMDNI_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDIDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATCRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURLIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTAE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTEO_AW","synthetic":true,"types":[]},{"text":"impl Send for CMDCRC_AW","synthetic":true,"types":[]},{"text":"impl Send for CMDEND_AW","synthetic":true,"types":[]},{"text":"impl Send for CMDIDX_AW","synthetic":true,"types":[]},{"text":"impl Send for DATTEO_AW","synthetic":true,"types":[]},{"text":"impl Send for DATCRC_AW","synthetic":true,"types":[]},{"text":"impl Send for DATEND_AW","synthetic":true,"types":[]},{"text":"impl Send for CURLIM_AW","synthetic":true,"types":[]},{"text":"impl Send for ACMD_AW","synthetic":true,"types":[]},{"text":"impl Send for ADMA_AW","synthetic":true,"types":[]},{"text":"impl Send for BOOTAE_AW","synthetic":true,"types":[]},{"text":"impl Send for ERRST_A","synthetic":true,"types":[]},{"text":"impl Send for LMIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADMASA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDCLKFSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKGSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKGSEL_A","synthetic":true,"types":[]},{"text":"impl Send for DRVSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMDTYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FCD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMDTYP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRESP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ABOOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BMAX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BMAX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FSDCLKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for FSDCLKD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPWREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for KEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NIDBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for NIDBG_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for I2CM","synthetic":true,"types":[]},{"text":"impl Send for I2CS","synthetic":true,"types":[]},{"text":"impl Send for SPIS","synthetic":true,"types":[]},{"text":"impl Send for SPIM","synthetic":true,"types":[]},{"text":"impl Send for USART_EXT","synthetic":true,"types":[]},{"text":"impl Send for USART_INT","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDAHOLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MEXTTOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEXTTOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPEED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SCLSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INACTOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOWTOUTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for SDAHOLD_A","synthetic":true,"types":[]},{"text":"impl Send for SPEED_A","synthetic":true,"types":[]},{"text":"impl Send for INACTOUT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACKACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA32B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DATA32B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUDLOW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSBAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSBAUDLOW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ARBLOST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXNACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSSTATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOWTOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKHOLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MEXTTOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEXTTOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TENBITEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGSTOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDAHOLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEXTTOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPEED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SCLSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOWTOUTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for SDAHOLD_A","synthetic":true,"types":[]},{"text":"impl Send for SPEED_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GCMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AACKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACKACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SDASETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA32B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DATA32B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PREC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AMATCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PREC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AMATCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PREC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AMATCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COLL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXNACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LOWTOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKHOLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEXTTOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GENCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TENBITEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRMASK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IBON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DOPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for DOPO_A","synthetic":true,"types":[]},{"text":"impl Send for DIPO_A","synthetic":true,"types":[]},{"text":"impl Send for FORM_A","synthetic":true,"types":[]},{"text":"impl Send for CPHA_A","synthetic":true,"types":[]},{"text":"impl Send for CPOL_A","synthetic":true,"types":[]},{"text":"impl Send for DORD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PLOADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CHSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for AMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICSPACE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA32B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DATA32B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUFOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRMASK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGSTOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IBON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DOPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for DOPO_A","synthetic":true,"types":[]},{"text":"impl Send for DIPO_A","synthetic":true,"types":[]},{"text":"impl Send for FORM_A","synthetic":true,"types":[]},{"text":"impl Send for CPHA_A","synthetic":true,"types":[]},{"text":"impl Send for CPOL_A","synthetic":true,"types":[]},{"text":"impl Send for DORD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PLOADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CHSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for AMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICSPACE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA32B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DATA32B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SSL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUFOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRMASK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGSTOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IBON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for SAMPR_A","synthetic":true,"types":[]},{"text":"impl Send for TXPO_A","synthetic":true,"types":[]},{"text":"impl Send for RXPO_A","synthetic":true,"types":[]},{"text":"impl Send for FORM_A","synthetic":true,"types":[]},{"text":"impl Send for CMODE_A","synthetic":true,"types":[]},{"text":"impl Send for CPOL_A","synthetic":true,"types":[]},{"text":"impl Send for DORD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SBMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COLDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SFDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LINCMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CHSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for SBMODE_A","synthetic":true,"types":[]},{"text":"impl Send for PMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GTIME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRKLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HDRDLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DSNACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MAXITER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA32B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DATA32B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTSIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXBRK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTSIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXBRK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTSIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXBRK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUFOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COLL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ITER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGSTOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IBON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXPO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SAMPA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FORM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for SAMPR_A","synthetic":true,"types":[]},{"text":"impl Send for TXPO_A","synthetic":true,"types":[]},{"text":"impl Send for RXPO_A","synthetic":true,"types":[]},{"text":"impl Send for FORM_A","synthetic":true,"types":[]},{"text":"impl Send for CMODE_A","synthetic":true,"types":[]},{"text":"impl Send for CPOL_A","synthetic":true,"types":[]},{"text":"impl Send for DORD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SBMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COLDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SFDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LINCMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CHSIZE_A","synthetic":true,"types":[]},{"text":"impl Send for SBMODE_A","synthetic":true,"types":[]},{"text":"impl Send for PMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GTIME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BRKLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HDRDLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DSNACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MAXITER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA32B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DATA32B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BAUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTSIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXBRK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTSIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXBRK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTSIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXBRK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERROR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUFOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COLL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ITER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LENEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGSTOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOD33RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOD33DET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for B33SRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VREGRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VCORERDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOD33RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOD33DET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for B33SRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VREGRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VCORERDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOD33RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOD33DET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for B33SRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VREGRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VCORERDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACTION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STDBYCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNHIB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNBKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HYST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VBATLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACTION_A","synthetic":true,"types":[]},{"text":"impl Send for PSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNBKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VSPER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VREFOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CONF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CONF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENOUT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENOUT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLROUT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLROUT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SETOUT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SETOUT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTCTGLOUT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTCTGLOUT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for COUNT8","synthetic":true,"types":[]},{"text":"impl Send for COUNT16","synthetic":true,"types":[]},{"text":"impl Send for COUNT32","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COPEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COPEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTMODE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTMODE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCSYNC_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTMODE0_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTMODE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EVACT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUFV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAVEGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WAVEGEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COPEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COPEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTMODE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTMODE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCSYNC_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTMODE0_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTMODE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EVACT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUFV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAVEGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WAVEGEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONDEMAND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COPEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COPEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTMODE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTMODE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCSYNC_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTMODE0_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTMODE1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCEI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EVACT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUFV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAVEGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WAVEGEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESOLUTION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DMAOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPTEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPTEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPTEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPTEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPTEN4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPTEN5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RESOLUTION_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCALER_A","synthetic":true,"types":[]},{"text":"impl Send for PRESCSYNC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IDXCMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for IDXCMD_A","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LUPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ONESHOT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IDXCMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for IDXCMD_A","synthetic":true,"types":[]},{"text":"impl Send for CMD_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for KEEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QUAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLANK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HALT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTURE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLANKPRESC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLANKVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTERVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SRC_A","synthetic":true,"types":[]},{"text":"impl Send for BLANK_A","synthetic":true,"types":[]},{"text":"impl Send for HALT_A","synthetic":true,"types":[]},{"text":"impl Send for CHSEL_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTURE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for KEEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for QUAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLANK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HALT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CHSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CAPTURE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLANKPRESC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLANKVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTERVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SRC_A","synthetic":true,"types":[]},{"text":"impl Send for BLANK_A","synthetic":true,"types":[]},{"text":"impl Send for HALT_A","synthetic":true,"types":[]},{"text":"impl Send for CHSEL_A","synthetic":true,"types":[]},{"text":"impl Send for CAPTURE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OTMX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTIEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTIEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTIEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTIEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTLS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTHS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NRV7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVEN7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTERVAL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FILTERVAL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRUN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FDDBD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EVACT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CNTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVFEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRGEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CNTEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCINV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCINV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCEI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCEI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEI2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEI3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEI4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEI5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MCEO5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EVACT0_A","synthetic":true,"types":[]},{"text":"impl Send for EVACT1_A","synthetic":true,"types":[]},{"text":"impl Send for CNTSEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IDX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PATTBUFV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUFV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTAIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTBIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT0IN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT1IN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULTB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FAULT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUFV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CMP5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGV7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAVEGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CIPEREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CICCEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CICCEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CICCEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CICCEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for POL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for POL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for POL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for POL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for POL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for POL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWAP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWAP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWAP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWAP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WAVEGEN_A","synthetic":true,"types":[]},{"text":"impl Send for RAMP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGEB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGVB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DITHERBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CCBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATARDYEO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATARDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATARDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DATARDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for DEVICE","synthetic":true,"types":[]},{"text":"impl Send for HOST","synthetic":true,"types":[]},{"text":"impl Send for DEVICE_ENDPOINT","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CQOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DQOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DETACH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPDCONF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NREPLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSTJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSTK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSTPCKT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OPMODE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GNAK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LPMHDSK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPDCONF_A","synthetic":true,"types":[]},{"text":"impl Send for LPMHDSK_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPEED_A","synthetic":true,"types":[]},{"text":"impl Send for LINESTATE_A","synthetic":true,"types":[]},{"text":"impl Send for FSMSTATE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSPEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMACER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LPMNYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LPMSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSPEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMACER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LPMNYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LPMSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSPEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMACER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LPMNYET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LPMSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DESCADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRANSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRANSN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPTYPE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPTYPE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NYETDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTGLOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTGLIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLRQ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLRQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK0RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK1RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTGLOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTGLIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLRQ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLRQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK0RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK1RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXSTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXSTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXSTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for HOST_PIPE","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RUNSTDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CQOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DQOS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RESUME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPDCONF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AUTORESUME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSTJ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSTK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SOFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSRESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VBUSOK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for L1RESUME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPDCONF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLENC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLENCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPEED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LINESTATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for FSMSTATE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MFNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FNUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DNRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMACER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCONN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DDISC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DNRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMACER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCONN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DDISC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HSOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DNRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMACER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DCONN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DDISC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DESCADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRANSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRANSN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PTOKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PTYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BITINTERVAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PFREEZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK0RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK1RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PFREEZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK0RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BK1RDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXSTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXSTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCPT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRFAIL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXSTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALWAYSON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WINDOW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PER_A","synthetic":true,"types":[]},{"text":"impl Send for WINDOW_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EWOFFSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EWOFFSET_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLEAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLEAR_AW","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for C_DEBUGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for C_HALT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for C_STEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for C_MASKINTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for C_SNAPSTALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGKEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REGSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REGWNR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_CORERESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_MMERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_NOCPERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_CHKERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_STATERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_BUSERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_INTERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VC_HARDERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MON_EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MON_PEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MON_STEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MON_REQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRCENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ETMPD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BROUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DBGRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PROG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTMODE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORTSIZE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INTEGRATION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TICKINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKSOURCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COUNTFLAG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ENABLE_A","synthetic":true,"types":[]},{"text":"impl Send for TICKINT_A","synthetic":true,"types":[]},{"text":"impl Send for CLKSOURCE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RELOAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CURRENT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SKEW_A","synthetic":true,"types":[]},{"text":"impl Send for NOREF_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DISMCYCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DISDEFWBUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DISFOLD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DISFPCA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DISOOFP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VECTACTIVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RETTOBASE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VECTPENDING_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISRPENDING_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISRPREEMPT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PENDSTCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PENDSTSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PENDSVCLR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PENDSVSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NMIPENDSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PENDSTCLR_A","synthetic":true,"types":[]},{"text":"impl Send for PENDSTSET_A","synthetic":true,"types":[]},{"text":"impl Send for PENDSVCLR_A","synthetic":true,"types":[]},{"text":"impl Send for PENDSVSET_A","synthetic":true,"types":[]},{"text":"impl Send for NMIPENDSET_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TBLOFF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VECTRESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VECTCLRACTIVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SYSRESETREQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRIGROUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENDIANNESS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VECTKEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SYSRESETREQ_A","synthetic":true,"types":[]},{"text":"impl Send for ENDIANNESS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLEEPONEXIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SLEEPDEEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SEVONPEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SLEEPONEXIT_A","synthetic":true,"types":[]},{"text":"impl Send for SLEEPDEEP_A","synthetic":true,"types":[]},{"text":"impl Send for SEVONPEND_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NONBASETHRDENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USERSETMPEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNALIGN_TRP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIV_0_TRP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BFHFNMIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STKALIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UNALIGN_TRP_A","synthetic":true,"types":[]},{"text":"impl Send for STKALIGN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRI_4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRI_5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRI_6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRI_11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRI_14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRI_15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MEMFAULTACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSFAULTACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USGFAULTACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SVCALLACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MONITORACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PENDSVACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SYSTICKACT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USGFAULTPENDED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MEMFAULTPENDED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSFAULTPENDED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SVCALLPENDED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MEMFAULTENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BUSFAULTENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USGFAULTENA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IACCVIOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DACCVIOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUNSTKERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSTKERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MLSPERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MMARVALID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IBUSERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRECISERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IMPRECISERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNSTKERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STKERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LSPERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BFARVALID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDEFINSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVSTATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INVPC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NOCP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNALIGNED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DIVBYZERO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VECTTBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FORCED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DEBUGEVT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HALTED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BKPT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DWTTRAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VCATCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTERNAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRESS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDRESS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IMPDEF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CP10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CP11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CP10_A","synthetic":true,"types":[]},{"text":"impl Send for CP11_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRESCALER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENFCONT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TRIGIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;U:&nbsp;Send, REG&gt; Send for Reg&lt;U, REG&gt;","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC0","synthetic":false,"types":[]},{"text":"impl Send for ADC1","synthetic":false,"types":[]},{"text":"impl Send for AES","synthetic":false,"types":[]},{"text":"impl Send for CCL","synthetic":false,"types":[]},{"text":"impl Send for CMCC","synthetic":false,"types":[]},{"text":"impl Send for DAC","synthetic":false,"types":[]},{"text":"impl Send for DMAC","synthetic":false,"types":[]},{"text":"impl Send for DSU","synthetic":false,"types":[]},{"text":"impl Send for EIC","synthetic":false,"types":[]},{"text":"impl Send for EVSYS","synthetic":false,"types":[]},{"text":"impl Send for FREQM","synthetic":false,"types":[]},{"text":"impl Send for GCLK","synthetic":false,"types":[]},{"text":"impl Send for HMATRIX","synthetic":false,"types":[]},{"text":"impl Send for ICM","synthetic":false,"types":[]},{"text":"impl Send for I2S","synthetic":false,"types":[]},{"text":"impl Send for MCLK","synthetic":false,"types":[]},{"text":"impl Send for NVMCTRL","synthetic":false,"types":[]},{"text":"impl Send for OSCCTRL","synthetic":false,"types":[]},{"text":"impl Send for OSC32KCTRL","synthetic":false,"types":[]},{"text":"impl Send for PAC","synthetic":false,"types":[]},{"text":"impl Send for PCC","synthetic":false,"types":[]},{"text":"impl Send for PDEC","synthetic":false,"types":[]},{"text":"impl Send for PM","synthetic":false,"types":[]},{"text":"impl Send for PORT","synthetic":false,"types":[]},{"text":"impl Send for QSPI","synthetic":false,"types":[]},{"text":"impl Send for RAMECC","synthetic":false,"types":[]},{"text":"impl Send for RSTC","synthetic":false,"types":[]},{"text":"impl Send for RTC","synthetic":false,"types":[]},{"text":"impl Send for SDHC0","synthetic":false,"types":[]},{"text":"impl Send for SDHC1","synthetic":false,"types":[]},{"text":"impl Send for SERCOM0","synthetic":false,"types":[]},{"text":"impl Send for SERCOM1","synthetic":false,"types":[]},{"text":"impl Send for SERCOM2","synthetic":false,"types":[]},{"text":"impl Send for SERCOM3","synthetic":false,"types":[]},{"text":"impl Send for SERCOM4","synthetic":false,"types":[]},{"text":"impl Send for SERCOM5","synthetic":false,"types":[]},{"text":"impl Send for SERCOM6","synthetic":false,"types":[]},{"text":"impl Send for SERCOM7","synthetic":false,"types":[]},{"text":"impl Send for SUPC","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for TC2","synthetic":false,"types":[]},{"text":"impl Send for TC3","synthetic":false,"types":[]},{"text":"impl Send for TC4","synthetic":false,"types":[]},{"text":"impl Send for TC5","synthetic":false,"types":[]},{"text":"impl Send for TC6","synthetic":false,"types":[]},{"text":"impl Send for TC7","synthetic":false,"types":[]},{"text":"impl Send for TCC0","synthetic":false,"types":[]},{"text":"impl Send for TCC1","synthetic":false,"types":[]},{"text":"impl Send for TCC2","synthetic":false,"types":[]},{"text":"impl Send for TCC3","synthetic":false,"types":[]},{"text":"impl Send for TCC4","synthetic":false,"types":[]},{"text":"impl Send for TRNG","synthetic":false,"types":[]},{"text":"impl Send for USB","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]},{"text":"impl Send for COREDEBUG","synthetic":false,"types":[]},{"text":"impl Send for ETM","synthetic":false,"types":[]},{"text":"impl Send for SYSTICK","synthetic":false,"types":[]},{"text":"impl Send for SYSTEMCONTROL","synthetic":false,"types":[]},{"text":"impl Send for TPI","synthetic":false,"types":[]}];
implementors["atsamd_hal"] = [{"text":"impl Send for NoneT","synthetic":true,"types":[]},{"text":"impl Send for ResetCause","synthetic":true,"types":[]},{"text":"impl Send for Delay","synthetic":true,"types":[]},{"text":"impl&lt;I, M&gt; Send for Pin&lt;I, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Port","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl&lt;C&gt; Send for Disabled&lt;C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;C&gt; Send for Input&lt;C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;C&gt; Send for Output&lt;C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;C&gt; Send for Alternate&lt;C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;I, M&gt; Send for Pin&lt;I, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Pins","synthetic":true,"types":[]},{"text":"impl Send for Floating","synthetic":true,"types":[]},{"text":"impl Send for PullDown","synthetic":true,"types":[]},{"text":"impl Send for PullUp","synthetic":true,"types":[]},{"text":"impl Send for PushPull","synthetic":true,"types":[]},{"text":"impl Send for Readable","synthetic":true,"types":[]},{"text":"impl Send for A","synthetic":true,"types":[]},{"text":"impl Send for B","synthetic":true,"types":[]},{"text":"impl Send for C","synthetic":true,"types":[]},{"text":"impl Send for D","synthetic":true,"types":[]},{"text":"impl Send for E","synthetic":true,"types":[]},{"text":"impl Send for F","synthetic":true,"types":[]},{"text":"impl Send for G","synthetic":true,"types":[]},{"text":"impl Send for H","synthetic":true,"types":[]},{"text":"impl Send for I","synthetic":true,"types":[]},{"text":"impl Send for J","synthetic":true,"types":[]},{"text":"impl Send for K","synthetic":true,"types":[]},{"text":"impl Send for L","synthetic":true,"types":[]},{"text":"impl Send for M","synthetic":true,"types":[]},{"text":"impl Send for N","synthetic":true,"types":[]},{"text":"impl Send for GroupA","synthetic":true,"types":[]},{"text":"impl Send for GroupB","synthetic":true,"types":[]},{"text":"impl Send for GroupC","synthetic":true,"types":[]},{"text":"impl Send for PA00","synthetic":true,"types":[]},{"text":"impl Send for PA01","synthetic":true,"types":[]},{"text":"impl Send for PA02","synthetic":true,"types":[]},{"text":"impl Send for PA03","synthetic":true,"types":[]},{"text":"impl Send for PA04","synthetic":true,"types":[]},{"text":"impl Send for PA05","synthetic":true,"types":[]},{"text":"impl Send for PA06","synthetic":true,"types":[]},{"text":"impl Send for PA07","synthetic":true,"types":[]},{"text":"impl Send for PA08","synthetic":true,"types":[]},{"text":"impl Send for PA09","synthetic":true,"types":[]},{"text":"impl Send for PA10","synthetic":true,"types":[]},{"text":"impl Send for PA11","synthetic":true,"types":[]},{"text":"impl Send for PA12","synthetic":true,"types":[]},{"text":"impl Send for PA13","synthetic":true,"types":[]},{"text":"impl Send for PA14","synthetic":true,"types":[]},{"text":"impl Send for PA15","synthetic":true,"types":[]},{"text":"impl Send for PA16","synthetic":true,"types":[]},{"text":"impl Send for PA17","synthetic":true,"types":[]},{"text":"impl Send for PA18","synthetic":true,"types":[]},{"text":"impl Send for PA19","synthetic":true,"types":[]},{"text":"impl Send for PA20","synthetic":true,"types":[]},{"text":"impl Send for PA21","synthetic":true,"types":[]},{"text":"impl Send for PA22","synthetic":true,"types":[]},{"text":"impl Send for PA23","synthetic":true,"types":[]},{"text":"impl Send for PA24","synthetic":true,"types":[]},{"text":"impl Send for PA25","synthetic":true,"types":[]},{"text":"impl Send for PA27","synthetic":true,"types":[]},{"text":"impl Send for PA30","synthetic":true,"types":[]},{"text":"impl Send for PA31","synthetic":true,"types":[]},{"text":"impl Send for PB00","synthetic":true,"types":[]},{"text":"impl Send for PB01","synthetic":true,"types":[]},{"text":"impl Send for PB02","synthetic":true,"types":[]},{"text":"impl Send for PB03","synthetic":true,"types":[]},{"text":"impl Send for PB04","synthetic":true,"types":[]},{"text":"impl Send for PB05","synthetic":true,"types":[]},{"text":"impl Send for PB06","synthetic":true,"types":[]},{"text":"impl Send for PB07","synthetic":true,"types":[]},{"text":"impl Send for PB08","synthetic":true,"types":[]},{"text":"impl Send for PB09","synthetic":true,"types":[]},{"text":"impl Send for PB10","synthetic":true,"types":[]},{"text":"impl Send for PB11","synthetic":true,"types":[]},{"text":"impl Send for PB12","synthetic":true,"types":[]},{"text":"impl Send for PB13","synthetic":true,"types":[]},{"text":"impl Send for PB14","synthetic":true,"types":[]},{"text":"impl Send for PB15","synthetic":true,"types":[]},{"text":"impl Send for PB16","synthetic":true,"types":[]},{"text":"impl Send for PB17","synthetic":true,"types":[]},{"text":"impl Send for PB18","synthetic":true,"types":[]},{"text":"impl Send for PB19","synthetic":true,"types":[]},{"text":"impl Send for PB20","synthetic":true,"types":[]},{"text":"impl Send for PB21","synthetic":true,"types":[]},{"text":"impl Send for PB22","synthetic":true,"types":[]},{"text":"impl Send for PB23","synthetic":true,"types":[]},{"text":"impl Send for PB24","synthetic":true,"types":[]},{"text":"impl Send for PB25","synthetic":true,"types":[]},{"text":"impl Send for PB30","synthetic":true,"types":[]},{"text":"impl Send for PB31","synthetic":true,"types":[]},{"text":"impl Send for PC00","synthetic":true,"types":[]},{"text":"impl Send for PC01","synthetic":true,"types":[]},{"text":"impl Send for PC02","synthetic":true,"types":[]},{"text":"impl Send for PC03","synthetic":true,"types":[]},{"text":"impl Send for PC05","synthetic":true,"types":[]},{"text":"impl Send for PC06","synthetic":true,"types":[]},{"text":"impl Send for PC07","synthetic":true,"types":[]},{"text":"impl Send for PC10","synthetic":true,"types":[]},{"text":"impl Send for PC11","synthetic":true,"types":[]},{"text":"impl Send for PC12","synthetic":true,"types":[]},{"text":"impl Send for PC13","synthetic":true,"types":[]},{"text":"impl Send for PC14","synthetic":true,"types":[]},{"text":"impl Send for PC15","synthetic":true,"types":[]},{"text":"impl Send for PC16","synthetic":true,"types":[]},{"text":"impl Send for PC17","synthetic":true,"types":[]},{"text":"impl Send for PC18","synthetic":true,"types":[]},{"text":"impl Send for PC19","synthetic":true,"types":[]},{"text":"impl Send for PC20","synthetic":true,"types":[]},{"text":"impl Send for PC21","synthetic":true,"types":[]},{"text":"impl Send for PC24","synthetic":true,"types":[]},{"text":"impl Send for PC25","synthetic":true,"types":[]},{"text":"impl Send for PC26","synthetic":true,"types":[]},{"text":"impl Send for PC27","synthetic":true,"types":[]},{"text":"impl Send for PC28","synthetic":true,"types":[]},{"text":"impl Send for DynPinId","synthetic":true,"types":[]},{"text":"impl Send for DynPin","synthetic":true,"types":[]},{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl Send for DynDisabled","synthetic":true,"types":[]},{"text":"impl Send for DynInput","synthetic":true,"types":[]},{"text":"impl Send for DynOutput","synthetic":true,"types":[]},{"text":"impl Send for DynAlternate","synthetic":true,"types":[]},{"text":"impl Send for DynPinMode","synthetic":true,"types":[]},{"text":"impl Send for DynGroup","synthetic":true,"types":[]},{"text":"impl Send for Datetime","synthetic":true,"types":[]},{"text":"impl Send for Rtc","synthetic":true,"types":[]},{"text":"impl Send for TimerParams","synthetic":true,"types":[]},{"text":"impl&lt;Sercom0Pad0, Sercom0Pad1&gt; Send for I2CMaster0&lt;Sercom0Pad0, Sercom0Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom0Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom0Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;Sercom1Pad0, Sercom1Pad1&gt; Send for I2CMaster1&lt;Sercom1Pad0, Sercom1Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom1Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom1Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;Sercom2Pad0, Sercom2Pad1&gt; Send for I2CMaster2&lt;Sercom2Pad0, Sercom2Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom2Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom2Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;Sercom3Pad0, Sercom3Pad1&gt; Send for I2CMaster3&lt;Sercom3Pad0, Sercom3Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom3Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom3Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;Sercom4Pad0, Sercom4Pad1&gt; Send for I2CMaster4&lt;Sercom4Pad0, Sercom4Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom4Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom4Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;Sercom5Pad0, Sercom5Pad1&gt; Send for I2CMaster5&lt;Sercom5Pad0, Sercom5Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom5Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom5Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;Sercom6Pad0, Sercom6Pad1&gt; Send for I2CMaster6&lt;Sercom6Pad0, Sercom6Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom6Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom6Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;Sercom7Pad0, Sercom7Pad1&gt; Send for I2CMaster7&lt;Sercom7Pad0, Sercom7Pad1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom7Pad0: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;Sercom7Pad1: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster0Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster0&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster1Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster1&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster2Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster2&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster3Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster3&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster4Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster4&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster5Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster5&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster6Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster6&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster7Padout&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MISO, MOSI, SCK&gt; Send for SPIMaster7&lt;MISO, MOSI, SCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISO: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSI: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART0Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART0&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART1Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART1&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART2Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART2&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART3Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART3&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART4Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART4&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART5Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART5&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART6Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART6&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART7Padout&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;RX, TX, RTS, CTS&gt; Send for UART7&lt;RX, TX, RTS, CTS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RTS: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for I2CError","synthetic":true,"types":[]},{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl&lt;S, I&gt; Send for Pads&lt;S, I&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad0&gt;&gt;::Id: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad1&gt;&gt;::Id: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad2&gt;&gt;::Id: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad3&gt;&gt;::Id: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad0&gt;&gt;::Mode: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad1&gt;&gt;::Mode: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad2&gt;&gt;::Mode: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;I as Map&lt;S, Pad3&gt;&gt;::Mode: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;S, P, M&gt; Send for Pad&lt;S, P, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;M as Map&lt;S, P&gt;&gt;::Id: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;M as Map&lt;S, P&gt;&gt;::Mode: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Sercom0","synthetic":true,"types":[]},{"text":"impl Send for Sercom1","synthetic":true,"types":[]},{"text":"impl Send for Sercom2","synthetic":true,"types":[]},{"text":"impl Send for Sercom3","synthetic":true,"types":[]},{"text":"impl Send for Sercom4","synthetic":true,"types":[]},{"text":"impl Send for Sercom5","synthetic":true,"types":[]},{"text":"impl Send for Sercom6","synthetic":true,"types":[]},{"text":"impl Send for Sercom7","synthetic":true,"types":[]},{"text":"impl Send for Pad0","synthetic":true,"types":[]},{"text":"impl Send for Pad1","synthetic":true,"types":[]},{"text":"impl Send for Pad2","synthetic":true,"types":[]},{"text":"impl Send for Pad3","synthetic":true,"types":[]},{"text":"impl Send for IoSet1","synthetic":true,"types":[]},{"text":"impl Send for IoSet2","synthetic":true,"types":[]},{"text":"impl Send for IoSet3","synthetic":true,"types":[]},{"text":"impl Send for IoSet4","synthetic":true,"types":[]},{"text":"impl Send for IoSet5","synthetic":true,"types":[]},{"text":"impl Send for IoSet6","synthetic":true,"types":[]},{"text":"impl&lt;TIM&gt; Send for SleepingDelay&lt;TIM&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Bps","synthetic":true,"types":[]},{"text":"impl Send for Hertz","synthetic":true,"types":[]},{"text":"impl Send for KiloHertz","synthetic":true,"types":[]},{"text":"impl Send for MegaHertz","synthetic":true,"types":[]},{"text":"impl Send for Seconds","synthetic":true,"types":[]},{"text":"impl Send for Milliseconds","synthetic":true,"types":[]},{"text":"impl Send for Microseconds","synthetic":true,"types":[]},{"text":"impl Send for Nanoseconds","synthetic":true,"types":[]},{"text":"impl Send for TimerParams","synthetic":true,"types":[]},{"text":"impl Send for GClock","synthetic":true,"types":[]},{"text":"impl Send for GenericClockController","synthetic":true,"types":[]},{"text":"impl Send for Tc0Tc1Clock","synthetic":true,"types":[]},{"text":"impl Send for Tcc0Tcc1Clock","synthetic":true,"types":[]},{"text":"impl Send for Tc2Tc3Clock","synthetic":true,"types":[]},{"text":"impl Send for Tcc2Tcc3Clock","synthetic":true,"types":[]},{"text":"impl Send for Tc4Tc5Clock","synthetic":true,"types":[]},{"text":"impl Send for Tcc4Clock","synthetic":true,"types":[]},{"text":"impl Send for Tc6Tc7Clock","synthetic":true,"types":[]},{"text":"impl Send for Sercom0CoreClock","synthetic":true,"types":[]},{"text":"impl Send for Sercom1CoreClock","synthetic":true,"types":[]},{"text":"impl Send for Sercom2CoreClock","synthetic":true,"types":[]},{"text":"impl Send for Sercom3CoreClock","synthetic":true,"types":[]},{"text":"impl Send for Sercom4CoreClock","synthetic":true,"types":[]},{"text":"impl Send for Sercom5CoreClock","synthetic":true,"types":[]},{"text":"impl Send for Sercom6CoreClock","synthetic":true,"types":[]},{"text":"impl Send for Sercom7CoreClock","synthetic":true,"types":[]},{"text":"impl Send for UsbClock","synthetic":true,"types":[]},{"text":"impl Send for Adc0Clock","synthetic":true,"types":[]},{"text":"impl Send for Adc1Clock","synthetic":true,"types":[]},{"text":"impl Send for EicClock","synthetic":true,"types":[]},{"text":"impl Send for FreqmMsrClock","synthetic":true,"types":[]},{"text":"impl Send for FreqmRefClock","synthetic":true,"types":[]},{"text":"impl Send for Evsys0Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys1Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys2Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys3Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys4Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys5Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys6Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys7Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys8Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys9Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys10Clock","synthetic":true,"types":[]},{"text":"impl Send for Evsys11Clock","synthetic":true,"types":[]},{"text":"impl Send for Can0Clock","synthetic":true,"types":[]},{"text":"impl Send for Can1Clock","synthetic":true,"types":[]},{"text":"impl Send for PdecClock","synthetic":true,"types":[]},{"text":"impl Send for AcClock","synthetic":true,"types":[]},{"text":"impl Send for CclClock","synthetic":true,"types":[]},{"text":"impl Send for DacClock","synthetic":true,"types":[]},{"text":"impl Send for I2S0Clock","synthetic":true,"types":[]},{"text":"impl Send for I2S1Clock","synthetic":true,"types":[]},{"text":"impl Send for Sdhc0Clock","synthetic":true,"types":[]},{"text":"impl Send for Sdhc1Clock","synthetic":true,"types":[]},{"text":"impl Send for Cm4TraceClock","synthetic":true,"types":[]},{"text":"impl Send for ClockId","synthetic":true,"types":[]},{"text":"impl Send for ConfigurableEIC","synthetic":true,"types":[]},{"text":"impl Send for EIC","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt0&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt1&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt2&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt3&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt4&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt5&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt6&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt7&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt8&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt9&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt10&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt11&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt12&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt13&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt14&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;GPIO&gt; Send for ExtInt15&lt;GPIO&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;GPIO: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for OneShot","synthetic":true,"types":[]},{"text":"impl Send for XIP","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for Qspi&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl Send for Command","synthetic":true,"types":[]},{"text":"impl&lt;TC&gt; Send for TimerCounter&lt;TC&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TC: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for SpinTimer","synthetic":true,"types":[]},{"text":"impl Send for Trng","synthetic":true,"types":[]},{"text":"impl Send for UsbBus","synthetic":true,"types":[]},{"text":"impl&lt;ADC, C&gt; Send for InterruptAdc&lt;ADC, C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;ADC: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;ADC&gt; Send for Adc&lt;ADC&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;ADC: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for SingleConversion","synthetic":true,"types":[]},{"text":"impl Send for FreeRunning","synthetic":true,"types":[]},{"text":"impl Send for Pwm0","synthetic":true,"types":[]},{"text":"impl Send for Pwm1","synthetic":true,"types":[]},{"text":"impl Send for Pwm2","synthetic":true,"types":[]},{"text":"impl Send for Pwm3","synthetic":true,"types":[]},{"text":"impl Send for Pwm4","synthetic":true,"types":[]},{"text":"impl Send for Pwm5","synthetic":true,"types":[]},{"text":"impl Send for Pwm6","synthetic":true,"types":[]},{"text":"impl Send for Pwm7","synthetic":true,"types":[]},{"text":"impl Send for Tcc0Pwm","synthetic":true,"types":[]},{"text":"impl Send for Tcc1Pwm","synthetic":true,"types":[]},{"text":"impl Send for Tcc2Pwm","synthetic":true,"types":[]},{"text":"impl Send for Tcc3Pwm","synthetic":true,"types":[]},{"text":"impl Send for Tcc4Pwm","synthetic":true,"types":[]},{"text":"impl Send for TC0Pinout","synthetic":true,"types":[]},{"text":"impl Send for TC1Pinout","synthetic":true,"types":[]},{"text":"impl Send for TC2Pinout","synthetic":true,"types":[]},{"text":"impl Send for TC3Pinout","synthetic":true,"types":[]},{"text":"impl Send for TC4Pinout","synthetic":true,"types":[]},{"text":"impl Send for TC5Pinout","synthetic":true,"types":[]},{"text":"impl Send for TC6Pinout","synthetic":true,"types":[]},{"text":"impl Send for TC7Pinout","synthetic":true,"types":[]},{"text":"impl Send for Channel","synthetic":true,"types":[]},{"text":"impl Send for TCC0Pinout","synthetic":true,"types":[]},{"text":"impl Send for TCC1Pinout","synthetic":true,"types":[]},{"text":"impl Send for TCC2Pinout","synthetic":true,"types":[]},{"text":"impl Send for TCC3Pinout","synthetic":true,"types":[]},{"text":"impl Send for TCC4Pinout","synthetic":true,"types":[]},{"text":"impl Send for Watchdog","synthetic":true,"types":[]},{"text":"impl Send for WatchdogTimeout","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; !Send for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Send for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["cortex_m"] = [{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for CsselrCacheType","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Comparator","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Stim","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for FpuAccessMode","synthetic":true,"types":[]},{"text":"impl Send for Exception","synthetic":true,"types":[]},{"text":"impl Send for VectActive","synthetic":true,"types":[]},{"text":"impl Send for SystemHandler","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for SystClkSource","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Control","synthetic":true,"types":[]},{"text":"impl Send for Npriv","synthetic":true,"types":[]},{"text":"impl Send for Spsel","synthetic":true,"types":[]},{"text":"impl Send for Fpca","synthetic":true,"types":[]},{"text":"impl Send for Faultmask","synthetic":true,"types":[]},{"text":"impl Send for Primask","synthetic":true,"types":[]},{"text":"impl Send for CBP","synthetic":false,"types":[]},{"text":"impl Send for CPUID","synthetic":false,"types":[]},{"text":"impl Send for DCB","synthetic":false,"types":[]},{"text":"impl Send for DWT","synthetic":false,"types":[]},{"text":"impl Send for FPB","synthetic":false,"types":[]},{"text":"impl Send for FPU","synthetic":false,"types":[]},{"text":"impl Send for ITM","synthetic":false,"types":[]},{"text":"impl Send for MPU","synthetic":false,"types":[]},{"text":"impl Send for NVIC","synthetic":false,"types":[]},{"text":"impl Send for SCB","synthetic":false,"types":[]},{"text":"impl Send for SYST","synthetic":false,"types":[]},{"text":"impl Send for TPIU","synthetic":false,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl Send for Direction","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Mode","synthetic":true,"types":[]},{"text":"impl Send for Polarity","synthetic":true,"types":[]},{"text":"impl Send for Phase","synthetic":true,"types":[]}];
implementors["generic_array"] = [{"text":"impl&lt;T, N&gt; Send for GenericArrayIter&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T:&nbsp;Send, N:&nbsp;ArrayLength&lt;T&gt;&gt; Send for GenericArray&lt;T, N&gt;","synthetic":false,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Send for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["rand_core"] = [{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl&lt;R:&nbsp;?Sized&gt; Send for BlockRng&lt;R&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;R: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;R as BlockRngCore&gt;::Results: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;R:&nbsp;?Sized&gt; Send for BlockRng64&lt;R&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;R: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;R as BlockRngCore&gt;::Results: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["typenum"] = [{"text":"impl Send for Greater","synthetic":true,"types":[]},{"text":"impl Send for Less","synthetic":true,"types":[]},{"text":"impl Send for Equal","synthetic":true,"types":[]},{"text":"impl Send for B0","synthetic":true,"types":[]},{"text":"impl Send for B1","synthetic":true,"types":[]},{"text":"impl&lt;U&gt; Send for PInt&lt;U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U&gt; Send for NInt&lt;U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Z0","synthetic":true,"types":[]},{"text":"impl Send for UTerm","synthetic":true,"types":[]},{"text":"impl&lt;U, B&gt; Send for UInt&lt;U, B&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;B: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for ATerm","synthetic":true,"types":[]},{"text":"impl&lt;V, A&gt; Send for TArr&lt;V, A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;V: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["usb_device"] = [{"text":"impl Send for UsbError","synthetic":true,"types":[]},{"text":"impl Send for UsbDirection","synthetic":true,"types":[]},{"text":"impl Send for Request","synthetic":true,"types":[]},{"text":"impl Send for RequestType","synthetic":true,"types":[]},{"text":"impl Send for Recipient","synthetic":true,"types":[]},{"text":"impl&lt;B&gt; Send for UsbBusAllocator&lt;B&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;B: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for InterfaceNumber","synthetic":true,"types":[]},{"text":"impl Send for StringIndex","synthetic":true,"types":[]},{"text":"impl Send for PollResult","synthetic":true,"types":[]},{"text":"impl&lt;'a, 'p, 'r, B&gt; Send for ControlIn&lt;'a, 'p, 'r, B&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, 'p, 'r, B&gt; Send for ControlOut&lt;'a, 'p, 'r, B&gt;","synthetic":true,"types":[]},{"text":"impl Send for Out","synthetic":true,"types":[]},{"text":"impl Send for In","synthetic":true,"types":[]},{"text":"impl&lt;'a, B, D&gt; Send for Endpoint&lt;'a, B, D&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;D: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for EndpointAddress","synthetic":true,"types":[]},{"text":"impl Send for EndpointType","synthetic":true,"types":[]},{"text":"impl&lt;'a, B&gt; !Send for UsbDeviceBuilder&lt;'a, B&gt;","synthetic":true,"types":[]},{"text":"impl Send for UsbVidPid","synthetic":true,"types":[]},{"text":"impl&lt;'a, B&gt; Send for UsbDevice&lt;'a, B&gt;","synthetic":true,"types":[]},{"text":"impl Send for UsbDeviceState","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DescriptorWriter&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'w, 'a&gt; Send for BosWriter&lt;'w, 'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, B&gt; Send for TestClass&lt;'a, B&gt;","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Send for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Send for Void","synthetic":true,"types":[]}];
implementors["volatile_register"] = [{"text":"impl&lt;T&gt; Send for RO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for RW&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for WO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()