Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 19 18:33:01 2024
| Host         : QroScott running 64-bit major release  (build 9200)
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (253)
5. checking no_input_delay (44)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There are 191 register/latch pins with no clock driven by root clock pin: linienmodule_decimate_output_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: linienmodule_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (253)
--------------------------------------------------
 There are 253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.538   -17742.549                   8760                32309        0.022        0.000                      0                32309        1.500        0.000                       0                 11304  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk125_p    {0.000 4.000}        8.000           125.000         
  clk_1     {0.000 2.000}        4.000           250.000         
  clk_2     {0.000 4.000}        8.000           125.000         
  clk_fb    {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 2.000}        4.000           250.000         
clk_fpga_2  {0.000 10.000}       20.000          50.000          
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p                                                                                                                                                        2.000        0.000                       0                     2  
  clk_1             1.071        0.000                      0                   80        0.266        0.000                      0                   80        1.500        0.000                       0                    84  
  clk_2            -7.538   -17742.518                   8759                31307        0.022        0.000                      0                31307        3.500        0.000                       0                 10970  
  clk_fb                                                                                                                                                        5.845        0.000                       0                     3  
clk_fpga_0          0.844        0.000                      0                  513        0.089        0.000                      0                  513        3.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_2         clk_1               0.245        0.000                      0                   64        0.084        0.000                      0                   64  
clk_fpga_0    clk_2              -1.625       -4.929                     12                  732        0.144        0.000                      0                  732  
clk_2         clk_fpga_0         -0.032       -0.032                      1                   34        0.381        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_p
  To Clock:  clk125_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1
  To Clock:  clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 linienmodule_decimate_decimation_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_output_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.158ns (40.314%)  route 1.714ns (59.686%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 8.412 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.674     4.835    sys_double_clk
    SLICE_X16Y44         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  linienmodule_decimate_decimation_counter_reg[7]/Q
                         net (fo=2, routed)           1.222     6.575    data7
    SLICE_X18Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  linienmodule_decimate_output_i_7/O
                         net (fo=1, routed)           0.000     6.699    linienmodule_decimate_output_i_7_n_0
    SLICE_X18Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     6.916 r  linienmodule_decimate_output_reg_i_3/O
                         net (fo=1, routed)           0.492     7.409    linienmodule_decimate_output_reg_i_3_n_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I3_O)        0.299     7.708 r  linienmodule_decimate_output_i_1/O
                         net (fo=1, routed)           0.000     7.708    linienmodule_decimate_output_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  linienmodule_decimate_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.500     8.412    sys_double_clk
    SLICE_X18Y45         FDRE                                         r  linienmodule_decimate_output_reg/C
                         clock pessimism              0.398     8.810    
                         clock uncertainty           -0.063     8.747    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)        0.031     8.778    linienmodule_decimate_output_reg
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 linienmodule_decimate_decimation_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_decimation_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.732ns (70.056%)  route 0.740ns (29.944%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 8.412 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.674     4.835    sys_double_clk
    SLICE_X16Y43         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  linienmodule_decimate_decimation_counter_reg[1]/Q
                         net (fo=2, routed)           0.740     6.093    data1__0
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.750 r  linienmodule_decimate_decimation_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    linienmodule_decimate_decimation_counter_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  linienmodule_decimate_decimation_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    linienmodule_decimate_decimation_counter_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  linienmodule_decimate_decimation_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    linienmodule_decimate_decimation_counter_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  linienmodule_decimate_decimation_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.307    linienmodule_decimate_decimation_counter_reg[12]_i_1_n_6
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.500     8.412    sys_double_clk
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[13]/C
                         clock pessimism              0.398     8.810    
                         clock uncertainty           -0.063     8.747    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.109     8.856    linienmodule_decimate_decimation_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 linienmodule_decimate_decimation_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_decimation_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 1.724ns (69.959%)  route 0.740ns (30.041%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 8.412 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.674     4.835    sys_double_clk
    SLICE_X16Y43         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  linienmodule_decimate_decimation_counter_reg[1]/Q
                         net (fo=2, routed)           0.740     6.093    data1__0
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.750 r  linienmodule_decimate_decimation_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    linienmodule_decimate_decimation_counter_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  linienmodule_decimate_decimation_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    linienmodule_decimate_decimation_counter_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  linienmodule_decimate_decimation_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    linienmodule_decimate_decimation_counter_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.299 r  linienmodule_decimate_decimation_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.299    linienmodule_decimate_decimation_counter_reg[12]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.500     8.412    sys_double_clk
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[15]/C
                         clock pessimism              0.398     8.810    
                         clock uncertainty           -0.063     8.747    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.109     8.856    linienmodule_decimate_decimation_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 linienmodule_deltasigma2_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.472ns (69.023%)  route 0.661ns (30.977%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.668     4.829    sys_double_clk
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456     5.285 r  linienmodule_deltasigma2_sigma_reg[1]/Q
                         net (fo=1, routed)           0.661     5.946    linienmodule_deltasigma2_sigma[1]
    SLICE_X22Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.070 r  linienmodule_deltasigma2_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.070    linienmodule_deltasigma2_sigma[3]_i_4_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.620 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  linienmodule_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.734    linienmodule_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  linienmodule_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    linienmodule_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  linienmodule_deltasigma2_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    linienmodule_deltasigma2_sigma_reg[15]_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[15]/C
                         clock pessimism              0.398     8.805    
                         clock uncertainty           -0.063     8.742    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.198     8.544    linienmodule_deltasigma2_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 linienmodule_deltasigma1_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma1_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.526ns (70.029%)  route 0.653ns (29.971%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.669     4.830    sys_double_clk
    SLICE_X24Y43         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  linienmodule_deltasigma1_sigma_reg[1]/Q
                         net (fo=1, routed)           0.653     6.001    linienmodule_deltasigma1_sigma[1]
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.125 r  linienmodule_deltasigma1_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.125    linienmodule_deltasigma1_sigma[3]_i_4_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.658 r  linienmodule_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.658    linienmodule_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  linienmodule_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    linienmodule_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  linienmodule_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    linienmodule_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  linienmodule_deltasigma1_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    linienmodule_deltasigma1_sigma_reg[15]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[15]/C
                         clock pessimism              0.398     8.805    
                         clock uncertainty           -0.063     8.742    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)       -0.150     8.592    linienmodule_deltasigma1_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 linienmodule_deltasigma3_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma3_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.472ns (69.202%)  route 0.655ns (30.798%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.668     4.829    sys_double_clk
    SLICE_X25Y42         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456     5.285 r  linienmodule_deltasigma3_sigma_reg[1]/Q
                         net (fo=1, routed)           0.655     5.940    linienmodule_deltasigma3_sigma[1]
    SLICE_X25Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.064 r  linienmodule_deltasigma3_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.064    linienmodule_deltasigma3_sigma[3]_i_4_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.614 r  linienmodule_deltasigma3_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    linienmodule_deltasigma3_sigma_reg[3]_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  linienmodule_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.728    linienmodule_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  linienmodule_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    linienmodule_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  linienmodule_deltasigma3_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.956    linienmodule_deltasigma3_sigma_reg[15]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[15]/C
                         clock pessimism              0.398     8.805    
                         clock uncertainty           -0.063     8.742    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)       -0.198     8.544    linienmodule_deltasigma3_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 linienmodule_deltasigma2_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.692ns (71.920%)  route 0.661ns (28.080%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.668     4.829    sys_double_clk
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456     5.285 r  linienmodule_deltasigma2_sigma_reg[1]/Q
                         net (fo=1, routed)           0.661     5.946    linienmodule_deltasigma2_sigma[1]
    SLICE_X22Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.070 r  linienmodule_deltasigma2_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.070    linienmodule_deltasigma2_sigma[3]_i_4_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.620 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  linienmodule_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.734    linienmodule_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  linienmodule_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    linienmodule_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.182 r  linienmodule_deltasigma2_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.182    linienmodule_deltasigma2_sigma_reg[15]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[13]/C
                         clock pessimism              0.398     8.805    
                         clock uncertainty           -0.063     8.742    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062     8.804    linienmodule_deltasigma2_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 linienmodule_deltasigma3_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma3_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.692ns (72.089%)  route 0.655ns (27.911%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.668     4.829    sys_double_clk
    SLICE_X25Y42         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456     5.285 r  linienmodule_deltasigma3_sigma_reg[1]/Q
                         net (fo=1, routed)           0.655     5.940    linienmodule_deltasigma3_sigma[1]
    SLICE_X25Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.064 r  linienmodule_deltasigma3_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.064    linienmodule_deltasigma3_sigma[3]_i_4_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.614 r  linienmodule_deltasigma3_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    linienmodule_deltasigma3_sigma_reg[3]_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  linienmodule_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.728    linienmodule_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  linienmodule_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    linienmodule_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.176 r  linienmodule_deltasigma3_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.176    linienmodule_deltasigma3_sigma_reg[15]_i_1_n_6
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[13]/C
                         clock pessimism              0.398     8.805    
                         clock uncertainty           -0.063     8.742    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)        0.062     8.804    linienmodule_deltasigma3_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 linienmodule_decimate_decimation_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_decimation_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.648ns (69.003%)  route 0.740ns (30.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 8.412 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.674     4.835    sys_double_clk
    SLICE_X16Y43         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  linienmodule_decimate_decimation_counter_reg[1]/Q
                         net (fo=2, routed)           0.740     6.093    data1__0
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.750 r  linienmodule_decimate_decimation_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    linienmodule_decimate_decimation_counter_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  linienmodule_decimate_decimation_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    linienmodule_decimate_decimation_counter_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  linienmodule_decimate_decimation_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    linienmodule_decimate_decimation_counter_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.223 r  linienmodule_decimate_decimation_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.223    linienmodule_decimate_decimation_counter_reg[12]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.500     8.412    sys_double_clk
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[14]/C
                         clock pessimism              0.398     8.810    
                         clock uncertainty           -0.063     8.747    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.109     8.856    linienmodule_decimate_decimation_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 linienmodule_deltasigma0_sigma_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.732ns (72.617%)  route 0.653ns (27.383%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.477 - 4.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=82, routed)          1.746     4.907    sys_double_clk
    SLICE_X42Y16         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.425 r  linienmodule_deltasigma0_sigma_reg[2]/Q
                         net (fo=1, routed)           0.653     6.078    linienmodule_deltasigma0_sigma[2]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.202 r  linienmodule_deltasigma0_sigma[4]_i_4/O
                         net (fo=1, routed)           0.000     6.202    linienmodule_deltasigma0_sigma[4]_i_4_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.735 r  linienmodule_deltasigma0_sigma_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.735    linienmodule_deltasigma0_sigma_reg[4]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  linienmodule_deltasigma0_sigma_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    linienmodule_deltasigma0_sigma_reg[8]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.292 r  linienmodule_deltasigma0_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.292    linienmodule_deltasigma0_sigma_reg[15]_i_1_n_6
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.565     8.477    sys_double_clk
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[14]/C
                         clock pessimism              0.402     8.879    
                         clock uncertainty           -0.063     8.816    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.109     8.925    linienmodule_deltasigma0_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  1.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 linienmodule_decimate_decimation_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_decimation_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.563     1.618    sys_double_clk
    SLICE_X16Y45         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.782 r  linienmodule_decimate_decimation_counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.908    data10
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.018 r  linienmodule_decimate_decimation_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.018    linienmodule_decimate_decimation_counter_reg[8]_i_1_n_5
    SLICE_X16Y45         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.831     1.977    sys_double_clk
    SLICE_X16Y45         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[10]/C
                         clock pessimism             -0.359     1.618    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.134     1.752    linienmodule_decimate_decimation_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 linienmodule_decimate_decimation_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_decimation_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.563     1.618    sys_double_clk
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.164     1.782 r  linienmodule_decimate_decimation_counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.909    data14
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.019 r  linienmodule_decimate_decimation_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    linienmodule_decimate_decimation_counter_reg[12]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.831     1.977    sys_double_clk
    SLICE_X16Y46         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[14]/C
                         clock pessimism             -0.359     1.618    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.134     1.752    linienmodule_decimate_decimation_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma1_sigma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma1_sigma_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.560     1.615    sys_double_clk
    SLICE_X24Y45         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  linienmodule_deltasigma1_sigma_reg[11]/Q
                         net (fo=1, routed)           0.137     1.916    linienmodule_deltasigma1_sigma[11]
    SLICE_X24Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.961 r  linienmodule_deltasigma1_sigma[11]_i_2/O
                         net (fo=1, routed)           0.000     1.961    linienmodule_deltasigma1_sigma[11]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.025 r  linienmodule_deltasigma1_sigma_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    linienmodule_deltasigma1_sigma_reg[11]_i_1_n_4
    SLICE_X24Y45         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X24Y45         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[11]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.134     1.749    linienmodule_deltasigma1_sigma_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma1_sigma_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma1_sigma_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.560     1.615    sys_double_clk
    SLICE_X24Y43         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  linienmodule_deltasigma1_sigma_reg[3]/Q
                         net (fo=1, routed)           0.137     1.916    linienmodule_deltasigma1_sigma[3]
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.961 r  linienmodule_deltasigma1_sigma[3]_i_2/O
                         net (fo=1, routed)           0.000     1.961    linienmodule_deltasigma1_sigma[3]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.025 r  linienmodule_deltasigma1_sigma_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    linienmodule_deltasigma1_sigma_reg[3]_i_1_n_4
    SLICE_X24Y43         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X24Y43         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[3]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.134     1.749    linienmodule_deltasigma1_sigma_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma1_sigma_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma1_sigma_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.560     1.615    sys_double_clk
    SLICE_X24Y44         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  linienmodule_deltasigma1_sigma_reg[7]/Q
                         net (fo=1, routed)           0.137     1.916    linienmodule_deltasigma1_sigma[7]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.961 r  linienmodule_deltasigma1_sigma[7]_i_2/O
                         net (fo=1, routed)           0.000     1.961    linienmodule_deltasigma1_sigma[7]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.025 r  linienmodule_deltasigma1_sigma_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    linienmodule_deltasigma1_sigma_reg[7]_i_1_n_4
    SLICE_X24Y44         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X24Y44         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[7]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X24Y44         FDRE (Hold_fdre_C_D)         0.134     1.749    linienmodule_deltasigma1_sigma_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma0_sigma_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.585     1.640    sys_double_clk
    SLICE_X42Y18         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  linienmodule_deltasigma0_sigma_reg[12]/Q
                         net (fo=1, routed)           0.137     1.941    linienmodule_deltasigma0_sigma[12]
    SLICE_X42Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  linienmodule_deltasigma0_sigma[12]_i_2/O
                         net (fo=1, routed)           0.000     1.986    linienmodule_deltasigma0_sigma[12]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.050 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_4
    SLICE_X42Y18         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.852     1.998    sys_double_clk
    SLICE_X42Y18         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[12]/C
                         clock pessimism             -0.358     1.640    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.134     1.774    linienmodule_deltasigma0_sigma_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma0_sigma_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.587     1.642    sys_double_clk
    SLICE_X42Y16         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  linienmodule_deltasigma0_sigma_reg[4]/Q
                         net (fo=1, routed)           0.137     1.943    linienmodule_deltasigma0_sigma[4]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.988 r  linienmodule_deltasigma0_sigma[4]_i_2/O
                         net (fo=1, routed)           0.000     1.988    linienmodule_deltasigma0_sigma[4]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.052 r  linienmodule_deltasigma0_sigma_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    linienmodule_deltasigma0_sigma_reg[4]_i_1_n_4
    SLICE_X42Y16         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.854     2.000    sys_double_clk
    SLICE_X42Y16         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[4]/C
                         clock pessimism             -0.358     1.642    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.134     1.776    linienmodule_deltasigma0_sigma_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma0_sigma_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.569%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.586     1.641    sys_double_clk
    SLICE_X42Y17         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  linienmodule_deltasigma0_sigma_reg[8]/Q
                         net (fo=1, routed)           0.137     1.942    linienmodule_deltasigma0_sigma[8]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.987 r  linienmodule_deltasigma0_sigma[8]_i_2/O
                         net (fo=1, routed)           0.000     1.987    linienmodule_deltasigma0_sigma[8]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.051 r  linienmodule_deltasigma0_sigma_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    linienmodule_deltasigma0_sigma_reg[8]_i_1_n_4
    SLICE_X42Y17         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.853     1.999    sys_double_clk
    SLICE_X42Y17         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[8]/C
                         clock pessimism             -0.358     1.641    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.134     1.775    linienmodule_deltasigma0_sigma_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 linienmodule_decimate_decimation_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_decimation_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.563     1.618    sys_double_clk
    SLICE_X16Y45         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.782 r  linienmodule_decimate_decimation_counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.908    data10
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.054 r  linienmodule_decimate_decimation_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.054    linienmodule_decimate_decimation_counter_reg[8]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.831     1.977    sys_double_clk
    SLICE_X16Y45         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[11]/C
                         clock pessimism             -0.359     1.618    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.134     1.752    linienmodule_decimate_decimation_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma3_sigma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma3_sigma_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=82, routed)          0.560     1.615    sys_double_clk
    SLICE_X25Y44         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  linienmodule_deltasigma3_sigma_reg[11]/Q
                         net (fo=1, routed)           0.158     1.914    linienmodule_deltasigma3_sigma[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.959 r  linienmodule_deltasigma3_sigma[11]_i_2/O
                         net (fo=1, routed)           0.000     1.959    linienmodule_deltasigma3_sigma[11]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.022 r  linienmodule_deltasigma3_sigma_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    linienmodule_deltasigma3_sigma_reg[11]_i_1_n_4
    SLICE_X25Y44         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X25Y44         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[11]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.105     1.720    linienmodule_deltasigma3_sigma_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   BUFG_3/I
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ODDR_1/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X16Y43    linienmodule_decimate_decimation_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y43    linienmodule_decimate_decimation_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y43    linienmodule_decimate_decimation_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y43    linienmodule_decimate_decimation_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y43    linienmodule_decimate_decimation_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y45    linienmodule_decimate_decimation_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X16Y46    linienmodule_decimate_decimation_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_2

Setup :         8759  Failing Endpoints,  Worst Slack       -7.538ns,  Total Violation   -17742.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.538ns  (required time - arrival time)
  Source:                 linienmodule_raw_acquisition_iir_a2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_zr10_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 7.087ns (45.802%)  route 8.386ns (54.198%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.669     4.830    sys_clk
    SLICE_X11Y92         FDRE                                         r  linienmodule_raw_acquisition_iir_a2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.456     5.286 r  linienmodule_raw_acquisition_iir_a2_reg[3]/Q
                         net (fo=60, routed)          1.274     6.560    linienmodule_raw_acquisition_iir_a2[3]
    SLICE_X16Y93         LUT6 (Prop_lut6_I4_O)        0.124     6.684 r  linienmodule_raw_acquisition_iir_zr10[19]_i_117/O
                         net (fo=1, routed)           1.067     7.751    linienmodule_raw_acquisition_iir_zr10[19]_i_117_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.147 r  linienmodule_raw_acquisition_iir_zr10_reg[19]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.147    linienmodule_raw_acquisition_iir_zr10_reg[19]_i_62_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.264 r  linienmodule_raw_acquisition_iir_zr10_reg[19]_i_59/CO[3]
                         net (fo=1, routed)           0.000     8.264    linienmodule_raw_acquisition_iir_zr10_reg[19]_i_59_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.587 r  linienmodule_raw_acquisition_iir_zr10_reg[35]_i_84/O[1]
                         net (fo=3, routed)           0.985     9.572    linienmodule_raw_acquisition_iir_zr10_reg[35]_i_84_n_6
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.306     9.878 r  linienmodule_raw_acquisition_iir_zr10[31]_i_37/O
                         net (fo=1, routed)           0.713    10.591    linienmodule_raw_acquisition_iir_zr10[31]_i_37_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.989 r  linienmodule_raw_acquisition_iir_zr10_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.989    linienmodule_raw_acquisition_iir_zr10_reg[31]_i_30_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.323 r  linienmodule_raw_acquisition_iir_zr10_reg[35]_i_30/O[1]
                         net (fo=3, routed)           1.235    12.558    linienmodule_raw_acquisition_iir_zr10_reg[35]_i_30_n_6
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.303    12.861 r  linienmodule_raw_acquisition_iir_zr10[31]_i_15/O
                         net (fo=1, routed)           0.475    13.336    linienmodule_raw_acquisition_iir_zr10[31]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.740 r  linienmodule_raw_acquisition_iir_zr10_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.740    linienmodule_raw_acquisition_iir_zr10_reg[31]_i_12_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  linienmodule_raw_acquisition_iir_zr10_reg[35]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.857    linienmodule_raw_acquisition_iir_zr10_reg[35]_i_12_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  linienmodule_raw_acquisition_iir_zr10_reg[39]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.974    linienmodule_raw_acquisition_iir_zr10_reg[39]_i_12_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.297 r  linienmodule_raw_acquisition_iir_zr10_reg[43]_i_12/O[1]
                         net (fo=1, routed)           0.907    15.205    linienmodule_raw_acquisition_iir_zr10_reg[43]_i_12_n_6
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    16.044 r  linienmodule_raw_acquisition_iir_zr10_reg[43]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.044    linienmodule_raw_acquisition_iir_zr10_reg[43]_i_7_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  linienmodule_raw_acquisition_iir_zr10_reg[47]_i_7/O[1]
                         net (fo=2, routed)           1.086    17.453    PCIN[41]
    SLICE_X3Y95          LUT2 (Prop_lut2_I0_O)        0.306    17.759 r  linienmodule_raw_acquisition_iir_zr10[47]_i_11/O
                         net (fo=1, routed)           0.000    17.759    linienmodule_raw_acquisition_iir_zr10[47]_i_11_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.291 r  linienmodule_raw_acquisition_iir_zr10_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.291    linienmodule_raw_acquisition_iir_zr10_reg[47]_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.625 r  linienmodule_raw_acquisition_iir_zr10_reg[49]_i_5/O[1]
                         net (fo=1, routed)           0.643    19.268    linienmodule_raw_acquisition_iir_z90[46]
    SLICE_X7Y97          LUT2 (Prop_lut2_I1_O)        0.303    19.571 r  linienmodule_raw_acquisition_iir_zr10[47]_i_3/O
                         net (fo=1, routed)           0.000    19.571    linienmodule_raw_acquisition_iir_zr10[47]_i_3_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.969 r  linienmodule_raw_acquisition_iir_zr10_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.969    linienmodule_raw_acquisition_iir_zr10_reg[47]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.303 r  linienmodule_raw_acquisition_iir_zr10_reg[49]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.303    linienmodule_raw_acquisition_iir_z9[49]
    SLICE_X7Y98          FDRE                                         r  linienmodule_raw_acquisition_iir_zr10_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.497    12.409    sys_clk
    SLICE_X7Y98          FDRE                                         r  linienmodule_raw_acquisition_iir_zr10_reg[49]/C
                         clock pessimism              0.363    12.772    
                         clock uncertainty           -0.069    12.703    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.062    12.765    linienmodule_raw_acquisition_iir_zr10_reg[49]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -7.538    

Slack (VIOLATED) :        -7.511ns  (required time - arrival time)
  Source:                 linienmodule_chain_a_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.225ns  (logic 5.829ns (38.286%)  route 9.396ns (61.714%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.646     4.807    sys_clk
    SLICE_X30Y72         FDRE                                         r  linienmodule_chain_a_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.325 r  linienmodule_chain_a_factor_storage_full_reg[2]/Q
                         net (fo=51, routed)          1.668     6.993    linienmodule_chain_a_factor_storage_full_reg_n_0_[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  linienmodule_raw_acquisition_iir_z50_i_604/O
                         net (fo=2, routed)           0.919     8.037    linienmodule_raw_acquisition_iir_z50_i_604_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.422 r  linienmodule_raw_acquisition_iir_z50_i_400/CO[3]
                         net (fo=1, routed)           0.000     8.422    linienmodule_raw_acquisition_iir_z50_i_400_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  linienmodule_raw_acquisition_iir_z50_i_366/CO[3]
                         net (fo=1, routed)           0.000     8.536    linienmodule_raw_acquisition_iir_z50_i_366_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  linienmodule_raw_acquisition_iir_z50_i_314/O[1]
                         net (fo=1, routed)           0.617     9.487    linienmodule_raw_acquisition_iir_z50_i_314_n_6
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.323 r  linienmodule_raw_acquisition_iir_z50_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.323    linienmodule_raw_acquisition_iir_z50_i_245_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.646 r  linienmodule_raw_acquisition_iir_z50_i_242/O[1]
                         net (fo=3, routed)           0.631    11.277    linienmodule_raw_acquisition_iir_z50_i_242_n_6
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.306    11.583 r  linienmodule_raw_acquisition_iir_z50_i_137/O
                         net (fo=1, routed)           0.731    12.314    linienmodule_raw_acquisition_iir_z50_i_137_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.712 r  linienmodule_raw_acquisition_iir_z50_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.712    linienmodule_raw_acquisition_iir_z50_i_99_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  linienmodule_raw_acquisition_iir_z40__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.826    linienmodule_raw_acquisition_iir_z40__0_i_34_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.048 r  linienmodule_raw_acquisition_iir_z40__0_i_28/O[0]
                         net (fo=5, routed)           1.215    14.263    linienmodule_raw_acquisition_iir_z40__0_i_28_n_7
    SLICE_X25Y71         LUT5 (Prop_lut5_I1_O)        0.299    14.562 r  linienmodule_raw_acquisition_iir_z40__0_i_15/O
                         net (fo=2, routed)           0.777    15.339    linienmodule_raw_acquisition_iir_z40__0_i_15_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  linienmodule_raw_acquisition_iir_z40__0_i_19/O
                         net (fo=1, routed)           0.000    15.463    linienmodule_raw_acquisition_iir_z40__0_i_19_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.010 r  linienmodule_raw_acquisition_iir_z40__0_i_10/O[2]
                         net (fo=4, routed)           0.892    16.902    linienmodule_mixed[34]
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.302    17.204 r  linienmodule_raw_acquisition_iir_z50_i_37/O
                         net (fo=1, routed)           0.000    17.204    linienmodule_raw_acquisition_iir_z50_i_37_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.774 r  linienmodule_raw_acquisition_iir_z50_i_19/CO[2]
                         net (fo=31, routed)          0.877    18.651    linienmodule_limit_error_signal_limit_y1
    SLICE_X26Y78         LUT5 (Prop_lut5_I3_O)        0.313    18.964 r  linienmodule_raw_acquisition_iir_z40__0_i_4/O
                         net (fo=7, routed)           1.068    20.032    linienmodule_limit_error_signal_limit_y[22]
    SLICE_X20Y81         FDRE                                         r  linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.479    12.391    sys_clk
    SLICE_X20Y81         FDRE                                         r  linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_2/C
                         clock pessimism              0.263    12.654    
                         clock uncertainty           -0.069    12.585    
    SLICE_X20Y81         FDRE (Setup_fdre_C_D)       -0.064    12.521    linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                 -7.511    

Slack (VIOLATED) :        -7.510ns  (required time - arrival time)
  Source:                 linienmodule_raw_acquisition_iir_a3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_zr9_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.381ns  (logic 7.443ns (48.392%)  route 7.938ns (51.608%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.724     4.885    sys_clk
    SLICE_X37Y72         FDRE                                         r  linienmodule_raw_acquisition_iir_a3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.456     5.341 r  linienmodule_raw_acquisition_iir_a3_reg[1]/Q
                         net (fo=59, routed)          1.812     7.153    linienmodule_raw_acquisition_iir_a3[1]
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.277 r  linienmodule_raw_acquisition_iir_zr9[19]_i_126/O
                         net (fo=2, routed)           0.673     7.951    linienmodule_raw_acquisition_iir_zr9[19]_i_126_n_0
    SLICE_X16Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.075 r  linienmodule_raw_acquisition_iir_zr9[19]_i_130/O
                         net (fo=1, routed)           0.000     8.075    linienmodule_raw_acquisition_iir_zr9[19]_i_130_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.608 r  linienmodule_raw_acquisition_iir_zr9_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.608    linienmodule_raw_acquisition_iir_zr9_reg[19]_i_63_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.725 r  linienmodule_raw_acquisition_iir_zr9_reg[19]_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.725    linienmodule_raw_acquisition_iir_zr9_reg[19]_i_60_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.842 r  linienmodule_raw_acquisition_iir_zr9_reg[35]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.842    linienmodule_raw_acquisition_iir_zr9_reg[35]_i_85_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.959 r  linienmodule_raw_acquisition_iir_zr9_reg[39]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.959    linienmodule_raw_acquisition_iir_zr9_reg[39]_i_85_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.076 r  linienmodule_raw_acquisition_iir_zr9_reg[43]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.076    linienmodule_raw_acquisition_iir_zr9_reg[43]_i_85_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.193    linienmodule_raw_acquisition_iir_zr9_reg[49]_i_182_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.412 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_175/O[0]
                         net (fo=2, routed)           1.258    10.669    linienmodule_raw_acquisition_iir_zr9_reg[49]_i_175_n_7
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.321    10.990 r  linienmodule_raw_acquisition_iir_zr9[49]_i_141/O
                         net (fo=2, routed)           0.586    11.577    linienmodule_raw_acquisition_iir_zr9[49]_i_141_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.286 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.286    linienmodule_raw_acquisition_iir_zr9_reg[49]_i_90_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.508 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_87/O[0]
                         net (fo=2, routed)           0.996    13.503    linienmodule_raw_acquisition_iir_zr9_reg[49]_i_87_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.325    13.828 r  linienmodule_raw_acquisition_iir_zr9[49]_i_41/O
                         net (fo=2, routed)           0.469    14.297    linienmodule_raw_acquisition_iir_zr9[49]_i_41_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.326    14.623 r  linienmodule_raw_acquisition_iir_zr9[49]_i_45/O
                         net (fo=1, routed)           0.000    14.623    linienmodule_raw_acquisition_iir_zr9[49]_i_45_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.263 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_24/O[3]
                         net (fo=5, routed)           0.595    15.859    linienmodule_raw_acquisition_iir_zr9_reg[49]_i_24_n_4
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    16.541 r  linienmodule_raw_acquisition_iir_zr9_reg[47]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.541    linienmodule_raw_acquisition_iir_zr9_reg[47]_i_7_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.864 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_9/O[1]
                         net (fo=2, routed)           0.764    17.627    PCIN__0[45]
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.306    17.933 r  linienmodule_raw_acquisition_iir_zr9[49]_i_13/O
                         net (fo=1, routed)           0.000    17.933    linienmodule_raw_acquisition_iir_zr9[49]_i_13_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.480 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_5/O[2]
                         net (fo=1, routed)           0.785    19.265    linienmodule_raw_acquisition_iir_z80[47]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.302    19.567 r  linienmodule_raw_acquisition_iir_zr9[47]_i_2/O
                         net (fo=1, routed)           0.000    19.567    linienmodule_raw_acquisition_iir_zr9[47]_i_2_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.943 r  linienmodule_raw_acquisition_iir_zr9_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.943    linienmodule_raw_acquisition_iir_zr9_reg[47]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.266 r  linienmodule_raw_acquisition_iir_zr9_reg[49]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.266    linienmodule_raw_acquisition_iir_z8[49]
    SLICE_X4Y94          FDRE                                         r  linienmodule_raw_acquisition_iir_zr9_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.541    12.453    sys_clk
    SLICE_X4Y94          FDRE                                         r  linienmodule_raw_acquisition_iir_zr9_reg[49]/C
                         clock pessimism              0.263    12.716    
                         clock uncertainty           -0.069    12.647    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.109    12.756    linienmodule_raw_acquisition_iir_zr9_reg[49]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -20.266    
  -------------------------------------------------------------------
                         slack                                 -7.510    

Slack (VIOLATED) :        -7.491ns  (required time - arrival time)
  Source:                 linienmodule_chain_a_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_z50_i_7_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.357ns  (logic 5.829ns (37.956%)  route 9.528ns (62.044%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.646     4.807    sys_clk
    SLICE_X30Y72         FDRE                                         r  linienmodule_chain_a_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.325 r  linienmodule_chain_a_factor_storage_full_reg[2]/Q
                         net (fo=51, routed)          1.668     6.993    linienmodule_chain_a_factor_storage_full_reg_n_0_[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  linienmodule_raw_acquisition_iir_z50_i_604/O
                         net (fo=2, routed)           0.919     8.037    linienmodule_raw_acquisition_iir_z50_i_604_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.422 r  linienmodule_raw_acquisition_iir_z50_i_400/CO[3]
                         net (fo=1, routed)           0.000     8.422    linienmodule_raw_acquisition_iir_z50_i_400_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  linienmodule_raw_acquisition_iir_z50_i_366/CO[3]
                         net (fo=1, routed)           0.000     8.536    linienmodule_raw_acquisition_iir_z50_i_366_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  linienmodule_raw_acquisition_iir_z50_i_314/O[1]
                         net (fo=1, routed)           0.617     9.487    linienmodule_raw_acquisition_iir_z50_i_314_n_6
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.323 r  linienmodule_raw_acquisition_iir_z50_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.323    linienmodule_raw_acquisition_iir_z50_i_245_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.646 r  linienmodule_raw_acquisition_iir_z50_i_242/O[1]
                         net (fo=3, routed)           0.631    11.277    linienmodule_raw_acquisition_iir_z50_i_242_n_6
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.306    11.583 r  linienmodule_raw_acquisition_iir_z50_i_137/O
                         net (fo=1, routed)           0.731    12.314    linienmodule_raw_acquisition_iir_z50_i_137_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.712 r  linienmodule_raw_acquisition_iir_z50_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.712    linienmodule_raw_acquisition_iir_z50_i_99_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  linienmodule_raw_acquisition_iir_z40__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.826    linienmodule_raw_acquisition_iir_z40__0_i_34_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.048 r  linienmodule_raw_acquisition_iir_z40__0_i_28/O[0]
                         net (fo=5, routed)           1.215    14.263    linienmodule_raw_acquisition_iir_z40__0_i_28_n_7
    SLICE_X25Y71         LUT5 (Prop_lut5_I1_O)        0.299    14.562 r  linienmodule_raw_acquisition_iir_z40__0_i_15/O
                         net (fo=2, routed)           0.777    15.339    linienmodule_raw_acquisition_iir_z40__0_i_15_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  linienmodule_raw_acquisition_iir_z40__0_i_19/O
                         net (fo=1, routed)           0.000    15.463    linienmodule_raw_acquisition_iir_z40__0_i_19_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.010 r  linienmodule_raw_acquisition_iir_z40__0_i_10/O[2]
                         net (fo=4, routed)           0.892    16.902    linienmodule_mixed[34]
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.302    17.204 r  linienmodule_raw_acquisition_iir_z50_i_37/O
                         net (fo=1, routed)           0.000    17.204    linienmodule_raw_acquisition_iir_z50_i_37_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.774 r  linienmodule_raw_acquisition_iir_z50_i_19/CO[2]
                         net (fo=31, routed)          0.753    18.527    linienmodule_limit_error_signal_limit_y1
    SLICE_X30Y82         LUT5 (Prop_lut5_I3_O)        0.313    18.840 r  linienmodule_raw_acquisition_iir_z50_i_7/O
                         net (fo=7, routed)           1.324    20.164    linienmodule_limit_error_signal_limit_y[10]
    SLICE_X32Y97         FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_7_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.491    12.403    sys_clk
    SLICE_X32Y97         FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_7_psdsp_2/C
                         clock pessimism              0.363    12.766    
                         clock uncertainty           -0.069    12.697    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)       -0.024    12.673    linienmodule_raw_acquisition_iir_z50_i_7_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -20.164    
  -------------------------------------------------------------------
                         slack                                 -7.491    

Slack (VIOLATED) :        -7.482ns  (required time - arrival time)
  Source:                 linienmodule_chain_a_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_z50_i_5_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.285ns  (logic 5.829ns (38.136%)  route 9.456ns (61.864%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.646     4.807    sys_clk
    SLICE_X30Y72         FDRE                                         r  linienmodule_chain_a_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.325 r  linienmodule_chain_a_factor_storage_full_reg[2]/Q
                         net (fo=51, routed)          1.668     6.993    linienmodule_chain_a_factor_storage_full_reg_n_0_[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  linienmodule_raw_acquisition_iir_z50_i_604/O
                         net (fo=2, routed)           0.919     8.037    linienmodule_raw_acquisition_iir_z50_i_604_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.422 r  linienmodule_raw_acquisition_iir_z50_i_400/CO[3]
                         net (fo=1, routed)           0.000     8.422    linienmodule_raw_acquisition_iir_z50_i_400_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  linienmodule_raw_acquisition_iir_z50_i_366/CO[3]
                         net (fo=1, routed)           0.000     8.536    linienmodule_raw_acquisition_iir_z50_i_366_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  linienmodule_raw_acquisition_iir_z50_i_314/O[1]
                         net (fo=1, routed)           0.617     9.487    linienmodule_raw_acquisition_iir_z50_i_314_n_6
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.323 r  linienmodule_raw_acquisition_iir_z50_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.323    linienmodule_raw_acquisition_iir_z50_i_245_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.646 r  linienmodule_raw_acquisition_iir_z50_i_242/O[1]
                         net (fo=3, routed)           0.631    11.277    linienmodule_raw_acquisition_iir_z50_i_242_n_6
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.306    11.583 r  linienmodule_raw_acquisition_iir_z50_i_137/O
                         net (fo=1, routed)           0.731    12.314    linienmodule_raw_acquisition_iir_z50_i_137_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.712 r  linienmodule_raw_acquisition_iir_z50_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.712    linienmodule_raw_acquisition_iir_z50_i_99_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  linienmodule_raw_acquisition_iir_z40__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.826    linienmodule_raw_acquisition_iir_z40__0_i_34_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.048 r  linienmodule_raw_acquisition_iir_z40__0_i_28/O[0]
                         net (fo=5, routed)           1.215    14.263    linienmodule_raw_acquisition_iir_z40__0_i_28_n_7
    SLICE_X25Y71         LUT5 (Prop_lut5_I1_O)        0.299    14.562 r  linienmodule_raw_acquisition_iir_z40__0_i_15/O
                         net (fo=2, routed)           0.777    15.339    linienmodule_raw_acquisition_iir_z40__0_i_15_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  linienmodule_raw_acquisition_iir_z40__0_i_19/O
                         net (fo=1, routed)           0.000    15.463    linienmodule_raw_acquisition_iir_z40__0_i_19_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.010 r  linienmodule_raw_acquisition_iir_z40__0_i_10/O[2]
                         net (fo=4, routed)           0.892    16.902    linienmodule_mixed[34]
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.302    17.204 r  linienmodule_raw_acquisition_iir_z50_i_37/O
                         net (fo=1, routed)           0.000    17.204    linienmodule_raw_acquisition_iir_z50_i_37_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.774 r  linienmodule_raw_acquisition_iir_z50_i_19/CO[2]
                         net (fo=31, routed)          0.616    18.390    linienmodule_limit_error_signal_limit_y1
    SLICE_X26Y83         LUT5 (Prop_lut5_I3_O)        0.313    18.703 r  linienmodule_raw_acquisition_iir_z50_i_5/O
                         net (fo=7, routed)           1.389    20.092    linienmodule_limit_error_signal_limit_y[12]
    SLICE_X29Y73         FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_5_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.474    12.386    sys_clk
    SLICE_X29Y73         FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_5_psdsp_4/C
                         clock pessimism              0.398    12.784    
                         clock uncertainty           -0.069    12.715    
    SLICE_X29Y73         FDRE (Setup_fdre_C_D)       -0.105    12.610    linienmodule_raw_acquisition_iir_z50_i_5_psdsp_4
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -20.092    
  -------------------------------------------------------------------
                         slack                                 -7.482    

Slack (VIOLATED) :        -7.476ns  (required time - arrival time)
  Source:                 linienmodule_chain_a_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_z50_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 5.830ns (38.346%)  route 9.374ns (61.654%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.646     4.807    sys_clk
    SLICE_X30Y72         FDRE                                         r  linienmodule_chain_a_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.325 r  linienmodule_chain_a_factor_storage_full_reg[2]/Q
                         net (fo=51, routed)          1.668     6.993    linienmodule_chain_a_factor_storage_full_reg_n_0_[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  linienmodule_raw_acquisition_iir_z50_i_604/O
                         net (fo=2, routed)           0.919     8.037    linienmodule_raw_acquisition_iir_z50_i_604_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.422 r  linienmodule_raw_acquisition_iir_z50_i_400/CO[3]
                         net (fo=1, routed)           0.000     8.422    linienmodule_raw_acquisition_iir_z50_i_400_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  linienmodule_raw_acquisition_iir_z50_i_366/CO[3]
                         net (fo=1, routed)           0.000     8.536    linienmodule_raw_acquisition_iir_z50_i_366_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  linienmodule_raw_acquisition_iir_z50_i_314/O[1]
                         net (fo=1, routed)           0.617     9.487    linienmodule_raw_acquisition_iir_z50_i_314_n_6
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.323 r  linienmodule_raw_acquisition_iir_z50_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.323    linienmodule_raw_acquisition_iir_z50_i_245_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.646 r  linienmodule_raw_acquisition_iir_z50_i_242/O[1]
                         net (fo=3, routed)           0.631    11.277    linienmodule_raw_acquisition_iir_z50_i_242_n_6
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.306    11.583 r  linienmodule_raw_acquisition_iir_z50_i_137/O
                         net (fo=1, routed)           0.731    12.314    linienmodule_raw_acquisition_iir_z50_i_137_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.712 r  linienmodule_raw_acquisition_iir_z50_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.712    linienmodule_raw_acquisition_iir_z50_i_99_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  linienmodule_raw_acquisition_iir_z40__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.826    linienmodule_raw_acquisition_iir_z40__0_i_34_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.048 r  linienmodule_raw_acquisition_iir_z40__0_i_28/O[0]
                         net (fo=5, routed)           1.215    14.263    linienmodule_raw_acquisition_iir_z40__0_i_28_n_7
    SLICE_X25Y71         LUT5 (Prop_lut5_I1_O)        0.299    14.562 r  linienmodule_raw_acquisition_iir_z40__0_i_15/O
                         net (fo=2, routed)           0.777    15.339    linienmodule_raw_acquisition_iir_z40__0_i_15_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  linienmodule_raw_acquisition_iir_z40__0_i_19/O
                         net (fo=1, routed)           0.000    15.463    linienmodule_raw_acquisition_iir_z40__0_i_19_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.010 r  linienmodule_raw_acquisition_iir_z40__0_i_10/O[2]
                         net (fo=4, routed)           0.680    16.690    linienmodule_mixed[34]
    SLICE_X24Y81         LUT3 (Prop_lut3_I0_O)        0.302    16.992 r  linienmodule_raw_acquisition_iir_z50_i_30/O
                         net (fo=1, routed)           0.000    16.992    linienmodule_raw_acquisition_iir_z50_i_30_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    17.566 r  linienmodule_raw_acquisition_iir_z50_i_18/CO[2]
                         net (fo=31, routed)          0.920    18.486    linienmodule_limit_error_signal_limit_y10_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I1_O)        0.310    18.796 r  linienmodule_raw_acquisition_iir_z50_i_2/O
                         net (fo=7, routed)           1.215    20.011    linienmodule_limit_error_signal_limit_y[15]
    SLICE_X7Y86          FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.491    12.403    sys_clk
    SLICE_X7Y86          FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_2_psdsp_1/C
                         clock pessimism              0.263    12.666    
                         clock uncertainty           -0.069    12.597    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)       -0.062    12.535    linienmodule_raw_acquisition_iir_z50_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -20.011    
  -------------------------------------------------------------------
                         slack                                 -7.476    

Slack (VIOLATED) :        -7.472ns  (required time - arrival time)
  Source:                 linienmodule_raw_acquisition_iir_z60[-1111111097]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_zr8_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 7.051ns (46.072%)  route 8.253ns (53.928%))
  Logic Levels:           20  (CARRY4=13 LUT2=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.658     4.819    sys_clk
    SLICE_X17Y85         FDRE                                         r  linienmodule_raw_acquisition_iir_z60[-1111111097]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDRE (Prop_fdre_C_Q)         0.456     5.275 f  linienmodule_raw_acquisition_iir_z60[-1111111097]/Q
                         net (fo=150, routed)         1.500     6.775    linienmodule_raw_acquisition_iir_z60[14]
    SLICE_X26Y85         LUT2 (Prop_lut2_I1_O)        0.152     6.927 r  linienmodule_raw_acquisition_iir_zr8[35]_i_138/O
                         net (fo=1, routed)           0.889     7.816    linienmodule_raw_acquisition_iir_zr8[35]_i_138_n_0
    SLICE_X18Y90         LUT6 (Prop_lut6_I3_O)        0.326     8.142 r  linienmodule_raw_acquisition_iir_zr8[35]_i_102/O
                         net (fo=1, routed)           0.000     8.142    linienmodule_raw_acquisition_iir_zr8[35]_i_102_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.540 r  linienmodule_raw_acquisition_iir_zr8_reg[35]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.540    linienmodule_raw_acquisition_iir_zr8_reg[35]_i_84_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  linienmodule_raw_acquisition_iir_zr8_reg[39]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.654    linienmodule_raw_acquisition_iir_zr8_reg[39]_i_84_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.967 r  linienmodule_raw_acquisition_iir_zr8_reg[43]_i_84/O[3]
                         net (fo=3, routed)           1.048    10.015    linienmodule_raw_acquisition_iir_zr8_reg[43]_i_84_n_4
    SLICE_X19Y95         LUT3 (Prop_lut3_I0_O)        0.306    10.321 r  linienmodule_raw_acquisition_iir_zr8[43]_i_39/O
                         net (fo=1, routed)           0.697    11.018    linienmodule_raw_acquisition_iir_zr8[43]_i_39_n_0
    SLICE_X20Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.568 r  linienmodule_raw_acquisition_iir_zr8_reg[43]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.568    linienmodule_raw_acquisition_iir_zr8_reg[43]_i_30_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.685 r  linienmodule_raw_acquisition_iir_zr8_reg[49]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.685    linienmodule_raw_acquisition_iir_zr8_reg[49]_i_90_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.904 r  linienmodule_raw_acquisition_iir_zr8_reg[49]_i_87/O[0]
                         net (fo=2, routed)           0.993    12.897    linienmodule_raw_acquisition_iir_zr8_reg[49]_i_87_n_7
    SLICE_X19Y92         LUT2 (Prop_lut2_I0_O)        0.321    13.218 r  linienmodule_raw_acquisition_iir_zr8[49]_i_41/O
                         net (fo=2, routed)           0.666    13.884    linienmodule_raw_acquisition_iir_zr8[49]_i_41_n_0
    SLICE_X19Y92         LUT4 (Prop_lut4_I3_O)        0.326    14.210 r  linienmodule_raw_acquisition_iir_zr8[49]_i_45/O
                         net (fo=1, routed)           0.000    14.210    linienmodule_raw_acquisition_iir_zr8[49]_i_45_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.790 r  linienmodule_raw_acquisition_iir_zr8_reg[49]_i_24/O[2]
                         net (fo=1, routed)           0.791    15.581    linienmodule_raw_acquisition_iir_zr8_reg[49]_i_24_n_5
    SLICE_X20Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    16.263 r  linienmodule_raw_acquisition_iir_zr8_reg[47]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.263    linienmodule_raw_acquisition_iir_zr8_reg[47]_i_7_n_0
    SLICE_X20Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.482 r  linienmodule_raw_acquisition_iir_zr8_reg[49]_i_9/O[0]
                         net (fo=2, routed)           0.771    17.253    PCIN__1[44]
    SLICE_X21Y81         LUT2 (Prop_lut2_I0_O)        0.295    17.548 r  linienmodule_raw_acquisition_iir_zr8[47]_i_8/O
                         net (fo=1, routed)           0.000    17.548    linienmodule_raw_acquisition_iir_zr8[47]_i_8_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.949 r  linienmodule_raw_acquisition_iir_zr8_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.949    linienmodule_raw_acquisition_iir_zr8_reg[47]_i_6_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.188 r  linienmodule_raw_acquisition_iir_zr8_reg[49]_i_5/O[2]
                         net (fo=1, routed)           0.899    19.087    linienmodule_raw_acquisition_iir_z70[47]
    SLICE_X22Y91         LUT2 (Prop_lut2_I1_O)        0.302    19.389 r  linienmodule_raw_acquisition_iir_zr8[47]_i_2/O
                         net (fo=1, routed)           0.000    19.389    linienmodule_raw_acquisition_iir_zr8[47]_i_2_n_0
    SLICE_X22Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.790 r  linienmodule_raw_acquisition_iir_zr8_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.790    linienmodule_raw_acquisition_iir_zr8_reg[47]_i_1_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.124 r  linienmodule_raw_acquisition_iir_zr8_reg[49]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.124    linienmodule_raw_acquisition_iir_z7[49]
    SLICE_X22Y92         FDRE                                         r  linienmodule_raw_acquisition_iir_zr8_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.484    12.396    sys_clk
    SLICE_X22Y92         FDRE                                         r  linienmodule_raw_acquisition_iir_zr8_reg[49]/C
                         clock pessimism              0.263    12.659    
                         clock uncertainty           -0.069    12.590    
    SLICE_X22Y92         FDRE (Setup_fdre_C_D)        0.062    12.652    linienmodule_raw_acquisition_iir_zr8_reg[49]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -20.124    
  -------------------------------------------------------------------
                         slack                                 -7.472    

Slack (VIOLATED) :        -7.470ns  (required time - arrival time)
  Source:                 linienmodule_chain_a_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.322ns  (logic 5.829ns (38.044%)  route 9.493ns (61.956%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.646     4.807    sys_clk
    SLICE_X30Y72         FDRE                                         r  linienmodule_chain_a_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.325 r  linienmodule_chain_a_factor_storage_full_reg[2]/Q
                         net (fo=51, routed)          1.668     6.993    linienmodule_chain_a_factor_storage_full_reg_n_0_[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  linienmodule_raw_acquisition_iir_z50_i_604/O
                         net (fo=2, routed)           0.919     8.037    linienmodule_raw_acquisition_iir_z50_i_604_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.422 r  linienmodule_raw_acquisition_iir_z50_i_400/CO[3]
                         net (fo=1, routed)           0.000     8.422    linienmodule_raw_acquisition_iir_z50_i_400_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  linienmodule_raw_acquisition_iir_z50_i_366/CO[3]
                         net (fo=1, routed)           0.000     8.536    linienmodule_raw_acquisition_iir_z50_i_366_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  linienmodule_raw_acquisition_iir_z50_i_314/O[1]
                         net (fo=1, routed)           0.617     9.487    linienmodule_raw_acquisition_iir_z50_i_314_n_6
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.323 r  linienmodule_raw_acquisition_iir_z50_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.323    linienmodule_raw_acquisition_iir_z50_i_245_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.646 r  linienmodule_raw_acquisition_iir_z50_i_242/O[1]
                         net (fo=3, routed)           0.631    11.277    linienmodule_raw_acquisition_iir_z50_i_242_n_6
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.306    11.583 r  linienmodule_raw_acquisition_iir_z50_i_137/O
                         net (fo=1, routed)           0.731    12.314    linienmodule_raw_acquisition_iir_z50_i_137_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.712 r  linienmodule_raw_acquisition_iir_z50_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.712    linienmodule_raw_acquisition_iir_z50_i_99_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  linienmodule_raw_acquisition_iir_z40__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.826    linienmodule_raw_acquisition_iir_z40__0_i_34_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.048 r  linienmodule_raw_acquisition_iir_z40__0_i_28/O[0]
                         net (fo=5, routed)           1.215    14.263    linienmodule_raw_acquisition_iir_z40__0_i_28_n_7
    SLICE_X25Y71         LUT5 (Prop_lut5_I1_O)        0.299    14.562 r  linienmodule_raw_acquisition_iir_z40__0_i_15/O
                         net (fo=2, routed)           0.777    15.339    linienmodule_raw_acquisition_iir_z40__0_i_15_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  linienmodule_raw_acquisition_iir_z40__0_i_19/O
                         net (fo=1, routed)           0.000    15.463    linienmodule_raw_acquisition_iir_z40__0_i_19_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.010 r  linienmodule_raw_acquisition_iir_z40__0_i_10/O[2]
                         net (fo=4, routed)           0.892    16.902    linienmodule_mixed[34]
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.302    17.204 r  linienmodule_raw_acquisition_iir_z50_i_37/O
                         net (fo=1, routed)           0.000    17.204    linienmodule_raw_acquisition_iir_z50_i_37_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.774 r  linienmodule_raw_acquisition_iir_z50_i_19/CO[2]
                         net (fo=31, routed)          0.877    18.651    linienmodule_limit_error_signal_limit_y1
    SLICE_X26Y78         LUT5 (Prop_lut5_I3_O)        0.313    18.964 r  linienmodule_raw_acquisition_iir_z40__0_i_4/O
                         net (fo=7, routed)           1.165    20.129    linienmodule_limit_error_signal_limit_y[22]
    SLICE_X34Y81         FDRE                                         r  linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.480    12.392    sys_clk
    SLICE_X34Y81         FDRE                                         r  linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_1/C
                         clock pessimism              0.363    12.755    
                         clock uncertainty           -0.069    12.686    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)       -0.027    12.659    linienmodule_raw_acquisition_iir_z40__0_i_4_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -20.129    
  -------------------------------------------------------------------
                         slack                                 -7.470    

Slack (VIOLATED) :        -7.469ns  (required time - arrival time)
  Source:                 linienmodule_chain_a_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_z50_i_7_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.227ns  (logic 5.829ns (38.280%)  route 9.398ns (61.720%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.646     4.807    sys_clk
    SLICE_X30Y72         FDRE                                         r  linienmodule_chain_a_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.325 r  linienmodule_chain_a_factor_storage_full_reg[2]/Q
                         net (fo=51, routed)          1.668     6.993    linienmodule_chain_a_factor_storage_full_reg_n_0_[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  linienmodule_raw_acquisition_iir_z50_i_604/O
                         net (fo=2, routed)           0.919     8.037    linienmodule_raw_acquisition_iir_z50_i_604_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.422 r  linienmodule_raw_acquisition_iir_z50_i_400/CO[3]
                         net (fo=1, routed)           0.000     8.422    linienmodule_raw_acquisition_iir_z50_i_400_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  linienmodule_raw_acquisition_iir_z50_i_366/CO[3]
                         net (fo=1, routed)           0.000     8.536    linienmodule_raw_acquisition_iir_z50_i_366_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  linienmodule_raw_acquisition_iir_z50_i_314/O[1]
                         net (fo=1, routed)           0.617     9.487    linienmodule_raw_acquisition_iir_z50_i_314_n_6
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.323 r  linienmodule_raw_acquisition_iir_z50_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.323    linienmodule_raw_acquisition_iir_z50_i_245_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.646 r  linienmodule_raw_acquisition_iir_z50_i_242/O[1]
                         net (fo=3, routed)           0.631    11.277    linienmodule_raw_acquisition_iir_z50_i_242_n_6
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.306    11.583 r  linienmodule_raw_acquisition_iir_z50_i_137/O
                         net (fo=1, routed)           0.731    12.314    linienmodule_raw_acquisition_iir_z50_i_137_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.712 r  linienmodule_raw_acquisition_iir_z50_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.712    linienmodule_raw_acquisition_iir_z50_i_99_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  linienmodule_raw_acquisition_iir_z40__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.826    linienmodule_raw_acquisition_iir_z40__0_i_34_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.048 r  linienmodule_raw_acquisition_iir_z40__0_i_28/O[0]
                         net (fo=5, routed)           1.215    14.263    linienmodule_raw_acquisition_iir_z40__0_i_28_n_7
    SLICE_X25Y71         LUT5 (Prop_lut5_I1_O)        0.299    14.562 r  linienmodule_raw_acquisition_iir_z40__0_i_15/O
                         net (fo=2, routed)           0.777    15.339    linienmodule_raw_acquisition_iir_z40__0_i_15_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  linienmodule_raw_acquisition_iir_z40__0_i_19/O
                         net (fo=1, routed)           0.000    15.463    linienmodule_raw_acquisition_iir_z40__0_i_19_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.010 r  linienmodule_raw_acquisition_iir_z40__0_i_10/O[2]
                         net (fo=4, routed)           0.892    16.902    linienmodule_mixed[34]
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.302    17.204 r  linienmodule_raw_acquisition_iir_z50_i_37/O
                         net (fo=1, routed)           0.000    17.204    linienmodule_raw_acquisition_iir_z50_i_37_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.774 r  linienmodule_raw_acquisition_iir_z50_i_19/CO[2]
                         net (fo=31, routed)          0.753    18.527    linienmodule_limit_error_signal_limit_y1
    SLICE_X30Y82         LUT5 (Prop_lut5_I3_O)        0.313    18.840 r  linienmodule_raw_acquisition_iir_z50_i_7/O
                         net (fo=7, routed)           1.194    20.034    linienmodule_limit_error_signal_limit_y[10]
    SLICE_X16Y85         FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_7_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.485    12.397    sys_clk
    SLICE_X16Y85         FDRE                                         r  linienmodule_raw_acquisition_iir_z50_i_7_psdsp_1/C
                         clock pessimism              0.263    12.660    
                         clock uncertainty           -0.069    12.591    
    SLICE_X16Y85         FDRE (Setup_fdre_C_D)       -0.026    12.565    linienmodule_raw_acquisition_iir_z50_i_7_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -20.034    
  -------------------------------------------------------------------
                         slack                                 -7.469    

Slack (VIOLATED) :        -7.467ns  (required time - arrival time)
  Source:                 linienmodule_chain_a_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_limit_error_signal_limitcsr_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        15.294ns  (logic 5.829ns (38.112%)  route 9.465ns (61.888%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.646     4.807    sys_clk
    SLICE_X30Y72         FDRE                                         r  linienmodule_chain_a_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.325 r  linienmodule_chain_a_factor_storage_full_reg[2]/Q
                         net (fo=51, routed)          1.668     6.993    linienmodule_chain_a_factor_storage_full_reg_n_0_[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  linienmodule_raw_acquisition_iir_z50_i_604/O
                         net (fo=2, routed)           0.919     8.037    linienmodule_raw_acquisition_iir_z50_i_604_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.422 r  linienmodule_raw_acquisition_iir_z50_i_400/CO[3]
                         net (fo=1, routed)           0.000     8.422    linienmodule_raw_acquisition_iir_z50_i_400_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  linienmodule_raw_acquisition_iir_z50_i_366/CO[3]
                         net (fo=1, routed)           0.000     8.536    linienmodule_raw_acquisition_iir_z50_i_366_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  linienmodule_raw_acquisition_iir_z50_i_314/O[1]
                         net (fo=1, routed)           0.617     9.487    linienmodule_raw_acquisition_iir_z50_i_314_n_6
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.323 r  linienmodule_raw_acquisition_iir_z50_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.323    linienmodule_raw_acquisition_iir_z50_i_245_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.646 r  linienmodule_raw_acquisition_iir_z50_i_242/O[1]
                         net (fo=3, routed)           0.631    11.277    linienmodule_raw_acquisition_iir_z50_i_242_n_6
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.306    11.583 r  linienmodule_raw_acquisition_iir_z50_i_137/O
                         net (fo=1, routed)           0.731    12.314    linienmodule_raw_acquisition_iir_z50_i_137_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.712 r  linienmodule_raw_acquisition_iir_z50_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.712    linienmodule_raw_acquisition_iir_z50_i_99_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  linienmodule_raw_acquisition_iir_z40__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.826    linienmodule_raw_acquisition_iir_z40__0_i_34_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.048 r  linienmodule_raw_acquisition_iir_z40__0_i_28/O[0]
                         net (fo=5, routed)           1.215    14.263    linienmodule_raw_acquisition_iir_z40__0_i_28_n_7
    SLICE_X25Y71         LUT5 (Prop_lut5_I1_O)        0.299    14.562 r  linienmodule_raw_acquisition_iir_z40__0_i_15/O
                         net (fo=2, routed)           0.777    15.339    linienmodule_raw_acquisition_iir_z40__0_i_15_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  linienmodule_raw_acquisition_iir_z40__0_i_19/O
                         net (fo=1, routed)           0.000    15.463    linienmodule_raw_acquisition_iir_z40__0_i_19_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.010 r  linienmodule_raw_acquisition_iir_z40__0_i_10/O[2]
                         net (fo=4, routed)           0.892    16.902    linienmodule_mixed[34]
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.302    17.204 r  linienmodule_raw_acquisition_iir_z50_i_37/O
                         net (fo=1, routed)           0.000    17.204    linienmodule_raw_acquisition_iir_z50_i_37_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.774 r  linienmodule_raw_acquisition_iir_z50_i_19/CO[2]
                         net (fo=31, routed)          0.906    18.680    linienmodule_limit_error_signal_limit_y1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.313    18.993 r  linienmodule_raw_acquisition_iir_z50_i_15/O
                         net (fo=7, routed)           1.108    20.102    linienmodule_limit_error_signal_limit_y[2]
    SLICE_X30Y88         FDRE                                         r  linienmodule_limit_error_signal_limitcsr_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.486    12.398    sys_clk
    SLICE_X30Y88         FDRE                                         r  linienmodule_limit_error_signal_limitcsr_y_reg[2]/C
                         clock pessimism              0.363    12.761    
                         clock uncertainty           -0.069    12.692    
    SLICE_X30Y88         FDRE (Setup_fdre_C_D)       -0.058    12.634    linienmodule_limit_error_signal_limitcsr_y_reg[2]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -20.102    
  -------------------------------------------------------------------
                         slack                                 -7.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 linienmodule_sweep_sweep_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_sweep_sweep_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.367ns (86.640%)  route 0.057ns (13.360%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.564     1.619    sys_clk
    SLICE_X32Y49         FDRE                                         r  linienmodule_sweep_sweep_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  linienmodule_sweep_sweep_y_reg[1]/Q
                         net (fo=2, routed)           0.056     1.839    linienmodule_sweep_sweep_y_reg_n_0_[1]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.989 r  linienmodule_sweep_sweep_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.990    linienmodule_sweep_sweep_y_reg[0]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.043 r  linienmodule_sweep_sweep_y_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.043    linienmodule_sweep_sweep_y_reg[4]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  linienmodule_sweep_sweep_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.831     1.977    sys_clk
    SLICE_X32Y50         FDRE                                         r  linienmodule_sweep_sweep_y_reg[4]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.134     2.021    linienmodule_sweep_sweep_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 linienmodule_raw_acquisition_iir_csrstorage3_storage_full_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_a4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.185%)  route 0.219ns (60.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.557     1.612    sys_clk
    SLICE_X23Y92         FDRE                                         r  linienmodule_raw_acquisition_iir_csrstorage3_storage_full_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y92         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  linienmodule_raw_acquisition_iir_csrstorage3_storage_full_reg[14]/Q
                         net (fo=2, routed)           0.219     1.972    data296[6]
    SLICE_X20Y93         FDRE                                         r  linienmodule_raw_acquisition_iir_a4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.829     1.975    sys_clk
    SLICE_X20Y93         FDRE                                         r  linienmodule_raw_acquisition_iir_a4_reg[14]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X20Y93         FDRE (Hold_fdre_C_D)         0.063     1.943    linienmodule_raw_acquisition_iir_a4_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 linienmodule_sweep_sweep_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_sweep_sweep_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.380ns (87.038%)  route 0.057ns (12.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.564     1.619    sys_clk
    SLICE_X32Y49         FDRE                                         r  linienmodule_sweep_sweep_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  linienmodule_sweep_sweep_y_reg[1]/Q
                         net (fo=2, routed)           0.056     1.839    linienmodule_sweep_sweep_y_reg_n_0_[1]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.989 r  linienmodule_sweep_sweep_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.990    linienmodule_sweep_sweep_y_reg[0]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.056 r  linienmodule_sweep_sweep_y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.056    linienmodule_sweep_sweep_y_reg[4]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  linienmodule_sweep_sweep_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.831     1.977    sys_clk
    SLICE_X32Y50         FDRE                                         r  linienmodule_sweep_sweep_y_reg[6]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.134     2.021    linienmodule_sweep_sweep_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 red_pitaya_scope/adc_wp_reg[12]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_a_buf_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.564     1.619    red_pitaya_scope/sys_clk
    SLICE_X27Y2          FDRE                                         r  red_pitaya_scope/adc_wp_reg[12]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  red_pitaya_scope/adc_wp_reg[12]_rep__24/Q
                         net (fo=1, routed)           0.157     1.917    red_pitaya_scope/adc_wp_reg[12]_rep__24_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.873     2.019    red_pitaya_scope/sys_clk
    RAMB36_X1Y0          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_3/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.860    red_pitaya_scope/adc_a_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linienmodule_fast_a_iir0_z0r0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_fast_a_iir0_zr0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.141%)  route 0.229ns (61.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.556     1.611    sys_clk
    SLICE_X21Y60         FDRE                                         r  linienmodule_fast_a_iir0_z0r0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  linienmodule_fast_a_iir0_z0r0_reg[23]/Q
                         net (fo=1, routed)           0.229     1.981    linienmodule_fast_a_iir0_z0r0[23]
    SLICE_X25Y57         FDRE                                         r  linienmodule_fast_a_iir0_zr0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.826     1.972    sys_clk
    SLICE_X25Y57         FDRE                                         r  linienmodule_fast_a_iir0_zr0_reg[23]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X25Y57         FDRE (Hold_fdre_C_D)         0.047     1.924    linienmodule_fast_a_iir0_zr0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 red_pitaya_scope/adc_a_raddr_reg[0]_rep__23/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_a_buf_reg_3/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.164%)  route 0.158ns (52.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.564     1.619    red_pitaya_scope/sys_clk
    SLICE_X26Y0          FDRE                                         r  red_pitaya_scope/adc_a_raddr_reg[0]_rep__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  red_pitaya_scope/adc_a_raddr_reg[0]_rep__23/Q
                         net (fo=1, routed)           0.158     1.918    red_pitaya_scope/adc_a_raddr_reg[0]_rep__23_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_3/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.874     2.020    red_pitaya_scope/sys_clk
    RAMB36_X1Y0          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_3/CLKBWRCLK
                         clock pessimism             -0.343     1.678    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.861    red_pitaya_scope/adc_a_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 red_pitaya_scope/adc_a_raddr_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_b_q_buf_reg_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.550     1.605    red_pitaya_scope/sys_clk
    SLICE_X35Y25         FDRE                                         r  red_pitaya_scope/adc_a_raddr_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  red_pitaya_scope/adc_a_raddr_reg[0]_rep__4/Q
                         net (fo=1, routed)           0.156     1.902    red_pitaya_scope/adc_a_raddr_reg[0]_rep__4_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  red_pitaya_scope/adc_b_q_buf_reg_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.859     2.005    red_pitaya_scope/sys_clk
    RAMB36_X2Y5          RAMB36E1                                     r  red_pitaya_scope/adc_b_q_buf_reg_5/CLKBWRCLK
                         clock pessimism             -0.344     1.662    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.845    red_pitaya_scope/adc_b_q_buf_reg_5
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 linienmodule_sweep_sweep_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_sweep_sweep_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.403ns (87.687%)  route 0.057ns (12.313%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.564     1.619    sys_clk
    SLICE_X32Y49         FDRE                                         r  linienmodule_sweep_sweep_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  linienmodule_sweep_sweep_y_reg[1]/Q
                         net (fo=2, routed)           0.056     1.839    linienmodule_sweep_sweep_y_reg_n_0_[1]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.989 r  linienmodule_sweep_sweep_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.990    linienmodule_sweep_sweep_y_reg[0]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.079 r  linienmodule_sweep_sweep_y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.079    linienmodule_sweep_sweep_y_reg[4]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  linienmodule_sweep_sweep_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.831     1.977    sys_clk
    SLICE_X32Y50         FDRE                                         r  linienmodule_sweep_sweep_y_reg[5]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.134     2.021    linienmodule_sweep_sweep_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 red_pitaya_scope/adc_wp_reg[6]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_a_buf_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.564     1.619    red_pitaya_scope/sys_clk
    SLICE_X27Y2          FDRE                                         r  red_pitaya_scope/adc_wp_reg[6]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  red_pitaya_scope/adc_wp_reg[6]_rep__24/Q
                         net (fo=1, routed)           0.158     1.918    red_pitaya_scope/adc_wp_reg[6]_rep__24_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.873     2.019    red_pitaya_scope/sys_clk
    RAMB36_X1Y0          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_3/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.860    red_pitaya_scope/adc_a_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 red_pitaya_scope/adc_wp_reg[2]_rep__27/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_a_buf_reg_6/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.562     1.617    red_pitaya_scope/sys_clk
    SLICE_X35Y7          FDRE                                         r  red_pitaya_scope/adc_wp_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  red_pitaya_scope/adc_wp_reg[2]_rep__27/Q
                         net (fo=1, routed)           0.159     1.917    red_pitaya_scope/adc_wp_reg[2]_rep__27_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_6/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.873     2.019    red_pitaya_scope/sys_clk
    RAMB36_X2Y1          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_6/CLKARDCLK
                         clock pessimism             -0.344     1.676    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.859    red_pitaya_scope/adc_a_buf_reg_6
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y10    dynamic_delay_mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y9     dynamic_delay_mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y11    dynamic_delay_mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y12    dynamic_delay_mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y10    dynamic_delay_mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y11    dynamic_delay_mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y12    dynamic_delay_mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y1     red_pitaya_scope/adc_a_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y2     red_pitaya_scope/adc_a_buf_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y12    FD/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y12    FD/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y59    FD_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y59    FD_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y23     FD_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y23     FD_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y36    FD_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y36    FD_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y76    FD_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y76    FD_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y12    FD/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y12    FD/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y59    FD_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y59    FD_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y23     FD_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y23     FD_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y36    FD_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y36    FD_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y76    FD_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y76    FD_replica_10/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 1.562ns (22.639%)  route 5.338ns (77.362%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           0.657     5.637    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.761 f  red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4/O
                         net (fo=2, routed)           0.445     6.206    red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.150     6.356 f  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6/O
                         net (fo=6, routed)           0.735     7.091    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.320     7.411 r  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_2/O
                         net (fo=11, routed)          1.528     8.939    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_2_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.326     9.265 r  red_pitaya_scope/i_bridge/axi_rdata_o[22]_i_1/O
                         net (fo=1, routed)           0.610     9.876    axi_slave/axi_rdata_o_reg[22]_0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.489    10.681    axi_slave/FCLK_CLK0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[22]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.067    10.720    axi_slave/axi_rdata_o_reg[22]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.490ns (21.471%)  route 5.449ns (78.529%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           0.657     5.637    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.761 f  red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4/O
                         net (fo=2, routed)           0.445     6.206    red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.150     6.356 f  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6/O
                         net (fo=6, routed)           0.735     7.091    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.326     7.417 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_6/O
                         net (fo=10, routed)          0.931     8.348    red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_6_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.472 r  red_pitaya_scope/i_bridge/axi_rdata_o[6]_i_2/O
                         net (fo=1, routed)           1.319     9.791    axi_slave/axi_rdata_o_reg[6]_0
    SLICE_X16Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.915 r  axi_slave/axi_rdata_o[6]_i_1/O
                         net (fo=1, routed)           0.000     9.915    axi_slave/ps_sys_rdata[6]
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.496    10.688    axi_slave/FCLK_CLK0
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X16Y37         FDRE (Setup_fdre_C_D)        0.081    10.875    axi_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 1.490ns (21.623%)  route 5.401ns (78.377%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           0.657     5.637    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.761 f  red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4/O
                         net (fo=2, routed)           0.445     6.206    red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.150     6.356 f  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6/O
                         net (fo=6, routed)           0.735     7.091    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.326     7.417 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_6/O
                         net (fo=10, routed)          1.056     8.473    red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_6_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_2/O
                         net (fo=1, routed)           1.146     9.743    axi_slave/axi_rdata_o_reg[7]_0
    SLICE_X16Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.867 r  axi_slave/axi_rdata_o[7]_i_1/O
                         net (fo=1, routed)           0.000     9.867    axi_slave/ps_sys_rdata[7]
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.496    10.688    axi_slave/FCLK_CLK0
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X16Y37         FDRE (Setup_fdre_C_D)        0.079    10.873    axi_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 1.614ns (23.705%)  route 5.195ns (76.295%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 10.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           0.657     5.637    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.761 f  red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4/O
                         net (fo=2, routed)           0.445     6.206    red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.150     6.356 f  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6/O
                         net (fo=6, routed)           0.735     7.091    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.326     7.417 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_6/O
                         net (fo=10, routed)          0.978     8.395    red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.519 f  red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_6/O
                         net (fo=1, routed)           0.582     9.101    red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_6_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     9.225 r  red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_2/O
                         net (fo=1, routed)           0.435     9.661    red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_2_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_1/O
                         net (fo=1, routed)           0.000     9.785    axi_slave/axi_rdata_o_reg[9]_0
    SLICE_X5Y21          FDRE                                         r  axi_slave/axi_rdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.539    10.731    axi_slave/FCLK_CLK0
    SLICE_X5Y21          FDRE                                         r  axi_slave/axi_rdata_o_reg[9]/C
                         clock pessimism              0.230    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.032    10.869    axi_slave/axi_rdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.828ns (12.323%)  route 5.891ns (87.677%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.678     2.986    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X11Y11         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  red_pitaya_scope/i_bridge/addr_o_reg[5]/Q
                         net (fo=149, routed)         3.004     6.446    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[3]
    SLICE_X6Y24          LUT5 (Prop_lut5_I3_O)        0.124     6.570 f  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_6/O
                         net (fo=1, routed)           1.200     7.770    red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_6_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.894 f  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_2/O
                         net (fo=1, routed)           1.687     9.581    red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_2_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.705 r  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_1/O
                         net (fo=1, routed)           0.000     9.705    axi_slave/axi_rdata_o_reg[18]_0
    SLICE_X12Y41         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.506    10.698    axi_slave/FCLK_CLK0
    SLICE_X12Y41         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.079    10.883    axi_slave/axi_rdata_o_reg[18]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.614ns (25.084%)  route 4.820ns (74.916%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           0.657     5.637    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.761 f  red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4/O
                         net (fo=2, routed)           0.445     6.206    red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_4_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.150     6.356 f  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6/O
                         net (fo=6, routed)           0.453     6.809    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_6_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.326     7.135 f  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_4/O
                         net (fo=1, routed)           1.301     8.436    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_4_n_0
    SLICE_X22Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.560 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_3/O
                         net (fo=1, routed)           0.291     8.851    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_3_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.975 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_2/O
                         net (fo=1, routed)           0.312     9.286    axi_slave/axi_rdata_o_reg[3]_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  axi_slave/axi_rdata_o[3]_i_1/O
                         net (fo=1, routed)           0.000     9.410    axi_slave/ps_sys_rdata[3]
    SLICE_X24Y18         FDRE                                         r  axi_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.485    10.677    axi_slave/FCLK_CLK0
    SLICE_X24Y18         FDRE                                         r  axi_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.130    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X24Y18         FDRE (Setup_fdre_C_D)        0.081    10.763    axi_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.492ns (23.157%)  route 4.951ns (76.843%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[4]/Q
                         net (fo=154, routed)         1.550     5.044    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[2]
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.150     5.194 f  red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_3/O
                         net (fo=3, routed)           1.071     6.265    red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_3_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_8/O
                         net (fo=1, routed)           0.701     7.294    red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_8_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.418 r  red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_5/O
                         net (fo=1, routed)           0.638     8.056    red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_5_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.180 r  red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_3/O
                         net (fo=1, routed)           0.545     8.725    red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_3_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.849 r  red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_2/O
                         net (fo=1, routed)           0.446     9.295    axi_slave/axi_rdata_o_reg[1]_0
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.124     9.419 r  axi_slave/axi_rdata_o[1]_i_1/O
                         net (fo=1, routed)           0.000     9.419    axi_slave/ps_sys_rdata[1]
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.495    10.688    axi_slave/FCLK_CLK0
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.081    10.874    axi_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/wr_wdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.480ns (25.788%)  route 4.259ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.765     3.073    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=3, routed)           1.666     6.073    system_processing_system7_0_0/ps_axi_wvalid
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.146     6.219 r  system_processing_system7_0_0/wr_wdata[31]_i_1/O
                         net (fo=32, routed)          2.593     8.812    axi_slave/wr_wdata_reg[31]_1[0]
    SLICE_X33Y5          FDRE                                         r  axi_slave/wr_wdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.500    10.692    axi_slave/FCLK_CLK0
    SLICE_X33Y5          FDRE                                         r  axi_slave/wr_wdata_reg[11]/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.409    10.288    axi_slave/wr_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         10.288    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/wr_wdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.480ns (25.788%)  route 4.259ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.765     3.073    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=3, routed)           1.666     6.073    system_processing_system7_0_0/ps_axi_wvalid
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.146     6.219 r  system_processing_system7_0_0/wr_wdata[31]_i_1/O
                         net (fo=32, routed)          2.593     8.812    axi_slave/wr_wdata_reg[31]_1[0]
    SLICE_X33Y5          FDRE                                         r  axi_slave/wr_wdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.500    10.692    axi_slave/FCLK_CLK0
    SLICE_X33Y5          FDRE                                         r  axi_slave/wr_wdata_reg[21]/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.409    10.288    axi_slave/wr_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         10.288    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/wr_wdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.480ns (25.788%)  route 4.259ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.765     3.073    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=3, routed)           1.666     6.073    system_processing_system7_0_0/ps_axi_wvalid
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.146     6.219 r  system_processing_system7_0_0/wr_wdata[31]_i_1/O
                         net (fo=32, routed)          2.593     8.812    axi_slave/wr_wdata_reg[31]_1[0]
    SLICE_X33Y5          FDRE                                         r  axi_slave/wr_wdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.500    10.692    axi_slave/FCLK_CLK0
    SLICE_X33Y5          FDRE                                         r  axi_slave/wr_wdata_reg[27]/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.409    10.288    axi_slave/wr_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         10.288    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 axi_slave/rd_arid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_processing_system7_0_0/inst/PS7_i/MAXIGP0RID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.344%)  route 0.258ns (64.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.583     0.924    axi_slave/FCLK_CLK0
    SLICE_X5Y54          FDRE                                         r  axi_slave/rd_arid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  axi_slave/rd_arid_reg[11]/Q
                         net (fo=1, routed)           0.258     1.323    system_processing_system7_0_0/inst/M_AXI_GP0_RID[11]
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0RID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.893     1.263    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[11])
                                                      0.000     1.234    system_processing_system7_0_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.302%)  route 0.129ns (47.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.563     0.904    axi_slave/FCLK_CLK0
    SLICE_X33Y5          FDRE                                         r  axi_slave/wr_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  axi_slave/wr_wdata_reg[7]/Q
                         net (fo=2, routed)           0.129     1.173    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[7]
    SLICE_X34Y6          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.832     1.202    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X34Y6          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[7]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.063     1.003    red_pitaya_scope/i_bridge/wdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.559     0.900    axi_slave/FCLK_CLK0
    SLICE_X32Y13         FDRE                                         r  axi_slave/wr_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  axi_slave/wr_wdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.174    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[9]
    SLICE_X32Y12         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.827     1.197    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X32Y12         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[9]/C
                         clock pessimism             -0.281     0.916    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.064     0.980    red_pitaya_scope/i_bridge/wdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.590     0.930    axi_slave/FCLK_CLK0
    SLICE_X42Y10         FDRE                                         r  axi_slave/wr_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  axi_slave/wr_wdata_reg[19]/Q
                         net (fo=1, routed)           0.143     1.238    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[19]
    SLICE_X42Y11         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.859     1.229    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X42Y11         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[19]/C
                         clock pessimism             -0.282     0.947    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.085     1.032    red_pitaya_scope/i_bridge/wdata_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 axi_slave/rd_arid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_processing_system7_0_0/inst/PS7_i/MAXIGP0RID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.265%)  route 0.376ns (72.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.583     0.924    axi_slave/FCLK_CLK0
    SLICE_X5Y54          FDRE                                         r  axi_slave/rd_arid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  axi_slave/rd_arid_reg[10]/Q
                         net (fo=1, routed)           0.376     1.441    system_processing_system7_0_0/inst/M_AXI_GP0_RID[10]
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.893     1.263    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[10])
                                                      0.000     1.234    system_processing_system7_0_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/sys_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/sys_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.314%)  route 0.139ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.584     0.925    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X2Y42          FDRE                                         r  red_pitaya_scope/i_bridge/sys_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  red_pitaya_scope/i_bridge/sys_sync_reg[1]/Q
                         net (fo=2, routed)           0.139     1.205    red_pitaya_scope/i_bridge/Q[0]
    SLICE_X2Y42          FDRE                                         r  red_pitaya_scope/i_bridge/sys_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.852     1.222    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X2Y42          FDRE                                         r  red_pitaya_scope/i_bridge/sys_done_reg/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.070     0.995    red_pitaya_scope/i_bridge/sys_done_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.551     0.891    axi_slave/FCLK_CLK0
    SLICE_X31Y23         FDRE                                         r  axi_slave/wr_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  axi_slave/wr_wdata_reg[20]/Q
                         net (fo=1, routed)           0.153     1.186    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[20]
    SLICE_X28Y21         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.819     1.189    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X28Y21         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[20]/C
                         clock pessimism             -0.281     0.908    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.059     0.967    red_pitaya_scope/i_bridge/wdata_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.620%)  route 0.409ns (74.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.556     0.896    axi_slave/FCLK_CLK0
    SLICE_X13Y21         FDRE                                         r  axi_slave/wr_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  axi_slave/wr_wdata_reg[16]/Q
                         net (fo=1, routed)           0.409     1.447    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[16]
    SLICE_X23Y20         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.817     1.187    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X23Y20         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[16]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.072     1.225    red_pitaya_scope/i_bridge/wdata_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.620%)  route 0.409ns (74.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.556     0.896    axi_slave/FCLK_CLK0
    SLICE_X13Y21         FDRE                                         r  axi_slave/wr_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  axi_slave/wr_wdata_reg[15]/Q
                         net (fo=1, routed)           0.409     1.447    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[15]
    SLICE_X23Y20         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.817     1.187    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X23Y20         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[15]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.070     1.223    red_pitaya_scope/i_bridge/wdata_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 axi_slave/wr_awid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_processing_system7_0_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.248%)  route 0.128ns (43.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.584     0.925    axi_slave/FCLK_CLK0
    SLICE_X0Y48          FDRE                                         r  axi_slave/wr_awid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  axi_slave/wr_awid_reg[0]/Q
                         net (fo=1, routed)           0.128     1.216    system_processing_system7_0_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.893     1.263    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     0.981    system_processing_system7_0_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35    dummyhk_csr_adr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35    dummyhk_csr_adr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35    dummyhk_csr_adr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35    dummyhk_csr_adr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35    dummyhk_csr_adr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y32    dummyhk_csr_adr_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35    dummyhk_dat_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y35    dummyhk_stb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y37    dummyhk_sys_ack_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y35    dummyhk_csr_adr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 linienmodule_csrstorage0_storage_full0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma1_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 1.444ns (48.150%)  route 1.555ns (51.850%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.743     4.904    sys_clk
    SLICE_X40Y31         FDRE                                         r  linienmodule_csrstorage0_storage_full0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  linienmodule_csrstorage0_storage_full0_reg[0]/Q
                         net (fo=3, routed)           1.555     6.915    linienmodule_csrstorage0_storage_full0_reg_n_0_[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.039 r  linienmodule_deltasigma1_sigma[3]_i_5/O
                         net (fo=1, routed)           0.000     7.039    linienmodule_deltasigma1_sigma[3]_i_5_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.552 r  linienmodule_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    linienmodule_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  linienmodule_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    linienmodule_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  linienmodule_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    linienmodule_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  linienmodule_deltasigma1_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    linienmodule_deltasigma1_sigma_reg[15]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[15]/C
                         clock pessimism              0.079     8.487    
                         clock uncertainty           -0.189     8.298    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)       -0.150     8.148    linienmodule_deltasigma1_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 linienmodule_csrstorage2_storage_full0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma3_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.402ns (46.304%)  route 1.626ns (53.696%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.660     4.821    sys_clk
    SLICE_X28Y28         FDRE                                         r  linienmodule_csrstorage2_storage_full0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.478     5.299 r  linienmodule_csrstorage2_storage_full0_reg[7]/Q
                         net (fo=3, routed)           1.626     6.925    linienmodule_csrstorage2_storage_full0_reg_n_0_[7]
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.220 r  linienmodule_deltasigma3_sigma[7]_i_2/O
                         net (fo=1, routed)           0.000     7.220    linienmodule_deltasigma3_sigma[7]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.621 r  linienmodule_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    linienmodule_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  linienmodule_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    linienmodule_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  linienmodule_deltasigma3_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.849    linienmodule_deltasigma3_sigma_reg[15]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[15]/C
                         clock pessimism              0.079     8.487    
                         clock uncertainty           -0.189     8.298    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)       -0.198     8.100    linienmodule_deltasigma3_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 linienmodule_slow_out_shifted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.669ns (50.246%)  route 1.653ns (49.754%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.477 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.743     4.904    sys_clk
    SLICE_X43Y18         FDRE                                         r  linienmodule_slow_out_shifted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     5.323 r  linienmodule_slow_out_shifted_reg[5]/Q
                         net (fo=2, routed)           1.653     6.976    linienmodule_slow_out_shifted[5]
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.297     7.273 r  linienmodule_deltasigma0_sigma[8]_i_5/O
                         net (fo=1, routed)           0.000     7.273    linienmodule_deltasigma0_sigma[8]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  linienmodule_deltasigma0_sigma_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    linienmodule_deltasigma0_sigma_reg[8]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.226 r  linienmodule_deltasigma0_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.226    linienmodule_deltasigma0_sigma_reg[15]_i_1_n_6
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.565     8.477    sys_double_clk
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[14]/C
                         clock pessimism              0.079     8.557    
                         clock uncertainty           -0.189     8.368    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.109     8.477    linienmodule_deltasigma0_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.244ns (41.617%)  route 1.745ns (58.383%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.663     4.824    sys_clk
    SLICE_X35Y31         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  linienmodule_csrstorage1_storage_full0_reg[9]/Q
                         net (fo=3, routed)           1.745     7.025    data21__0[1]
    SLICE_X22Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  linienmodule_deltasigma2_sigma[11]_i_4/O
                         net (fo=1, routed)           0.000     7.149    linienmodule_deltasigma2_sigma[11]_i_4_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.699 r  linienmodule_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    linienmodule_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  linienmodule_deltasigma2_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    linienmodule_deltasigma2_sigma_reg[15]_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[15]/C
                         clock pessimism              0.079     8.487    
                         clock uncertainty           -0.189     8.298    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.198     8.100    linienmodule_deltasigma2_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 linienmodule_csrstorage2_storage_full0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma3_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.622ns (49.941%)  route 1.626ns (50.059%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.660     4.821    sys_clk
    SLICE_X28Y28         FDRE                                         r  linienmodule_csrstorage2_storage_full0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.478     5.299 r  linienmodule_csrstorage2_storage_full0_reg[7]/Q
                         net (fo=3, routed)           1.626     6.925    linienmodule_csrstorage2_storage_full0_reg_n_0_[7]
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.220 r  linienmodule_deltasigma3_sigma[7]_i_2/O
                         net (fo=1, routed)           0.000     7.220    linienmodule_deltasigma3_sigma[7]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.621 r  linienmodule_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    linienmodule_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  linienmodule_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    linienmodule_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 r  linienmodule_deltasigma3_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.069    linienmodule_deltasigma3_sigma_reg[15]_i_1_n_6
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X25Y45         FDRE                                         r  linienmodule_deltasigma3_sigma_reg[13]/C
                         clock pessimism              0.079     8.487    
                         clock uncertainty           -0.189     8.298    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)        0.062     8.360    linienmodule_deltasigma3_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 linienmodule_csrstorage0_storage_full0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma1_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.650ns (51.483%)  route 1.555ns (48.517%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.743     4.904    sys_clk
    SLICE_X40Y31         FDRE                                         r  linienmodule_csrstorage0_storage_full0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  linienmodule_csrstorage0_storage_full0_reg[0]/Q
                         net (fo=3, routed)           1.555     6.915    linienmodule_csrstorage0_storage_full0_reg_n_0_[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.039 r  linienmodule_deltasigma1_sigma[3]_i_5/O
                         net (fo=1, routed)           0.000     7.039    linienmodule_deltasigma1_sigma[3]_i_5_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.552 r  linienmodule_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    linienmodule_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  linienmodule_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    linienmodule_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  linienmodule_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    linienmodule_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  linienmodule_deltasigma1_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.109    linienmodule_deltasigma1_sigma_reg[15]_i_1_n_6
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[13]/C
                         clock pessimism              0.079     8.487    
                         clock uncertainty           -0.189     8.298    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.109     8.407    linienmodule_deltasigma1_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 1.464ns (45.619%)  route 1.745ns (54.381%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.663     4.824    sys_clk
    SLICE_X35Y31         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  linienmodule_csrstorage1_storage_full0_reg[9]/Q
                         net (fo=3, routed)           1.745     7.025    data21__0[1]
    SLICE_X22Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  linienmodule_deltasigma2_sigma[11]_i_4/O
                         net (fo=1, routed)           0.000     7.149    linienmodule_deltasigma2_sigma[11]_i_4_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.699 r  linienmodule_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    linienmodule_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.033 r  linienmodule_deltasigma2_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.033    linienmodule_deltasigma2_sigma_reg[15]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.495     8.407    sys_double_clk
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[13]/C
                         clock pessimism              0.079     8.487    
                         clock uncertainty           -0.189     8.298    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062     8.360    linienmodule_deltasigma2_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 linienmodule_slow_out_shifted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.575ns (48.797%)  route 1.653ns (51.203%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.477 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.743     4.904    sys_clk
    SLICE_X43Y18         FDRE                                         r  linienmodule_slow_out_shifted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     5.323 r  linienmodule_slow_out_shifted_reg[5]/Q
                         net (fo=2, routed)           1.653     6.976    linienmodule_slow_out_shifted[5]
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.297     7.273 r  linienmodule_deltasigma0_sigma[8]_i_5/O
                         net (fo=1, routed)           0.000     7.273    linienmodule_deltasigma0_sigma[8]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  linienmodule_deltasigma0_sigma_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    linienmodule_deltasigma0_sigma_reg[8]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.132 r  linienmodule_deltasigma0_sigma_reg[15]_i_1/CO[2]
                         net (fo=1, routed)           0.000     8.132    linienmodule_deltasigma0_sigma_reg[15]_i_1_n_1
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.565     8.477    sys_double_clk
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[15]/C
                         clock pessimism              0.079     8.557    
                         clock uncertainty           -0.189     8.368    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.094     8.462    linienmodule_deltasigma0_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 linienmodule_slow_out_shifted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 1.565ns (48.638%)  route 1.653ns (51.362%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.477 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.743     4.904    sys_clk
    SLICE_X43Y18         FDRE                                         r  linienmodule_slow_out_shifted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     5.323 r  linienmodule_slow_out_shifted_reg[5]/Q
                         net (fo=2, routed)           1.653     6.976    linienmodule_slow_out_shifted[5]
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.297     7.273 r  linienmodule_deltasigma0_sigma[8]_i_5/O
                         net (fo=1, routed)           0.000     7.273    linienmodule_deltasigma0_sigma[8]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  linienmodule_deltasigma0_sigma_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    linienmodule_deltasigma0_sigma_reg[8]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.122 r  linienmodule_deltasigma0_sigma_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.122    linienmodule_deltasigma0_sigma_reg[15]_i_1_n_7
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.565     8.477    sys_double_clk
    SLICE_X42Y19         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[13]/C
                         clock pessimism              0.079     8.557    
                         clock uncertainty           -0.189     8.368    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.109     8.477    linienmodule_deltasigma0_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 linienmodule_slow_out_shifted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.552ns (48.429%)  route 1.653ns (51.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 8.478 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.743     4.904    sys_clk
    SLICE_X43Y18         FDRE                                         r  linienmodule_slow_out_shifted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     5.323 r  linienmodule_slow_out_shifted_reg[5]/Q
                         net (fo=2, routed)           1.653     6.976    linienmodule_slow_out_shifted[5]
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.297     7.273 r  linienmodule_deltasigma0_sigma[8]_i_5/O
                         net (fo=1, routed)           0.000     7.273    linienmodule_deltasigma0_sigma[8]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  linienmodule_deltasigma0_sigma_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    linienmodule_deltasigma0_sigma_reg[8]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.109    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_6
    SLICE_X42Y18         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=82, routed)          1.566     8.478    sys_double_clk
    SLICE_X42Y18         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[10]/C
                         clock pessimism              0.079     8.558    
                         clock uncertainty           -0.189     8.369    
    SLICE_X42Y18         FDRE (Setup_fdre_C_D)        0.109     8.478    linienmodule_deltasigma0_sigma_reg[10]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  0.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.279ns (39.436%)  route 0.428ns (60.564%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.548     1.603    sys_clk
    SLICE_X20Y26         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  linienmodule_csrstorage1_storage_full0_reg[0]/Q
                         net (fo=3, routed)           0.428     2.196    linienmodule_csrstorage1_storage_full0_reg_n_0_[0]
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.045     2.241 r  linienmodule_deltasigma2_sigma[3]_i_5/O
                         net (fo=1, routed)           0.000     2.241    linienmodule_deltasigma2_sigma[3]_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.311 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.311    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_7
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.827     1.973    sys_double_clk
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[0]/C
                         clock pessimism             -0.040     1.933    
                         clock uncertainty            0.189     2.122    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     2.227    linienmodule_deltasigma2_sigma_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.251ns (35.377%)  route 0.458ns (64.623%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.557     1.612    sys_clk
    SLICE_X18Y32         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  linienmodule_csrstorage1_storage_full0_reg[13]/Q
                         net (fo=3, routed)           0.458     2.212    data21__0[5]
    SLICE_X22Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.257 r  linienmodule_deltasigma2_sigma[15]_i_3/O
                         net (fo=1, routed)           0.000     2.257    linienmodule_deltasigma2_sigma[15]_i_3_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.322 r  linienmodule_deltasigma2_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.322    linienmodule_deltasigma2_sigma_reg[15]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[13]/C
                         clock pessimism             -0.040     1.934    
                         clock uncertainty            0.189     2.123    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     2.228    linienmodule_deltasigma2_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.310ns (43.096%)  route 0.409ns (56.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.548     1.603    sys_clk
    SLICE_X20Y26         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  linienmodule_csrstorage1_storage_full0_reg[1]/Q
                         net (fo=3, routed)           0.409     2.176    linienmodule_csrstorage1_storage_full0_reg_n_0_[1]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.322 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.322    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_5
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.827     1.973    sys_double_clk
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[2]/C
                         clock pessimism             -0.040     1.933    
                         clock uncertainty            0.189     2.122    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     2.227    linienmodule_deltasigma2_sigma_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.331ns (44.710%)  route 0.409ns (55.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.548     1.603    sys_clk
    SLICE_X20Y26         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  linienmodule_csrstorage1_storage_full0_reg[1]/Q
                         net (fo=3, routed)           0.409     2.176    linienmodule_csrstorage1_storage_full0_reg_n_0_[1]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.343 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.343    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_4
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.827     1.973    sys_double_clk
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[3]/C
                         clock pessimism             -0.040     1.933    
                         clock uncertainty            0.189     2.122    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     2.227    linienmodule_deltasigma2_sigma_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.288ns (38.761%)  route 0.455ns (61.239%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.548     1.603    sys_clk
    SLICE_X20Y26         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  linienmodule_csrstorage1_storage_full0_reg[0]/Q
                         net (fo=3, routed)           0.455     2.222    linienmodule_csrstorage1_storage_full0_reg_n_0_[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.346 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.346    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_6
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.827     1.973    sys_double_clk
    SLICE_X22Y42         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[1]/C
                         clock pessimism             -0.040     1.933    
                         clock uncertainty            0.189     2.122    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     2.227    linienmodule_deltasigma2_sigma_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.287ns (38.744%)  route 0.454ns (61.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.557     1.612    sys_clk
    SLICE_X18Y32         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  linienmodule_csrstorage1_storage_full0_reg[13]/Q
                         net (fo=3, routed)           0.454     2.207    data21__0[5]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.353 r  linienmodule_deltasigma2_sigma_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.353    linienmodule_deltasigma2_sigma_reg[15]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X22Y45         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[14]/C
                         clock pessimism             -0.040     1.934    
                         clock uncertainty            0.189     2.123    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     2.228    linienmodule_deltasigma2_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 linienmodule_slow_out_shifted_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.252ns (32.579%)  route 0.521ns (67.421%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.585     1.640    sys_clk
    SLICE_X43Y18         FDRE                                         r  linienmodule_slow_out_shifted_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  linienmodule_slow_out_shifted_reg[10]/Q
                         net (fo=2, routed)           0.521     2.303    linienmodule_slow_out_shifted[10]
    SLICE_X42Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.348 r  linienmodule_deltasigma0_sigma[12]_i_4/O
                         net (fo=1, routed)           0.000     2.348    linienmodule_deltasigma0_sigma[12]_i_4_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.414 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.414    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_6
    SLICE_X42Y18         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.852     1.998    sys_double_clk
    SLICE_X42Y18         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[10]/C
                         clock pessimism             -0.040     1.958    
                         clock uncertainty            0.189     2.147    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.134     2.281    linienmodule_deltasigma0_sigma_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.365ns (47.138%)  route 0.409ns (52.862%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.548     1.603    sys_clk
    SLICE_X20Y26         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  linienmodule_csrstorage1_storage_full0_reg[1]/Q
                         net (fo=3, routed)           0.409     2.176    linienmodule_csrstorage1_storage_full0_reg_n_0_[1]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.323 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.323    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.377 r  linienmodule_deltasigma2_sigma_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.377    linienmodule_deltasigma2_sigma_reg[7]_i_1_n_7
    SLICE_X22Y43         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X22Y43         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[4]/C
                         clock pessimism             -0.040     1.934    
                         clock uncertainty            0.189     2.123    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     2.228    linienmodule_deltasigma2_sigma_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage1_storage_full0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma2_sigma_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.376ns (47.879%)  route 0.409ns (52.121%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.548     1.603    sys_clk
    SLICE_X20Y26         FDRE                                         r  linienmodule_csrstorage1_storage_full0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  linienmodule_csrstorage1_storage_full0_reg[1]/Q
                         net (fo=3, routed)           0.409     2.176    linienmodule_csrstorage1_storage_full0_reg_n_0_[1]
    SLICE_X22Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.323 r  linienmodule_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.323    linienmodule_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.388 r  linienmodule_deltasigma2_sigma_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.388    linienmodule_deltasigma2_sigma_reg[7]_i_1_n_5
    SLICE_X22Y43         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X22Y43         FDRE                                         r  linienmodule_deltasigma2_sigma_reg[6]/C
                         clock pessimism             -0.040     1.934    
                         clock uncertainty            0.189     2.123    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     2.228    linienmodule_deltasigma2_sigma_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 linienmodule_csrstorage0_storage_full0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma1_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.251ns (31.066%)  route 0.557ns (68.934%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.555     1.610    sys_clk
    SLICE_X18Y30         FDRE                                         r  linienmodule_csrstorage0_storage_full0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  linienmodule_csrstorage0_storage_full0_reg[14]/Q
                         net (fo=3, routed)           0.557     2.308    data19__0[6]
    SLICE_X24Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.353 r  linienmodule_deltasigma1_sigma[15]_i_2/O
                         net (fo=1, routed)           0.000     2.353    linienmodule_deltasigma1_sigma[15]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.418 r  linienmodule_deltasigma1_sigma_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.418    linienmodule_deltasigma1_sigma_reg[15]_i_1_n_5
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=82, routed)          0.828     1.974    sys_double_clk
    SLICE_X24Y46         FDRE                                         r  linienmodule_deltasigma1_sigma_reg[14]/C
                         clock pessimism             -0.040     1.934    
                         clock uncertainty            0.189     2.123    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.134     2.257    linienmodule_deltasigma1_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_2

Setup :           12  Failing Endpoints,  Worst Slack       -1.625ns,  Total Violation       -4.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.625ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_arm_do_reg_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 1.138ns (10.586%)  route 9.612ns (89.414%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.124     9.749 f  red_pitaya_scope/i_bridge/adc_arm_do_i_2/O
                         net (fo=4, routed)           2.393    12.142    red_pitaya_scope/i_bridge/adc_arm_do_i_2_n_0
    SLICE_X21Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.266 r  red_pitaya_scope/i_bridge/adc_arm_do_rep__1_i_1/O
                         net (fo=1, routed)           1.460    13.726    red_pitaya_scope/i_bridge_n_63
    SLICE_X25Y18         FDRE                                         r  red_pitaya_scope/adc_arm_do_reg_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.485    12.397    red_pitaya_scope/sys_clk
    SLICE_X25Y18         FDRE                                         r  red_pitaya_scope/adc_arm_do_reg_rep__1/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.235    12.162    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)       -0.061    12.101    red_pitaya_scope/adc_arm_do_reg_rep__1
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                 -1.625    

Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_a_tresh_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 1.040ns (11.124%)  route 8.309ns (88.876%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     9.775 r  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_1/O
                         net (fo=14, routed)          2.550    12.325    red_pitaya_scope/i_bridge_n_106
    SLICE_X27Y16         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.492    12.404    red_pitaya_scope/sys_clk
    SLICE_X27Y16         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[13]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.235    12.169    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.407    11.762    red_pitaya_scope/set_a_tresh_reg[13]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_a_tresh_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 1.040ns (11.124%)  route 8.309ns (88.876%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     9.775 r  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_1/O
                         net (fo=14, routed)          2.550    12.325    red_pitaya_scope/i_bridge_n_106
    SLICE_X27Y16         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.492    12.404    red_pitaya_scope/sys_clk
    SLICE_X27Y16         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[1]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.235    12.169    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.407    11.762    red_pitaya_scope/set_a_tresh_reg[1]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_a_tresh_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 1.040ns (11.124%)  route 8.309ns (88.876%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     9.775 r  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_1/O
                         net (fo=14, routed)          2.550    12.325    red_pitaya_scope/i_bridge_n_106
    SLICE_X27Y16         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.492    12.404    red_pitaya_scope/sys_clk
    SLICE_X27Y16         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[6]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.235    12.169    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.407    11.762    red_pitaya_scope/set_a_tresh_reg[6]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_a_tresh_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 1.040ns (11.231%)  route 8.220ns (88.769%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     9.775 r  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_1/O
                         net (fo=14, routed)          2.461    12.236    red_pitaya_scope/i_bridge_n_106
    SLICE_X1Y12          FDSE                                         r  red_pitaya_scope/set_a_tresh_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.543    12.455    red_pitaya_scope/sys_clk
    SLICE_X1Y12          FDSE                                         r  red_pitaya_scope/set_a_tresh_reg[12]/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.235    12.220    
    SLICE_X1Y12          FDSE (Setup_fdse_C_CE)      -0.407    11.813    red_pitaya_scope/set_a_tresh_reg[12]
  -------------------------------------------------------------------
                         required time                         11.813    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_a_tresh_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 1.040ns (11.295%)  route 8.168ns (88.705%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     9.775 r  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_1/O
                         net (fo=14, routed)          2.409    12.184    red_pitaya_scope/i_bridge_n_106
    SLICE_X27Y15         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.493    12.405    red_pitaya_scope/sys_clk
    SLICE_X27Y15         FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[2]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.235    12.170    
    SLICE_X27Y15         FDRE (Setup_fdre_C_CE)      -0.407    11.763    red_pitaya_scope/set_a_tresh_reg[2]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_trig_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 1.014ns (10.666%)  route 8.493ns (89.334%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.827    10.141    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.265 r  red_pitaya_scope/i_bridge/adc_trig_sw_i_1/O
                         net (fo=1, routed)           2.218    12.483    red_pitaya_scope/adc_trig_sw0
    SLICE_X9Y18          FDRE                                         r  red_pitaya_scope/adc_trig_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.497    12.409    red_pitaya_scope/sys_clk
    SLICE_X9Y18          FDRE                                         r  red_pitaya_scope/adc_trig_sw_reg/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.235    12.174    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)       -0.061    12.113    red_pitaya_scope/adc_trig_sw_reg
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_a_tresh_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 1.040ns (11.607%)  route 7.920ns (88.393%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     9.775 r  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_1/O
                         net (fo=14, routed)          2.161    11.936    red_pitaya_scope/i_bridge_n_106
    SLICE_X1Y13          FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.542    12.454    red_pitaya_scope/sys_clk
    SLICE_X1Y13          FDRE                                         r  red_pitaya_scope/set_a_tresh_reg[10]/C
                         clock pessimism              0.000    12.454    
                         clock uncertainty           -0.235    12.219    
    SLICE_X1Y13          FDRE (Setup_fdre_C_CE)      -0.407    11.812    red_pitaya_scope/set_a_tresh_reg[10]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_a_tresh_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 1.040ns (11.607%)  route 7.920ns (88.393%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     9.775 r  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_1/O
                         net (fo=14, routed)          2.161    11.936    red_pitaya_scope/i_bridge_n_106
    SLICE_X1Y13          FDSE                                         r  red_pitaya_scope/set_a_tresh_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.542    12.454    red_pitaya_scope/sys_clk
    SLICE_X1Y13          FDSE                                         r  red_pitaya_scope/set_a_tresh_reg[7]/C
                         clock pessimism              0.000    12.454    
                         clock uncertainty           -0.235    12.219    
    SLICE_X1Y13          FDSE (Setup_fdse_C_CE)      -0.407    11.812    red_pitaya_scope/set_a_tresh_reg[7]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/adc_arm_do_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 1.138ns (12.203%)  route 8.188ns (87.797%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.668     2.976    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y20         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  red_pitaya_scope/i_bridge/addr_o_reg[10]/Q
                         net (fo=4, routed)           1.362     4.856    red_pitaya_scope/i_bridge/addr_o_reg[15]_0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.980 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6/O
                         net (fo=2, routed)           1.431     6.411    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_6_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.535 r  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2/O
                         net (fo=4, routed)           1.655     8.190    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.314 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2/O
                         net (fo=9, routed)           1.311     9.625    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.124     9.749 f  red_pitaya_scope/i_bridge/adc_arm_do_i_2/O
                         net (fo=4, routed)           2.429    12.178    red_pitaya_scope/i_bridge/adc_arm_do_i_2_n_0
    SLICE_X20Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.302 r  red_pitaya_scope/i_bridge/adc_arm_do_rep_i_1/O
                         net (fo=1, routed)           0.000    12.302    red_pitaya_scope/i_bridge_n_61
    SLICE_X20Y24         FDRE                                         r  red_pitaya_scope/adc_arm_do_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4/O
                         net (fo=11045, routed)       1.482    12.394    red_pitaya_scope/sys_clk
    SLICE_X20Y24         FDRE                                         r  red_pitaya_scope/adc_arm_do_reg_rep/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.235    12.159    
    SLICE_X20Y24         FDRE (Setup_fdre_C_D)        0.079    12.238    red_pitaya_scope/adc_arm_do_reg_rep
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                 -0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bus_clk_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_stb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.184ns (11.819%)  route 1.373ns (88.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.579     0.920    bus_clk_bridge/CLK
    SLICE_X2Y32          FDRE                                         r  bus_clk_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  bus_clk_bridge/sys_wr_reg/Q
                         net (fo=3, routed)           1.373     2.433    bus_clk_bridge/sys_wr
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.043     2.476 r  bus_clk_bridge/linienmodule_stb_i_1/O
                         net (fo=1, routed)           0.000     2.476    linienmodule_stb0
    SLICE_X2Y31          FDRE                                         r  linienmodule_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.844     1.990    sys_clk
    SLICE_X2Y31          FDRE                                         r  linienmodule_stb_reg/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.235     2.225    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.107     2.332    linienmodule_stb_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_dly_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.141ns (9.299%)  route 1.375ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.551     0.892    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X23Y20         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  red_pitaya_scope/i_bridge/wdata_o_reg[16]/Q
                         net (fo=10, routed)          1.375     2.408    red_pitaya_scope/i_bridge_n_33
    SLICE_X31Y22         FDRE                                         r  red_pitaya_scope/set_dly_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.818     1.964    red_pitaya_scope/sys_clk
    SLICE_X31Y22         FDRE                                         r  red_pitaya_scope/set_dly_reg[16]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.235     2.199    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.059     2.258    red_pitaya_scope/set_dly_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bus_clk_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_csr_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.186ns (11.933%)  route 1.373ns (88.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.579     0.920    bus_clk_bridge/CLK
    SLICE_X2Y32          FDRE                                         r  bus_clk_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  bus_clk_bridge/sys_wr_reg/Q
                         net (fo=3, routed)           1.373     2.433    bus_clk_bridge/sys_wr
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.045     2.478 r  bus_clk_bridge/linienmodule_csr_we_i_1/O
                         net (fo=1, routed)           0.000     2.478    linienmodule_sys_wen
    SLICE_X2Y31          FDRE                                         r  linienmodule_csr_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.844     1.990    sys_clk
    SLICE_X2Y31          FDRE                                         r  linienmodule_csr_we_reg/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.235     2.225    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.092     2.317    linienmodule_csr_we_reg
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_dly_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.141ns (9.359%)  route 1.366ns (90.641%))
  Logic Levels:           0  
  Clock Path Skew:        1.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.583     0.924    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X40Y20         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_scope/i_bridge/wdata_o_reg[17]/Q
                         net (fo=10, routed)          1.366     2.430    red_pitaya_scope/i_bridge_n_32
    SLICE_X31Y22         FDRE                                         r  red_pitaya_scope/set_dly_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.818     1.964    red_pitaya_scope/sys_clk
    SLICE_X31Y22         FDRE                                         r  red_pitaya_scope/set_dly_reg[17]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.235     2.199    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.061     2.260    red_pitaya_scope/set_dly_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_dly_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.141ns (9.240%)  route 1.385ns (90.760%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.582     0.923    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X39Y19         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_scope/i_bridge/wdata_o_reg[25]/Q
                         net (fo=2, routed)           1.385     2.448    red_pitaya_scope/i_bridge_n_24
    SLICE_X28Y20         FDRE                                         r  red_pitaya_scope/set_dly_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.820     1.966    red_pitaya_scope/sys_clk
    SLICE_X28Y20         FDRE                                         r  red_pitaya_scope/set_dly_reg[25]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.235     2.201    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.063     2.264    red_pitaya_scope/set_dly_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_dec_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.164ns (10.610%)  route 1.382ns (89.390%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.560     0.901    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X32Y12         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  red_pitaya_scope/i_bridge/wdata_o_reg[10]/Q
                         net (fo=14, routed)          1.382     2.446    red_pitaya_scope/i_bridge_n_39
    SLICE_X31Y21         FDRE                                         r  red_pitaya_scope/set_dec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.819     1.965    red_pitaya_scope/sys_clk
    SLICE_X31Y21         FDRE                                         r  red_pitaya_scope/set_dec_reg[10]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.235     2.200    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.061     2.261    red_pitaya_scope/set_dec_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bus_clk_bridge/addr_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_csr_adr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.164ns (10.618%)  route 1.381ns (89.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.559     0.900    bus_clk_bridge/CLK
    SLICE_X32Y15         FDRE                                         r  bus_clk_bridge/addr_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bus_clk_bridge/addr_o_reg[15]/Q
                         net (fo=1, routed)           1.381     2.444    linienmodule_sys_addr[15]
    SLICE_X32Y16         FDRE                                         r  linienmodule_csr_adr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.824     1.970    sys_clk
    SLICE_X32Y16         FDRE                                         r  linienmodule_csr_adr_reg[13]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.235     2.205    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.052     2.257    linienmodule_csr_adr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_dec_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.141ns (9.093%)  route 1.410ns (90.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.583     0.924    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X40Y20         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_scope/i_bridge/wdata_o_reg[17]/Q
                         net (fo=10, routed)          1.410     2.474    red_pitaya_scope/i_bridge_n_32
    SLICE_X22Y17         FDRE                                         r  red_pitaya_scope/set_dec_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.820     1.966    red_pitaya_scope/sys_clk
    SLICE_X22Y17         FDRE                                         r  red_pitaya_scope/set_dec_reg[17]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.235     2.201    
    SLICE_X22Y17         FDRE (Hold_fdre_C_D)         0.066     2.267    red_pitaya_scope/set_dec_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 bus_clk_bridge/wdata_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_csr_dat_w_reg[6]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.141ns (8.882%)  route 1.447ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.554     0.895    bus_clk_bridge/CLK
    SLICE_X17Y29         FDRE                                         r  bus_clk_bridge/wdata_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  bus_clk_bridge/wdata_o_reg[6]/Q
                         net (fo=5, routed)           1.447     2.482    wdata_o[6]
    SLICE_X23Y28         FDRE                                         r  linienmodule_csr_dat_w_reg[6]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.816     1.962    sys_clk
    SLICE_X23Y28         FDRE                                         r  linienmodule_csr_dat_w_reg[6]_rep__2/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.235     2.197    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.076     2.273    linienmodule_csr_dat_w_reg[6]_rep__2
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 bus_clk_bridge/addr_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_csr_adr_reg[0]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.141ns (8.858%)  route 1.451ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.584     0.925    bus_clk_bridge/CLK
    SLICE_X3Y40          FDRE                                         r  bus_clk_bridge/addr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  bus_clk_bridge/addr_o_reg[2]/Q
                         net (fo=15, routed)          1.451     2.516    linienmodule_sys_addr[2]
    SLICE_X1Y35          FDRE                                         r  linienmodule_csr_adr_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4/O
                         net (fo=11045, routed)       0.846     1.992    sys_clk
    SLICE_X1Y35          FDRE                                         r  linienmodule_csr_adr_reg[0]_rep__3/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.235     2.227    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.075     2.302    linienmodule_csr_adr_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.032ns,  Total Violation       -0.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_buf_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.702ns (48.893%)  route 2.824ns (51.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.723     4.885    red_pitaya_scope/sys_clk
    RAMB36_X0Y1          RAMB36E1                                     r  red_pitaya_scope/adc_b_buf_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.339 r  red_pitaya_scope/adc_b_buf_reg_3/DOBDO[0]
                         net (fo=1, routed)           1.314     8.653    red_pitaya_scope/i_bridge/p_2_in[20]
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     8.777 f  red_pitaya_scope/i_bridge/axi_rdata_o[22]_i_3/O
                         net (fo=1, routed)           0.900     9.677    red_pitaya_scope/i_bridge/axi_rdata_o[22]_i_3_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.801 r  red_pitaya_scope/i_bridge/axi_rdata_o[22]_i_1/O
                         net (fo=1, routed)           0.610    10.411    axi_slave/axi_rdata_o_reg[22]_0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.489    10.681    axi_slave/FCLK_CLK0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[22]/C
                         clock pessimism              0.000    10.681    
                         clock uncertainty           -0.235    10.446    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.067    10.379    axi_slave/axi_rdata_o_reg[22]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 2.702ns (47.411%)  route 2.997ns (52.589%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 10.722 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.705     4.867    red_pitaya_scope/sys_clk
    RAMB36_X2Y6          RAMB36E1                                     r  red_pitaya_scope/adc_b_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.321 r  red_pitaya_scope/adc_b_buf_reg_6/DOBDO[1]
                         net (fo=1, routed)           2.304     9.624    red_pitaya_scope/i_bridge/p_2_in[27]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.124     9.748 r  red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_2/O
                         net (fo=1, routed)           0.694    10.442    red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_2_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.566 r  red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_1/O
                         net (fo=1, routed)           0.000    10.566    axi_slave/axi_rdata_o_reg[29]_0
    SLICE_X0Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.530    10.722    axi_slave/FCLK_CLK0
    SLICE_X0Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/C
                         clock pessimism              0.000    10.722    
                         clock uncertainty           -0.235    10.487    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.081    10.568    axi_slave/axi_rdata_o_reg[29]
  -------------------------------------------------------------------
                         required time                         10.568    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_buf_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 2.702ns (49.503%)  route 2.756ns (50.497%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.716     4.878    red_pitaya_scope/sys_clk
    RAMB36_X1Y0          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.332 r  red_pitaya_scope/adc_a_buf_reg_3/DOBDO[0]
                         net (fo=1, routed)           1.740     9.072    red_pitaya_scope/i_bridge/p_2_in[6]
    SLICE_X27Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.196 f  red_pitaya_scope/i_bridge/axi_rdata_o[6]_i_3/O
                         net (fo=1, routed)           1.016    10.212    axi_slave/axi_rdata_o_reg[6]_1
    SLICE_X16Y37         LUT5 (Prop_lut5_I2_O)        0.124    10.336 r  axi_slave/axi_rdata_o[6]_i_1/O
                         net (fo=1, routed)           0.000    10.336    axi_slave/ps_sys_rdata[6]
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.496    10.688    axi_slave/FCLK_CLK0
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.235    10.453    
    SLICE_X16Y37         FDRE (Setup_fdre_C_D)        0.081    10.534    axi_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_buf_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.702ns (50.112%)  route 2.690ns (49.888%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.717     4.879    red_pitaya_scope/sys_clk
    RAMB36_X2Y0          RAMB36E1                                     r  red_pitaya_scope/adc_b_buf_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.333 r  red_pitaya_scope/adc_b_buf_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.930     9.262    red_pitaya_scope/i_bridge/p_2_in[16]
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_4/O
                         net (fo=1, routed)           0.760    10.147    red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.271 r  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_1/O
                         net (fo=1, routed)           0.000    10.271    axi_slave/axi_rdata_o_reg[18]_0
    SLICE_X12Y41         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.506    10.698    axi_slave/FCLK_CLK0
    SLICE_X12Y41         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/C
                         clock pessimism              0.000    10.698    
                         clock uncertainty           -0.235    10.463    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.079    10.542    axi_slave/axi_rdata_o_reg[18]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_buf_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.702ns (50.208%)  route 2.680ns (49.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.715     4.877    red_pitaya_scope/sys_clk
    RAMB36_X1Y1          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.331 r  red_pitaya_scope/adc_a_buf_reg_0/DOBDO[0]
                         net (fo=1, routed)           2.148     9.479    red_pitaya_scope/i_bridge/p_2_in[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     9.603 r  red_pitaya_scope/i_bridge/axi_rdata_o[0]_i_2/O
                         net (fo=1, routed)           0.532    10.134    axi_slave/axi_rdata_o_reg[0]_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.258 r  axi_slave/axi_rdata_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.258    axi_slave/ps_sys_rdata[0]
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.495    10.688    axi_slave/FCLK_CLK0
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.235    10.452    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.079    10.531    axi_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_buf_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.702ns (50.623%)  route 2.635ns (49.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.713     4.875    red_pitaya_scope/sys_clk
    RAMB36_X2Y2          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.329 r  red_pitaya_scope/adc_a_buf_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.118     8.447    red_pitaya_scope/i_bridge/p_2_in[2]
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.571 f  red_pitaya_scope/i_bridge/axi_rdata_o[2]_i_3/O
                         net (fo=1, routed)           1.517    10.088    axi_slave/axi_rdata_o_reg[2]_1
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.212 r  axi_slave/axi_rdata_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.212    axi_slave/ps_sys_rdata[2]
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.495    10.688    axi_slave/FCLK_CLK0
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.235    10.452    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.079    10.531    axi_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_buf_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 2.702ns (51.104%)  route 2.585ns (48.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.702     4.864    red_pitaya_scope/sys_clk
    RAMB36_X2Y4          RAMB36E1                                     r  red_pitaya_scope/adc_b_buf_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.318 r  red_pitaya_scope/adc_b_buf_reg_5/DOBDO[1]
                         net (fo=1, routed)           0.851     8.169    red_pitaya_scope/i_bridge/p_2_in[25]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.293 r  red_pitaya_scope/i_bridge/axi_rdata_o[27]_i_2/O
                         net (fo=1, routed)           1.734    10.027    red_pitaya_scope/i_bridge/axi_rdata_o[27]_i_2_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.151 r  red_pitaya_scope/i_bridge/axi_rdata_o[27]_i_1/O
                         net (fo=1, routed)           0.000    10.151    axi_slave/axi_rdata_o_reg[27]_0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.489    10.681    axi_slave/FCLK_CLK0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[27]/C
                         clock pessimism              0.000    10.681    
                         clock uncertainty           -0.235    10.446    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.032    10.478    axi_slave/axi_rdata_o_reg[27]
  -------------------------------------------------------------------
                         required time                         10.478    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_buf_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 2.702ns (51.511%)  route 2.544ns (48.489%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.706     4.868    red_pitaya_scope/sys_clk
    RAMB36_X2Y10         RAMB36E1                                     r  red_pitaya_scope/adc_b_buf_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.322 r  red_pitaya_scope/adc_b_buf_reg_4/DOBDO[0]
                         net (fo=1, routed)           1.337     8.659    red_pitaya_scope/i_bridge/p_2_in[22]
    SLICE_X27Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.783 f  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_5/O
                         net (fo=1, routed)           1.206     9.989    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_5_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_1/O
                         net (fo=1, routed)           0.000    10.113    axi_slave/axi_rdata_o_reg[24]_0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.489    10.681    axi_slave/FCLK_CLK0
    SLICE_X7Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[24]/C
                         clock pessimism              0.000    10.681    
                         clock uncertainty           -0.235    10.446    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.031    10.477    axi_slave/axi_rdata_o_reg[24]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 red_pitaya_scope/set_dec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.364ns (25.472%)  route 3.991ns (74.528%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.662     4.823    red_pitaya_scope/sys_clk
    SLICE_X17Y19         FDRE                                         r  red_pitaya_scope/set_dec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  red_pitaya_scope/set_dec_reg[11]/Q
                         net (fo=19, routed)          1.243     6.522    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31]_0[11]
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.124     6.646 r  red_pitaya_scope/i_bridge/axi_rdata_o[11]_i_8/O
                         net (fo=1, routed)           0.000     6.646    red_pitaya_scope/i_bridge/axi_rdata_o[11]_i_8_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I0_O)      0.238     6.884 r  red_pitaya_scope/i_bridge/axi_rdata_o_reg[11]_i_6/O
                         net (fo=1, routed)           0.491     7.375    red_pitaya_scope/i_bridge/axi_rdata_o_reg[11]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.298     7.673 r  red_pitaya_scope/i_bridge/axi_rdata_o[11]_i_3/O
                         net (fo=1, routed)           1.279     8.952    red_pitaya_scope/i_bridge/axi_rdata_o[11]_i_3_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.124     9.076 r  red_pitaya_scope/i_bridge/axi_rdata_o[11]_i_2/O
                         net (fo=1, routed)           0.978    10.054    red_pitaya_scope/i_bridge/axi_rdata_o[11]_i_2_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.178 r  red_pitaya_scope/i_bridge/axi_rdata_o[11]_i_1/O
                         net (fo=1, routed)           0.000    10.178    axi_slave/axi_rdata_o_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  axi_slave/axi_rdata_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.506    10.698    axi_slave/FCLK_CLK0
    SLICE_X12Y41         FDRE                                         r  axi_slave/axi_rdata_o_reg[11]/C
                         clock pessimism              0.000    10.698    
                         clock uncertainty           -0.235    10.463    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.081    10.544    axi_slave/axi_rdata_o_reg[11]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_buf_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.578ns (48.832%)  route 2.701ns (51.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4/O
                         net (fo=11045, routed)       1.716     4.878    red_pitaya_scope/sys_clk
    RAMB36_X2Y9          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.332 r  red_pitaya_scope/adc_a_buf_reg_5/DOBDO[0]
                         net (fo=1, routed)           2.701    10.033    red_pitaya_scope/i_bridge/p_2_in[10]
    SLICE_X12Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.157 r  red_pitaya_scope/i_bridge/axi_rdata_o[10]_i_1/O
                         net (fo=1, routed)           0.000    10.157    axi_slave/axi_rdata_o_reg[10]_0
    SLICE_X12Y13         FDRE                                         r  axi_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         1.502    10.694    axi_slave/FCLK_CLK0
    SLICE_X12Y13         FDRE                                         r  axi_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.000    10.694    
                         clock uncertainty           -0.235    10.459    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.077    10.536    axi_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 bus_clk_bridge/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bus_clk_bridge/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.578     1.633    bus_clk_bridge/sys_clk
    SLICE_X2Y31          FDRE                                         r  bus_clk_bridge/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141     1.774 r  bus_clk_bridge/dst_done_reg/Q
                         net (fo=2, routed)           0.133     1.907    bus_clk_bridge/dst_done
    SLICE_X2Y32          FDRE                                         r  bus_clk_bridge/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.845     1.215    bus_clk_bridge/CLK
    SLICE_X2Y32          FDRE                                         r  bus_clk_bridge/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.235     1.450    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.075     1.525    bus_clk_bridge/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 linienmodule_sys_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.477%)  route 0.198ns (51.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.556     1.611    sys_clk
    SLICE_X21Y36         FDRE                                         r  linienmodule_sys_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  linienmodule_sys_rdata_reg[6]/Q
                         net (fo=1, routed)           0.198     1.950    axi_slave/axi_rdata_o_reg[7]_2[6]
    SLICE_X16Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.995 r  axi_slave/axi_rdata_o[6]_i_1/O
                         net (fo=1, routed)           0.000     1.995    axi_slave/ps_sys_rdata[6]
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.827     1.197    axi_slave/FCLK_CLK0
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.235     1.432    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.121     1.553    axi_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 linienmodule_sys_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.346%)  route 0.253ns (57.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.556     1.611    sys_clk
    SLICE_X23Y36         FDRE                                         r  linienmodule_sys_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  linienmodule_sys_rdata_reg[7]/Q
                         net (fo=1, routed)           0.253     2.005    axi_slave/axi_rdata_o_reg[7]_2[7]
    SLICE_X16Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.050 r  axi_slave/axi_rdata_o[7]_i_1/O
                         net (fo=1, routed)           0.000     2.050    axi_slave/ps_sys_rdata[7]
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.827     1.197    axi_slave/FCLK_CLK0
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.235     1.432    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.121     1.553    axi_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dly_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.226ns (43.302%)  route 0.296ns (56.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.572     1.627    red_pitaya_scope/sys_clk
    SLICE_X2Y24          FDRE                                         r  red_pitaya_scope/set_dly_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.128     1.755 r  red_pitaya_scope/set_dly_reg[29]/Q
                         net (fo=2, routed)           0.296     2.051    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31][29]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.098     2.149 r  red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_1/O
                         net (fo=1, routed)           0.000     2.149    axi_slave/axi_rdata_o_reg[29]_0
    SLICE_X0Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.835     1.205    axi_slave/FCLK_CLK0
    SLICE_X0Y24          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.235     1.440    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.121     1.561    axi_slave/axi_rdata_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.654%)  route 0.369ns (72.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.572     1.627    red_pitaya_scope/i_bridge/sys_clk
    SLICE_X5Y25          FDRE                                         r  red_pitaya_scope/i_bridge/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.768 r  red_pitaya_scope/i_bridge/dst_done_reg/Q
                         net (fo=2, routed)           0.369     2.137    red_pitaya_scope/i_bridge/dst_done
    SLICE_X2Y42          FDRE                                         r  red_pitaya_scope/i_bridge/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.852     1.222    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X2Y42          FDRE                                         r  red_pitaya_scope/i_bridge/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.235     1.457    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.066     1.523    red_pitaya_scope/i_bridge/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_b_filt_pp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.533%)  route 0.353ns (60.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.565     1.620    red_pitaya_scope/sys_clk
    SLICE_X9Y9           FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.761 r  red_pitaya_scope/set_b_filt_pp_reg[23]/Q
                         net (fo=1, routed)           0.158     1.919    red_pitaya_scope/i_bridge/axi_rdata_o_reg[24]_0[23]
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.964 f  red_pitaya_scope/i_bridge/axi_rdata_o[23]_i_3/O
                         net (fo=1, routed)           0.195     2.159    red_pitaya_scope/i_bridge/axi_rdata_o[23]_i_3_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.045     2.204 r  red_pitaya_scope/i_bridge/axi_rdata_o[23]_i_1/O
                         net (fo=1, routed)           0.000     2.204    axi_slave/axi_rdata_o_reg[23]_0
    SLICE_X9Y11          FDRE                                         r  axi_slave/axi_rdata_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.832     1.202    axi_slave/FCLK_CLK0
    SLICE_X9Y11          FDRE                                         r  axi_slave/axi_rdata_o_reg[23]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.235     1.437    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     1.528    axi_slave/axi_rdata_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 linienmodule_sys_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.888%)  route 0.481ns (72.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.557     1.612    sys_clk
    SLICE_X21Y37         FDRE                                         r  linienmodule_sys_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  linienmodule_sys_rdata_reg[0]/Q
                         net (fo=1, routed)           0.481     2.234    axi_slave/axi_rdata_o_reg[7]_2[0]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.279 r  axi_slave/axi_rdata_o[0]_i_1/O
                         net (fo=1, routed)           0.000     2.279    axi_slave/ps_sys_rdata[0]
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.822     1.192    axi_slave/FCLK_CLK0
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.235     1.427    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.121     1.548    axi_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 linienmodule_sys_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.245%)  route 0.497ns (72.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.562     1.617    sys_clk
    SLICE_X7Y36          FDRE                                         r  linienmodule_sys_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  linienmodule_sys_rdata_reg[5]/Q
                         net (fo=1, routed)           0.497     2.255    axi_slave/axi_rdata_o_reg[7]_2[5]
    SLICE_X16Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.300 r  axi_slave/axi_rdata_o[5]_i_1/O
                         net (fo=1, routed)           0.000     2.300    axi_slave/ps_sys_rdata[5]
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.827     1.197    axi_slave/FCLK_CLK0
    SLICE_X16Y37         FDRE                                         r  axi_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.235     1.432    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.120     1.552    axi_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 linienmodule_sys_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.755%)  route 0.493ns (70.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.554     1.609    sys_clk
    SLICE_X20Y32         FDRE                                         r  linienmodule_sys_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  linienmodule_sys_rdata_reg[2]/Q
                         net (fo=1, routed)           0.493     2.267    axi_slave/axi_rdata_o_reg[7]_2[2]
    SLICE_X12Y28         LUT5 (Prop_lut5_I4_O)        0.045     2.312 r  axi_slave/axi_rdata_o[2]_i_1/O
                         net (fo=1, routed)           0.000     2.312    axi_slave/ps_sys_rdata[2]
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.822     1.192    axi_slave/FCLK_CLK0
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.235     1.427    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.121     1.548    axi_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 linienmodule_sys_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.477%)  route 0.517ns (73.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4/O
                         net (fo=11045, routed)       0.562     1.617    sys_clk
    SLICE_X7Y36          FDRE                                         r  linienmodule_sys_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  linienmodule_sys_rdata_reg[4]/Q
                         net (fo=1, routed)           0.517     2.275    axi_slave/axi_rdata_o_reg[7]_2[4]
    SLICE_X12Y28         LUT5 (Prop_lut5_I4_O)        0.045     2.320 r  axi_slave/axi_rdata_o[4]_i_1/O
                         net (fo=1, routed)           0.000     2.320    axi_slave/ps_sys_rdata[4]
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, routed)         0.822     1.192    axi_slave/FCLK_CLK0
    SLICE_X12Y28         FDRE                                         r  axi_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.235     1.427    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120     1.547    axi_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.772    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
clk125_p  | adc_data_a[2]  | FDRE    | -     |     0.335 (r) | FAST    |     1.850 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[3]  | FDRE    | -     |     0.324 (r) | FAST    |     1.738 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[4]  | FDRE    | -     |     0.529 (r) | FAST    |     1.538 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[5]  | FDRE    | -     |     0.621 (r) | FAST    |     1.399 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[6]  | FDRE    | -     |     0.489 (r) | FAST    |     1.581 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[7]  | FDRE    | -     |     0.270 (r) | FAST    |     1.937 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[8]  | FDRE    | -     |     0.275 (r) | FAST    |     1.918 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[9]  | FDRE    | -     |     0.013 (r) | FAST    |     2.306 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[10] | FDRE    | -     |     0.079 (r) | FAST    |     2.245 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[11] | FDRE    | -     |     0.224 (r) | FAST    |     1.972 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[12] | FDRE    | -     |     0.457 (r) | FAST    |     1.665 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[13] | FDRE    | -     |    -0.014 (r) | FAST    |     2.401 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[14] | FDRE    | -     |     0.301 (r) | FAST    |     1.882 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[15] | FDRE    | -     |     0.621 (r) | FAST    |     1.266 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[2]  | FDRE    | -     |    -0.700 (r) | FAST    |     3.486 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[3]  | FDRE    | -     |    -0.615 (r) | FAST    |     3.360 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[4]  | FDRE    | -     |    -0.591 (r) | FAST    |     3.325 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[5]  | FDRE    | -     |    -0.629 (r) | FAST    |     3.443 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[6]  | FDRE    | -     |    -0.085 (r) | FAST    |     2.583 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[7]  | FDRE    | -     |    -0.467 (r) | FAST    |     3.146 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[8]  | FDRE    | -     |    -0.563 (r) | FAST    |     3.307 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[9]  | FDRE    | -     |    -0.666 (r) | FAST    |     3.499 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[10] | FDRE    | -     |    -0.613 (r) | FAST    |     3.380 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[11] | FDRE    | -     |    -0.431 (r) | FAST    |     3.091 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[12] | FDRE    | -     |    -0.680 (r) | FAST    |     3.476 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[13] | FDRE    | -     |    -0.583 (r) | FAST    |     3.385 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[14] | FDRE    | -     |    -0.684 (r) | FAST    |     3.515 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[15] | FDRE    | -     |    -0.592 (r) | FAST    |     3.428 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[0]       | FDRE    | -     |     0.290 (r) | FAST    |     1.475 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[1]       | FDRE    | -     |     0.291 (r) | FAST    |     1.481 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[2]       | FDRE    | -     |     0.269 (r) | FAST    |     1.531 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[3]       | FDRE    | -     |     0.591 (r) | FAST    |     1.165 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[4]       | FDRE    | -     |    -0.045 (r) | FAST    |     2.026 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[5]       | FDRE    | -     |     0.519 (r) | FAST    |     1.158 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[6]       | FDRE    | -     |     0.646 (r) | FAST    |     0.891 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[7]       | FDRE    | -     |    -0.058 (r) | FAST    |     2.046 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[0]       | FDRE    | -     |    -0.549 (r) | FAST    |     2.808 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[1]       | FDRE    | -     |    -0.490 (r) | FAST    |     2.674 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[2]       | FDRE    | -     |    -0.441 (r) | FAST    |     2.621 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[3]       | FDRE    | -     |    -0.358 (r) | FAST    |     2.538 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[4]       | FDRE    | -     |    -0.001 (r) | FAST    |     1.947 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[5]       | FDRE    | -     |    -0.354 (r) | FAST    |     2.537 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[6]       | FDRE    | -     |     0.273 (r) | FAST    |     1.452 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[7]       | FDRE    | -     |    -0.123 (r) | FAST    |     2.194 (r) | SLOW    | clk_2    |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output       | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port         | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+
clk125_p  | dac_clk      | ODDR (IO) | -     |      8.792 (r) | SLOW    |      3.066 (r) | FAST    | clk_1    |
clk125_p  | dac_clk      | ODDR (IO) | -     |      8.792 (f) | SLOW    |      3.066 (f) | FAST    | clk_1    |
clk125_p  | dac_wrt      | ODDR (IO) | -     |      8.799 (r) | SLOW    |      3.072 (r) | FAST    | clk_1    |
clk125_p  | dac_wrt      | ODDR (IO) | -     |      8.799 (f) | SLOW    |      3.072 (f) | FAST    | clk_1    |
clk125_p  | pwm          | FDRE      | -     |     10.326 (r) | SLOW    |      3.348 (r) | FAST    | clk_1    |
clk125_p  | pwm_1        | FDRE      | -     |     10.233 (r) | SLOW    |      3.365 (r) | FAST    | clk_1    |
clk125_p  | pwm_2        | FDRE      | -     |     11.465 (r) | SLOW    |      3.908 (r) | FAST    | clk_1    |
clk125_p  | pwm_3        | FDRE      | -     |     10.115 (r) | SLOW    |      3.287 (r) | FAST    | clk_1    |
clk125_p  | dac_data[0]  | ODDR (IO) | -     |      9.874 (r) | SLOW    |      4.655 (r) | FAST    | clk_2    |
clk125_p  | dac_data[0]  | ODDR (IO) | -     |      9.874 (f) | SLOW    |      4.655 (f) | FAST    | clk_2    |
clk125_p  | dac_data[1]  | ODDR (IO) | -     |      9.864 (r) | SLOW    |      4.645 (r) | FAST    | clk_2    |
clk125_p  | dac_data[1]  | ODDR (IO) | -     |      9.864 (f) | SLOW    |      4.645 (f) | FAST    | clk_2    |
clk125_p  | dac_data[2]  | ODDR (IO) | -     |      9.833 (r) | SLOW    |      4.617 (r) | FAST    | clk_2    |
clk125_p  | dac_data[2]  | ODDR (IO) | -     |      9.833 (f) | SLOW    |      4.617 (f) | FAST    | clk_2    |
clk125_p  | dac_data[3]  | ODDR (IO) | -     |      9.835 (r) | SLOW    |      4.618 (r) | FAST    | clk_2    |
clk125_p  | dac_data[3]  | ODDR (IO) | -     |      9.835 (f) | SLOW    |      4.618 (f) | FAST    | clk_2    |
clk125_p  | dac_data[4]  | ODDR (IO) | -     |      9.808 (r) | SLOW    |      4.594 (r) | FAST    | clk_2    |
clk125_p  | dac_data[4]  | ODDR (IO) | -     |      9.808 (f) | SLOW    |      4.594 (f) | FAST    | clk_2    |
clk125_p  | dac_data[5]  | ODDR (IO) | -     |      9.810 (r) | SLOW    |      4.597 (r) | FAST    | clk_2    |
clk125_p  | dac_data[5]  | ODDR (IO) | -     |      9.810 (f) | SLOW    |      4.597 (f) | FAST    | clk_2    |
clk125_p  | dac_data[6]  | ODDR (IO) | -     |      9.790 (r) | SLOW    |      4.574 (r) | FAST    | clk_2    |
clk125_p  | dac_data[6]  | ODDR (IO) | -     |      9.790 (f) | SLOW    |      4.574 (f) | FAST    | clk_2    |
clk125_p  | dac_data[7]  | ODDR (IO) | -     |      9.789 (r) | SLOW    |      4.572 (r) | FAST    | clk_2    |
clk125_p  | dac_data[7]  | ODDR (IO) | -     |      9.789 (f) | SLOW    |      4.572 (f) | FAST    | clk_2    |
clk125_p  | dac_data[8]  | ODDR (IO) | -     |      9.796 (r) | SLOW    |      4.578 (r) | FAST    | clk_2    |
clk125_p  | dac_data[8]  | ODDR (IO) | -     |      9.796 (f) | SLOW    |      4.578 (f) | FAST    | clk_2    |
clk125_p  | dac_data[9]  | ODDR (IO) | -     |      9.793 (r) | SLOW    |      4.575 (r) | FAST    | clk_2    |
clk125_p  | dac_data[9]  | ODDR (IO) | -     |      9.793 (f) | SLOW    |      4.575 (f) | FAST    | clk_2    |
clk125_p  | dac_data[10] | ODDR (IO) | -     |      9.787 (r) | SLOW    |      4.573 (r) | FAST    | clk_2    |
clk125_p  | dac_data[10] | ODDR (IO) | -     |      9.787 (f) | SLOW    |      4.573 (f) | FAST    | clk_2    |
clk125_p  | dac_data[11] | ODDR (IO) | -     |      9.786 (r) | SLOW    |      4.573 (r) | FAST    | clk_2    |
clk125_p  | dac_data[11] | ODDR (IO) | -     |      9.787 (f) | SLOW    |      4.573 (f) | FAST    | clk_2    |
clk125_p  | dac_data[12] | ODDR (IO) | -     |      9.807 (r) | SLOW    |      4.587 (r) | FAST    | clk_2    |
clk125_p  | dac_data[12] | ODDR (IO) | -     |      9.807 (f) | SLOW    |      4.587 (f) | FAST    | clk_2    |
clk125_p  | dac_data[13] | ODDR (IO) | -     |      9.809 (r) | SLOW    |      4.589 (r) | FAST    | clk_2    |
clk125_p  | dac_data[13] | ODDR (IO) | -     |      9.809 (f) | SLOW    |      4.589 (f) | FAST    | clk_2    |
clk125_p  | dac_rst      | FDRE      | -     |     10.709 (r) | SLOW    |      3.483 (r) | FAST    | clk_2    |
clk125_p  | dac_sel      | ODDR (IO) | -     |      8.744 (r) | SLOW    |      3.001 (r) | FAST    | clk_2    |
clk125_p  | dac_sel      | ODDR (IO) | -     |      8.744 (f) | SLOW    |      3.001 (f) | FAST    | clk_2    |
clk125_p  | exp_n[0]     | FDRE      | -     |     13.931 (r) | SLOW    |      3.187 (r) | FAST    | clk_2    |
clk125_p  | exp_n[1]     | FDRE      | -     |     13.291 (r) | SLOW    |      3.140 (r) | FAST    | clk_2    |
clk125_p  | exp_n[2]     | FDRE      | -     |     13.504 (r) | SLOW    |      3.121 (r) | FAST    | clk_2    |
clk125_p  | exp_n[3]     | FDRE      | -     |     13.773 (r) | SLOW    |      3.357 (r) | FAST    | clk_2    |
clk125_p  | exp_n[4]     | FDRE      | -     |     13.175 (r) | SLOW    |      3.083 (r) | FAST    | clk_2    |
clk125_p  | exp_n[5]     | FDRE      | -     |     13.905 (r) | SLOW    |      3.322 (r) | FAST    | clk_2    |
clk125_p  | exp_n[6]     | FDRE      | -     |     14.758 (r) | SLOW    |      3.159 (r) | FAST    | clk_2    |
clk125_p  | exp_n[7]     | FDRE      | -     |     14.609 (r) | SLOW    |      3.135 (r) | FAST    | clk_2    |
clk125_p  | exp_p[0]     | FDSE      | -     |     11.285 (r) | SLOW    |      3.336 (r) | FAST    | clk_2    |
clk125_p  | exp_p[1]     | FDRE      | -     |     11.514 (r) | SLOW    |      3.286 (r) | FAST    | clk_2    |
clk125_p  | exp_p[2]     | FDSE      | -     |     11.322 (r) | SLOW    |      3.296 (r) | FAST    | clk_2    |
clk125_p  | exp_p[3]     | FDRE      | -     |     11.221 (r) | SLOW    |      3.206 (r) | FAST    | clk_2    |
clk125_p  | exp_p[4]     | FDRE      | -     |     10.817 (r) | SLOW    |      3.044 (r) | FAST    | clk_2    |
clk125_p  | exp_p[5]     | FDRE      | -     |     11.859 (r) | SLOW    |      3.155 (r) | FAST    | clk_2    |
clk125_p  | exp_p[6]     | FDRE      | -     |     10.825 (r) | SLOW    |      3.069 (r) | FAST    | clk_2    |
clk125_p  | exp_p[7]     | FDRE      | -     |     10.803 (r) | SLOW    |      3.053 (r) | FAST    | clk_2    |
clk125_p  | user_led     | FDRE      | -     |     13.462 (r) | SLOW    |      5.862 (r) | FAST    | clk_2    |
clk125_p  | user_led_1   | FDRE      | -     |     13.315 (r) | SLOW    |      5.810 (r) | FAST    | clk_2    |
clk125_p  | user_led_2   | FDRE      | -     |     12.781 (r) | SLOW    |      5.524 (r) | FAST    | clk_2    |
clk125_p  | user_led_3   | FDRE      | -     |     12.753 (r) | SLOW    |      5.495 (r) | FAST    | clk_2    |
clk125_p  | user_led_4   | FDRE      | -     |     13.176 (r) | SLOW    |      5.740 (r) | FAST    | clk_2    |
clk125_p  | user_led_5   | FDRE      | -     |     13.963 (r) | SLOW    |      6.099 (r) | FAST    | clk_2    |
clk125_p  | user_led_6   | FDRE      | -     |     13.034 (r) | SLOW    |      5.677 (r) | FAST    | clk_2    |
clk125_p  | user_led_7   | FDRE      | -     |     12.623 (r) | SLOW    |      5.426 (r) | FAST    | clk_2    |
----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125_p   | clk125_p    |        15.538 | SLOW    |         3.179 | SLOW    |               |         |               |         |
clk_fpga_0 | clk125_p    |         9.625 | SLOW    |               |         |               |         |               |         |
clk125_p   | clk_fpga_0  |         8.032 | SLOW    |               |         |               |         |               |         |
clk_fpga_0 | clk_fpga_0  |         7.156 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 3.022 ns
Ideal Clock Offset to Actual Clock: 0.890 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
adc_data_a[0]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_a[1]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_a[2]      |  0.335 (r) | FAST    |   1.850 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[3]      |  0.324 (r) | FAST    |   1.738 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[4]      |  0.529 (r) | FAST    |   1.538 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[5]      |  0.621 (r) | FAST    |   1.399 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[6]      |  0.489 (r) | FAST    |   1.581 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[7]      |  0.270 (r) | FAST    |   1.937 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[8]      |  0.275 (r) | FAST    |   1.918 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[9]      |  0.013 (r) | FAST    |   2.306 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[10]     |  0.079 (r) | FAST    |   2.245 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[11]     |  0.224 (r) | FAST    |   1.972 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[12]     |  0.457 (r) | FAST    |   1.665 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[13]     | -0.014 (r) | FAST    |   2.401 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[14]     |  0.301 (r) | FAST    |   1.882 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[15]     |  0.621 (r) | FAST    |   1.266 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.621 (r) | FAST    |   2.401 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 3.429 ns
Ideal Clock Offset to Actual Clock: 1.800 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
adc_data_b[0]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_b[1]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_b[2]      | -0.700 (r) | FAST    |   3.486 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[3]      | -0.615 (r) | FAST    |   3.360 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[4]      | -0.591 (r) | FAST    |   3.325 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[5]      | -0.629 (r) | FAST    |   3.443 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[6]      | -0.085 (r) | FAST    |   2.583 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[7]      | -0.467 (r) | FAST    |   3.146 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[8]      | -0.563 (r) | FAST    |   3.307 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[9]      | -0.666 (r) | FAST    |   3.499 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[10]     | -0.613 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[11]     | -0.431 (r) | FAST    |   3.091 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[12]     | -0.680 (r) | FAST    |   3.476 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[13]     | -0.583 (r) | FAST    |   3.385 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[14]     | -0.684 (r) | FAST    |   3.515 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[15]     | -0.592 (r) | FAST    |   3.428 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.085 (r) | FAST    |   3.515 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 2.692 ns
Ideal Clock Offset to Actual Clock: 0.700 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
exp_n[0]           |  0.290 (r) | FAST    |   1.475 (r) | SLOW    |       inf |       inf |             - |
exp_n[1]           |  0.291 (r) | FAST    |   1.481 (r) | SLOW    |       inf |       inf |             - |
exp_n[2]           |  0.269 (r) | FAST    |   1.531 (r) | SLOW    |       inf |       inf |             - |
exp_n[3]           |  0.591 (r) | FAST    |   1.165 (r) | SLOW    |       inf |       inf |             - |
exp_n[4]           | -0.045 (r) | FAST    |   2.026 (r) | SLOW    |       inf |       inf |             - |
exp_n[5]           |  0.519 (r) | FAST    |   1.158 (r) | SLOW    |       inf |       inf |             - |
exp_n[6]           |  0.646 (r) | FAST    |   0.891 (r) | SLOW    |       inf |       inf |             - |
exp_n[7]           | -0.058 (r) | FAST    |   2.046 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.646 (r) | FAST    |   2.046 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 3.081 ns
Ideal Clock Offset to Actual Clock: 1.268 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
exp_p[0]           | -0.549 (r) | FAST    |   2.808 (r) | SLOW    |       inf |       inf |             - |
exp_p[1]           | -0.490 (r) | FAST    |   2.674 (r) | SLOW    |       inf |       inf |             - |
exp_p[2]           | -0.441 (r) | FAST    |   2.621 (r) | SLOW    |       inf |       inf |             - |
exp_p[3]           | -0.358 (r) | FAST    |   2.538 (r) | SLOW    |       inf |       inf |             - |
exp_p[4]           | -0.001 (r) | FAST    |   1.947 (r) | SLOW    |       inf |       inf |             - |
exp_p[5]           | -0.354 (r) | FAST    |   2.537 (r) | SLOW    |       inf |       inf |             - |
exp_p[6]           |  0.273 (r) | FAST    |   1.452 (r) | SLOW    |       inf |       inf |             - |
exp_p[7]           | -0.123 (r) | FAST    |   2.194 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.273 (r) | FAST    |   2.808 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk125_p
Bus Skew: 0.087 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
dac_data[0]        |   9.874 (r) | SLOW    |   4.655 (r) | FAST    |    0.087 |
dac_data[0]        |   9.874 (f) | SLOW    |   4.655 (f) | FAST    |    0.087 |
dac_data[1]        |   9.864 (r) | SLOW    |   4.645 (r) | FAST    |    0.077 |
dac_data[1]        |   9.864 (f) | SLOW    |   4.645 (f) | FAST    |    0.077 |
dac_data[2]        |   9.833 (r) | SLOW    |   4.617 (r) | FAST    |    0.046 |
dac_data[2]        |   9.833 (f) | SLOW    |   4.617 (f) | FAST    |    0.046 |
dac_data[3]        |   9.835 (r) | SLOW    |   4.618 (r) | FAST    |    0.048 |
dac_data[3]        |   9.835 (f) | SLOW    |   4.618 (f) | FAST    |    0.048 |
dac_data[4]        |   9.808 (r) | SLOW    |   4.594 (r) | FAST    |    0.022 |
dac_data[4]        |   9.808 (f) | SLOW    |   4.594 (f) | FAST    |    0.022 |
dac_data[5]        |   9.810 (r) | SLOW    |   4.597 (r) | FAST    |    0.025 |
dac_data[5]        |   9.810 (f) | SLOW    |   4.597 (f) | FAST    |    0.025 |
dac_data[6]        |   9.790 (r) | SLOW    |   4.574 (r) | FAST    |    0.004 |
dac_data[6]        |   9.790 (f) | SLOW    |   4.574 (f) | FAST    |    0.004 |
dac_data[7]        |   9.789 (r) | SLOW    |   4.572 (r) | FAST    |    0.002 |
dac_data[7]        |   9.789 (f) | SLOW    |   4.572 (f) | FAST    |    0.002 |
dac_data[8]        |   9.796 (r) | SLOW    |   4.578 (r) | FAST    |    0.009 |
dac_data[8]        |   9.796 (f) | SLOW    |   4.578 (f) | FAST    |    0.009 |
dac_data[9]        |   9.793 (r) | SLOW    |   4.575 (r) | FAST    |    0.006 |
dac_data[9]        |   9.793 (f) | SLOW    |   4.575 (f) | FAST    |    0.006 |
dac_data[10]       |   9.787 (r) | SLOW    |   4.573 (r) | FAST    |    0.001 |
dac_data[10]       |   9.787 (f) | SLOW    |   4.573 (f) | FAST    |    0.001 |
dac_data[11]       |   9.786 (r) | SLOW    |   4.573 (r) | FAST    |    0.001 |
dac_data[11]       |   9.787 (f) | SLOW    |   4.573 (f) | FAST    |    0.001 |
dac_data[12]       |   9.807 (r) | SLOW    |   4.587 (r) | FAST    |    0.020 |
dac_data[12]       |   9.807 (f) | SLOW    |   4.587 (f) | FAST    |    0.020 |
dac_data[13]       |   9.809 (r) | SLOW    |   4.589 (r) | FAST    |    0.022 |
dac_data[13]       |   9.809 (f) | SLOW    |   4.589 (f) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.874 (r) | SLOW    |   4.572 (r) | FAST    |    0.087 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_p
Bus Skew: 1.583 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
exp_n[0]           |   13.931 (r) | SLOW    |   3.187 (r) | FAST    |    0.756 |
exp_n[1]           |   13.291 (r) | SLOW    |   3.140 (r) | FAST    |    0.116 |
exp_n[2]           |   13.504 (r) | SLOW    |   3.121 (r) | FAST    |    0.329 |
exp_n[3]           |   13.773 (r) | SLOW    |   3.357 (r) | FAST    |    0.597 |
exp_n[4]           |   13.175 (r) | SLOW    |   3.083 (r) | FAST    |    0.000 |
exp_n[5]           |   13.905 (r) | SLOW    |   3.322 (r) | FAST    |    0.729 |
exp_n[6]           |   14.758 (r) | SLOW    |   3.159 (r) | FAST    |    1.583 |
exp_n[7]           |   14.609 (r) | SLOW    |   3.135 (r) | FAST    |    1.433 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.758 (r) | SLOW    |   3.083 (r) | FAST    |    1.583 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_p
Bus Skew: 1.056 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
exp_p[0]           |   11.285 (r) | SLOW    |   3.336 (r) | FAST    |    0.481 |
exp_p[1]           |   11.514 (r) | SLOW    |   3.286 (r) | FAST    |    0.711 |
exp_p[2]           |   11.322 (r) | SLOW    |   3.296 (r) | FAST    |    0.519 |
exp_p[3]           |   11.221 (r) | SLOW    |   3.206 (r) | FAST    |    0.418 |
exp_p[4]           |   10.817 (r) | SLOW    |   3.044 (r) | FAST    |    0.014 |
exp_p[5]           |   11.859 (r) | SLOW    |   3.155 (r) | FAST    |    1.056 |
exp_p[6]           |   10.825 (r) | SLOW    |   3.069 (r) | FAST    |    0.024 |
exp_p[7]           |   10.803 (r) | SLOW    |   3.053 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.859 (r) | SLOW    |   3.044 (r) | FAST    |    1.056 |
-------------------+--------------+---------+-------------+---------+----------+




