#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001a9b611d610 .scope module, "tb_pc" "tb_pc" 2 2;
 .timescale -9 -12;
v000001a9b611ba10_0 .var "clk", 0 0;
v000001a9b611bab0_0 .var "jump", 0 0;
v000001a9b611bb50_0 .var "jump_addr", 3 0;
v000001a9b611bbf0_0 .net "pc", 3 0, v000001a9b611b6e0_0;  1 drivers
v000001a9b611bc90_0 .var "pc_enable", 0 0;
v000001a9b611bd30_0 .var "reset", 0 0;
S_000001a9b611d7a0 .scope module, "uut" "program_counter" 2 12, 3 3 0, S_000001a9b611d610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 4 "jump_addr";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /OUTPUT 4 "pc";
v000001a9b6116dc0_0 .net "clk", 0 0, v000001a9b611ba10_0;  1 drivers
v000001a9b6116be0_0 .net "jump", 0 0, v000001a9b611bab0_0;  1 drivers
v000001a9b611b640_0 .net "jump_addr", 3 0, v000001a9b611bb50_0;  1 drivers
v000001a9b611b6e0_0 .var "pc", 3 0;
v000001a9b611d930_0 .net "pc_enable", 0 0, v000001a9b611bc90_0;  1 drivers
v000001a9b611d9d0_0 .net "reset", 0 0, v000001a9b611bd30_0;  1 drivers
E_000001a9b616aec0 .event posedge, v000001a9b611d9d0_0, v000001a9b6116dc0_0;
    .scope S_000001a9b611d7a0;
T_0 ;
    %wait E_000001a9b616aec0;
    %load/vec4 v000001a9b611d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9b611b6e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a9b611d930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a9b6116be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001a9b611b640_0;
    %assign/vec4 v000001a9b611b6e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001a9b611b6e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a9b611b6e0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a9b611d610;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9b611ba10_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000001a9b611ba10_0;
    %inv;
    %store/vec4 v000001a9b611ba10_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001a9b611d610;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9b611bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9b611bc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9b611bab0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a9b611bb50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9b611bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9b611bc90_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9b611bab0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a9b611bb50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9b611bab0_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001a9b611d610;
T_3 ;
    %vpi_call 2 47 "$monitor", "t=%0t PC=%d jump=%b", $time, v000001a9b611bbf0_0, v000001a9b611bab0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/tb_pc.v";
    "src/pc.v";
