Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 16 13:46:18 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 led_driver_inst/bit_counter_module/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led_driver_inst/bit_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.296ns (30.098%)  route 3.010ns (69.902%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       1.612     5.120    led_driver_inst/bit_counter_module/clk_100mhz_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  led_driver_inst/bit_counter_module/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  led_driver_inst/bit_counter_module/count_out_reg[1]/Q
                         net (fo=14, estimated)       1.157     6.733    led_driver_inst/bit_counter_module/bit_counter[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.152     6.885 f  led_driver_inst/bit_counter_module/bit_buffer[21]_i_4/O
                         net (fo=21, estimated)       0.714     7.599    led_driver_inst/led_counter_module/last_bit__3
    SLICE_X62Y70         LUT3 (Prop_lut3_I2_O)        0.361     7.960 r  led_driver_inst/led_counter_module/bit_buffer[21]_i_3/O
                         net (fo=2, estimated)        0.450     8.410    led_driver_inst/cyc_counter_module/bit_buffer_reg[21]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.327     8.737 r  led_driver_inst/cyc_counter_module/bit_buffer[21]_i_1/O
                         net (fo=24, estimated)       0.689     9.426    led_driver_inst/cyc_counter_module_n_1
    SLICE_X64Y71         FDRE                                         r  led_driver_inst/bit_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       1.493    14.828    led_driver_inst/clk_100mhz_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  led_driver_inst/bit_buffer_reg[0]/C
                         clock pessimism              0.268    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X64Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.891    led_driver_inst/bit_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.465    




