\hypertarget{arm__svm__rbf__init__f32_8c_source}{}\doxysection{arm\+\_\+svm\+\_\+rbf\+\_\+init\+\_\+f32.\+c}
\label{arm__svm__rbf__init__f32_8c_source}\index{Autodrone32/Libraries/CMSIS/DSP/SVMFunctions/arm\_svm\_rbf\_init\_f32.c@{Autodrone32/Libraries/CMSIS/DSP/SVMFunctions/arm\_svm\_rbf\_init\_f32.c}}
\mbox{\hyperlink{arm__svm__rbf__init__f32_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00001}00001 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00002}00002 \textcolor{comment}{ * Project:      CMSIS DSP Library}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00003}00003 \textcolor{comment}{ * Title:        arm\_svm\_rbf\_init\_f32.c}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00004}00004 \textcolor{comment}{ * Description:  SVM Radial Basis Function Instance Initialization}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00005}00005 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00006}00006 \textcolor{comment}{ * \$Date:        23 April 2021}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00007}00007 \textcolor{comment}{ * \$Revision:    V1.9.0}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00008}00008 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00009}00009 \textcolor{comment}{ * Target Processor: Cortex-\/M and Cortex-\/A cores}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00010}00010 \textcolor{comment}{ * -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00011}00011 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00012}00012 \textcolor{comment}{ * Copyright (C) 2010-\/2021 ARM Limited or its affiliates. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00013}00013 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00014}00014 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00016}00016 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00017}00017 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00018}00018 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00019}00019 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00020}00020 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00021}00021 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00022}00022 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00023}00023 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00024}00024 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00025}00025 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00026}00026 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00027}00027 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00028}00028 }
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00029}00029 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{svm__functions_8h}{dsp/svm\_functions.h}}"{}}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00030}00030 \textcolor{preprocessor}{\#include <limits.h>}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00031}00031 \textcolor{preprocessor}{\#include <math.h>}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00032}00032 }
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00068}\mbox{\hyperlink{group__rbfsvm_ga1ea7dd56e7f1b57c8fa8fdc35e7c25d4}{00068}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group__rbfsvm_ga1ea7dd56e7f1b57c8fa8fdc35e7c25d4}{arm\_svm\_rbf\_init\_f32}}(\mbox{\hyperlink{structarm__svm__rbf__instance__f32}{arm\_svm\_rbf\_instance\_f32}} *S, }
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00069}00069   uint32\_t nbOfSupportVectors,}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00070}00070   uint32\_t vectorDimension,}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00071}00071   \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} intercept,}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00072}00072   \textcolor{keyword}{const} \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} *dualCoefficients,}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00073}00073   \textcolor{keyword}{const} \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} *supportVectors,}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00074}00074   \textcolor{keyword}{const} int32\_t *classes,}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00075}00075   \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} gamma}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00076}00076   )}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00077}00077 \{}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00078}00078    S-\/>\mbox{\hyperlink{structarm__svm__rbf__instance__f32_aba6e7453494beedd1e73763a57247e33}{nbOfSupportVectors}} = nbOfSupportVectors;}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00079}00079    S-\/>\mbox{\hyperlink{structarm__svm__rbf__instance__f32_ac0020a4e04df9d200969b1ba84799d88}{vectorDimension}} = vectorDimension;}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00080}00080    S-\/>\mbox{\hyperlink{structarm__svm__rbf__instance__f32_a4c677d8d24d26b5f2aeb6162f796460b}{intercept}} = intercept;}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00081}00081    S-\/>\mbox{\hyperlink{structarm__svm__rbf__instance__f32_a97fe467fbc733cbaa864399edaaf7366}{dualCoefficients}} = dualCoefficients;}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00082}00082    S-\/>\mbox{\hyperlink{structarm__svm__rbf__instance__f32_ac74855c4f6df20c9b07ee5fe002378fc}{supportVectors}} = supportVectors;}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00083}00083    S-\/>\mbox{\hyperlink{structarm__svm__rbf__instance__f32_a3fb69b6a70ff2d687329d334d02af9e1}{classes}} = classes;}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00084}00084    S-\/>\mbox{\hyperlink{structarm__svm__rbf__instance__f32_a146a0e95d7c3714b2c58ba2859c8e44c}{gamma}} = gamma;}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00085}00085 \}}
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00086}00086 }
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00087}00087 }
\DoxyCodeLine{\Hypertarget{arm__svm__rbf__init__f32_8c_source_l00088}00088 }

\end{DoxyCode}
