set_max_delay 10 -from clk* -through pin2 -fall_through pin2 -rise_to core_clock -ignore_clock_latency -probe -reset_path
