# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project alarmanlage_tb
vsim work.alarmanlage_tb
# vsim work.alarmanlage_tb 
# Start time: 12:21:04 on Jan 22,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alarmanlage_tb(sim)#1
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb_wave.do
run 100 sec
# ** Failure: Simulation beendet
#    Time: 35500 ms  Iteration: 1  Process: /alarmanlage_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd line 93
# Compile of alarm_1p.vhd was successful.
# Compile of alarm_mp.vhd was successful.
# Compile of alarmanlage_tb.vhd was successful.
# Compile of pcu.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alarmanlage_tb(sim)#1
run 100 sec
# Compile of alarm_1p.vhd was successful.
# Compile of alarm_mp.vhd was successful.
# Compile of alarmanlage_tb.vhd was successful.
# Compile of pcu.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alarmanlage_tb(sim)#1
run 100 sec
# Compile of alarm_1p.vhd was successful.
# Compile of alarm_mp.vhd was successful.
# Compile of alarmanlage_tb.vhd failed with 1 errors.
# Compile of pcu.vhd was successful.
# 4 compiles, 1 failed with 1 error.
# Compile of alarm_1p.vhd was successful.
# Compile of alarm_mp.vhd was successful.
# Compile of alarmanlage_tb.vhd failed with 1 errors.
# Compile of pcu.vhd was successful.
# 4 compiles, 1 failed with 1 error.
# Compile of alarm_1p.vhd was successful.
# Compile of alarm_mp.vhd was successful.
# Compile of alarmanlage_tb.vhd was successful.
# Compile of pcu.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alarmanlage_tb(sim)#1
run 100 sec
# ** Note: *** Begin Test state off ***
#    Time: 3005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state off ***
#    Time: 7005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state run ***
#    Time: 10005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state alarm ***
#    Time: 14005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +0 sec
#    Time: 42005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: mp: kein Alarm ausgegeben +0 sec
#    Time: 42005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +1 sec
#    Time: 43005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: mp: kein Alarm ausgegeben +1 sec
#    Time: 43005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +2 sec
#    Time: 44005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Error: 1p: kein Alarm ausgegeben +3 sec
#    Time: 45005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Error: falscher Alarm, erwarteter Zustand off
#    Time: 47005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Failure: Simulation beendet
#    Time: 47005 ms  Iteration: 0  Process: /alarmanlage_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd line 200
# Compile of alarm_1p.vhd was successful.
# Compile of alarm_mp.vhd was successful.
# Compile of alarmanlage_tb.vhd was successful.
# Compile of pcu.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alarmanlage_tb(sim)#1
run 100 sec
# ** Note: *** Begin Test state off ***
#    Time: 3005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state idle ***
#    Time: 7005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state run ***
#    Time: 10005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state alarm ***
#    Time: 14005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +0 sec
#    Time: 42005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: mp: kein Alarm ausgegeben +0 sec
#    Time: 42005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +1 sec
#    Time: 43005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: mp: kein Alarm ausgegeben +1 sec
#    Time: 43005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +2 sec
#    Time: 44005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +3 sec
#    Time: 45005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** RÃ¼ckkehr zu off state ***
#    Time: 48005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Error: falscher Alarm, erwarteter Zustand off
#    Time: 49005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Failure: Simulation beendet
#    Time: 59005 ms  Iteration: 0  Process: /alarmanlage_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd line 211
# Compile of alarm_1p.vhd was successful.
# Compile of alarm_mp.vhd was successful.
# Compile of alarmanlage_tb.vhd was successful.
# Compile of pcu.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alarmanlage_tb(sim)#1
run 100 sec
# ** Note: *** Begin Test state off ***
#    Time: 3005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state idle ***
#    Time: 7005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state run ***
#    Time: 10005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Begin Test state alarm ***
#    Time: 14005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +0 sec
#    Time: 42005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: mp: kein Alarm ausgegeben +0 sec
#    Time: 42005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +1 sec
#    Time: 43005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: mp: kein Alarm ausgegeben +1 sec
#    Time: 43005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +2 sec
#    Time: 44005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Warning: 1p: kein Alarm ausgegeben +3 sec
#    Time: 45005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Note: *** Rueckkehr zu off state ***
#    Time: 48005 ms  Iteration: 0  Instance: /alarmanlage_tb
# ** Failure: Simulation beendet
#    Time: 60005 ms  Iteration: 0  Process: /alarmanlage_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.vhd line 211
quit -sim
# End time: 13:50:42 on Jan 22,2024, Elapsed time: 1:29:38
# Errors: 2, Warnings: 6
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src
# Warning: Cannot write compile report file: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/src/alarmanlage_tb.cr.mti
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project dsp_tb
# Compile of dsp_1.vhd failed with 7 errors.
# Compile of dsp_2.vhd failed with 7 errors.
# Compile of dsp_tb.vhd failed with 1 errors.
# 3 compiles, 3 failed with 15 errors.
# Compile of dsp_1.vhd failed with 3 errors.
# Compile of dsp_2.vhd failed with 3 errors.
# Compile of dsp_tb.vhd failed with 6 errors.
# 3 compiles, 3 failed with 12 errors.
# Compile of dsp_1.vhd failed with 1 errors.
# Compile of dsp_2.vhd failed with 1 errors.
# Compile of dsp_tb.vhd failed with 4 errors.
# 3 compiles, 3 failed with 6 errors.
# Compile of dsp_1.vhd failed with 5 errors.
# Compile of dsp_2.vhd failed with 5 errors.
# Compile of dsp_tb.vhd failed with 4 errors.
# 3 compiles, 3 failed with 14 errors.
# Compile of dsp_1.vhd failed with 3 errors.
# Compile of dsp_2.vhd failed with 3 errors.
# Compile of dsp_tb.vhd failed with 2 errors.
# 3 compiles, 3 failed with 8 errors.
# Compile of dsp_1.vhd was successful.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd failed with 2 errors.
# 3 compiles, 1 failed with 2 errors.
# Compile of dsp_1.vhd was successful.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.dsp_tb
# vsim work.dsp_tb 
# Start time: 15:18:12 on Jan 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd(65): (vopt-3473) Component instance "/dsp_tb/multi_process : dsp_2" is not bound.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dsp_tb(sim)#1
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
add wave  \
sim:/dsp_tb/clk_tb \
sim:/dsp_tb/rst_tb \
sim:/dsp_tb/data_re_tb \
sim:/dsp_tb/data_im_tb \
sim:/dsp_tb/data_valid_tb \
sim:/dsp_tb/start_tb \
sim:/dsp_tb/result_dsp_1 \
sim:/dsp_tb/result_dsp_2
run 100 ns
run 1000 ns
# Compile of dsp_1.vhd was successful.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
run 1000 ns
# Compile of dsp_1.vhd was successful.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
run 1000 ns
# Compile of dsp_1.vhd was successful.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
run 1000 ns
# Compile of dsp_1.vhd failed with 1 errors.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of dsp_1.vhd was successful with warnings.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
run 1000 ns
# Compile of dsp_1.vhd was successful with warnings.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
run 1000 ns
# Compile of dsp_1.vhd was successful with warnings.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
run 1000 ns
# Compile of dsp_1.vhd was successful with warnings.
# Compile of dsp_2.vhd was successful.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: (vsim-3473) Component instance "multi_process : dsp_2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dsp_tb File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd
run 1000 ns
# Compile of dsp_1.vhd was successful with warnings.
# Compile of dsp_2.vhd failed with 1 errors.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of dsp_1.vhd was successful with warnings.
# Compile of dsp_2.vhd was successful with warnings.
# Compile of dsp_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd(55): (vopt-1272) Length of result is 7; length of component port is 8.
# ** Warning: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd(65): (vopt-3473) Component instance "/dsp_tb/multi_process : dsp_2" is not bound.
# Optimization failed
run 1000 ns
# No Design Loaded!
restart -f
# No Design Loaded!
vsim work.dsp_tb
# vsim work.dsp_tb 
# Start time: 15:18:12 on Jan 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd(55): (vopt-1272) Length of result is 7; length of component port is 8.
# ** Warning: /home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil2/src/dsp_tb.vhd(65): (vopt-3473) Component instance "/dsp_tb/multi_process : dsp_2" is not bound.
# Optimization failed
# Error loading design
# End time: 15:48:22 on Jan 22,2024, Elapsed time: 0:30:10
# Errors: 3, Warnings: 2
