// Seed: 2146920169
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    output wire id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input wire id_8,
    input tri id_9,
    input wand id_10,
    output wire id_11,
    input supply1 id_12
    , id_19,
    output tri1 id_13,
    output tri0 id_14,
    input supply0 id_15,
    output tri id_16,
    output tri1 id_17
);
  assign id_11 = id_2 ^ id_19 == id_4 ^ -1'b0 ^ -1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wand id_6,
    input wor id_7
    , id_40,
    input wand id_8,
    output tri0 id_9
    , id_41,
    input supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    output wand id_15,
    output tri1 id_16,
    input tri0 id_17,
    input wire id_18,
    input supply0 id_19,
    inout tri id_20,
    output tri1 id_21#(
        .id_42(1),
        .id_43(~{1, 1}),
        .id_44(1)
    ),
    input uwire id_22,
    output wire id_23,
    input wand id_24,
    output tri0 id_25,
    input tri id_26,
    input uwire id_27,
    input tri0 id_28,
    inout wor id_29,
    output tri0 id_30,
    input wand id_31,
    input supply0 id_32,
    output wor id_33,
    output tri1 id_34,
    input uwire id_35,
    output tri1 id_36,
    output wor id_37
    , id_45,
    input tri0 id_38
);
  assign id_23 = -1'd0;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_35,
      id_20,
      id_32,
      id_33,
      id_0,
      id_28,
      id_13,
      id_1,
      id_29,
      id_16,
      id_11,
      id_14,
      id_23,
      id_1,
      id_16,
      id_37
  );
endmodule
