/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright 2023 ROHM Semiconductors.
 *
 * Author: Matti Vaittinen <matti.vaittinen@fi.rohmeurope.com>
 */

#ifndef _MFD_BD71885_H
#define _MFD_BD71885_H

//#include <linux/regmap.h>

enum {
	BD71885_REG_PRODUCT_ID		= 0,
	BD71885_REG_MANUFACTURER_ID,
	BD71885_REG_REV_NUM,
	BD71885_REG_NVM_REV_NUM,
	BD71885_REG_BOOTSRC,
	BD71885_REG_RESETSRC_1,
	BD71885_REG_RESETSRC_2,
	BD71885_REG_RESETSRC_3,
	BD71885_REG_POWER_STATE,

	BD71885_REG_BUCK1_ON,
	BD71885_REG_BUCK1_MODE,
	BD71885_REG_BUCK1_VOLT_RUN,
	BD71885_REG_BUCK1_VOLT_IDLE,
	BD71885_REG_BUCK1_VOLT_SUSP,
	BD71885_REG_BUCK2_ON,
	BD71885_REG_BUCK2_MODE,
	BD71885_REG_BUCK2_VOLT_RUN,
	BD71885_REG_BUCK2_VOLT_IDLE,
	BD71885_REG_BUCK2_VOLT_SUSP,
	BD71885_REG_BUCK3_ON,
	BD71885_REG_BUCK3_MODE,
	BD71885_REG_BUCK3_VOLT_RUN,
	BD71885_REG_BUCK3_VOLT_IDLE,
	BD71885_REG_BUCK3_VOLT_SUSP,
	BD71885_REG_BUCK4_ON,
	BD71885_REG_BUCK4_MODE,
	BD71885_REG_BUCK4_VOLT_RUN,
	BD71885_REG_BUCK4_VOLT_IDLE,
	BD71885_REG_BUCK4_VOLT_SUSP,
	BD71885_REG_BUCK5_ON,
	BD71885_REG_BUCK5_MODE,
	BD71885_REG_BUCK5_VOLT_RUN,
	BD71885_REG_BUCK5_VOLT_IDLE,
	BD71885_REG_BUCK5_VOLT_SUSP,
	BD71885_REG_BUCK6_ON,
	BD71885_REG_BUCK6_MODE,
	BD71885_REG_BUCK6_VOLT_RUN,
	BD71885_REG_BUCK6_VOLT_IDLE,
	BD71885_REG_BUCK6_VOLT_SUSP,
	BD71885_REG_BUCK7_ON,
	BD71885_REG_BUCK7_MODE,
	BD71885_REG_BUCK7_VOLT_RUN,
	BD71885_REG_BUCK7_VOLT_IDLE,
	BD71885_REG_BUCK7_VOLT_SUSP,
	BD71885_REG_BUCK8_ON,
	BD71885_REG_BUCK8_MODE,
	BD71885_REG_BUCK8_VOLT_RUN,
	BD71885_REG_BUCK8_VOLT_IDLE,
	BD71885_REG_BUCK8_VOLT_SUSP,
	BD71885_REG_LDO1_ON,
	BD71885_REG_LDO1_VOLT,
	BD71885_REG_LDO1_MODE,
	BD71885_REG_LDO2_ON,
	BD71885_REG_LDO2_VOLT,
	BD71885_REG_LDO2_MODE,
	BD71885_REG_LDO3_ON,
	BD71885_REG_LDO3_VOLT,
	BD71885_REG_LDO3_MODE,
	BD71885_REG_LDO4_ON,
	BD71885_REG_LDO4_VOLT,
	BD71885_REG_LDO4_MODE,

	BD71885_REG_GPO,
	BD71885_REG_OUT32K,

	BD71885_REG_SEC,
	BD71885_REG_MIN,
	BD71885_REG_HOUR,
	BD71885_REG_WEEK,
	BD71885_REG_DAY,
	BD71885_REG_MONTH,
	BD71885_REG_YEAR,
	BD71885_REG_ALM0_SEC,
	BD71885_REG_ALM1_SEC		= 0x5F,
	BD71885_REG_ALM0_MASK		= 0x66,
	BD71885_REG_ALM1_MASK,
	BD71885_REG_ALM2,
	BD71885_REG_CONF,

	BD71885_REG_INT_MAIN_EN		= 0x8f,
	BD71885_REG_INT_EN_01,
	BD71885_REG_INT_MAIN		= 0x96,
	BD71885_REG_INT_STAT_01,
	BD71885_REG_INT_STAT_02,
	BD71885_REG_INT_STAT_03,
	BD71885_REG_INT_STAT_04,
	BD71885_REG_INT_STAT_05,

	BD71885_MAX_REGISTER		= 0xa2
};

#define BD71885_REG_RTC_START			BD71885_REG_SEC
#define BD71885_REG_RTC_ALM_START		BD71885_REG_ALM0_SEC

#define BD71885_INT_RTC0_MASK                           BIT(5)
#define BD71885_INT_RTC1_MASK                           BIT(6)
#define BD71885_INT_RTC2_MASK                           BIT(7)

/* BD71885 interrupt irqs */
enum {
	BD71885_INT_RTC0,
	BD71885_INT_RTC1,
	BD71885_INT_RTC2,
};

#endif
