<stg><name>rdc_mont.138</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %u_024 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_024"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %v_025 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_025"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %mc_offset2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_offset2

]]></Node>
<StgValue><ssdm name="mc_offset2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %mc_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mc_offset

]]></Node>
<StgValue><ssdm name="mc_offset_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %t_30_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_30_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %u_46_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_46_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %v_90_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_90_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %t_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %u_54_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_54_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:10 %v_86_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_86_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
entry:11 %trunc_ln172 = trunc i32 %mc_offset_read

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
entry:12 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7" op_3_bw="3" op_4_bw="1">
<![CDATA[
entry:13 %call_ln172 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_180_1, i64 %mc, i7 %tmp_s, i3 %trunc_ln172, i1 %mc_offset2_read

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %store_ln178 = store i64 0, i64 %v_025

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %store_ln178 = store i64 0, i64 %u_024

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:16 %store_ln177 = store i4 0, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7" op_3_bw="3" op_4_bw="1">
<![CDATA[
entry:13 %call_ln172 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_180_1, i64 %mc, i7 %tmp_s, i3 %trunc_ln172, i1 %mc_offset2_read

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:17 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:0 %i = load i4 %i_11

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:1 %u_75 = load i64 %u_024

]]></Node>
<StgValue><ssdm name="u_75"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:2 %v_86 = load i64 %v_025

]]></Node>
<StgValue><ssdm name="v_86"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:3 %icmp_ln184 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:4 %add_ln184 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3:5 %br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:0 %trunc_ln184 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:4 %zext_ln185_9 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185_9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:5 %add_ln185 = add i4 %zext_ln185_9, i4 14

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="3" op_6_bw="1" op_7_bw="64" op_8_bw="3" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:6 %call_ln184 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_185_3, i64 %v_86, i64 %u_75, i3 %trunc_ln184, i4 %add_ln185, i3 %trunc_ln172, i1 %mc_offset2_read, i64 %mc, i3 %trunc_ln184, i64 %v_86_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:34 %store_ln177 = store i4 %add_ln184, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.body56.preheader:0 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:1 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:2 %v_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_56"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:3 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:4 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:5 %store_ln177 = store i4 8, i4 %i_12

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:6 %store_ln0 = store i4 1, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:7 %store_ln178 = store i64 %v_86, i64 %v_56

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:8 %store_ln178 = store i64 %u_75, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.preheader:9 %store_ln177 = store i32 3, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.body56.preheader:10 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:3 %zext_ln185 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="3" op_6_bw="1" op_7_bw="64" op_8_bw="3" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:6 %call_ln184 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_185_3, i64 %v_86, i64 %u_75, i3 %trunc_ln184, i4 %add_ln185, i3 %trunc_ln172, i1 %mc_offset2_read, i64 %mc, i3 %trunc_ln184, i64 %v_86_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:10 %ma_addr_11 = getelementptr i64 %ma, i32 0, i32 %zext_ln185

]]></Node>
<StgValue><ssdm name="ma_addr_11"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:11 %ma_load_11 = load i4 %ma_addr_11

]]></Node>
<StgValue><ssdm name="ma_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:7 %v_86_loc_load = load i64 %v_86_loc

]]></Node>
<StgValue><ssdm name="v_86_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:11 %ma_load_11 = load i4 %ma_addr_11

]]></Node>
<StgValue><ssdm name="ma_load_11"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:12 %v_87 = add i64 %ma_load_11, i64 %v_86_loc_load

]]></Node>
<StgValue><ssdm name="v_87"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:8 %u_54_loc_load = load i64 %u_54_loc

]]></Node>
<StgValue><ssdm name="u_54_loc_load"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:9 %t_loc_load = load i64 %t_loc

]]></Node>
<StgValue><ssdm name="t_loc_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:13 %xor_ln105 = xor i64 %v_86_loc_load, i64 %v_87

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:14 %xor_ln105_165 = xor i64 %ma_load_11, i64 %v_86_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_165"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:15 %or_ln105 = or i64 %xor_ln105_165, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:16 %xor_ln105_166 = xor i64 %or_ln105, i64 %v_87

]]></Node>
<StgValue><ssdm name="xor_ln105_166"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:17 %carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_166, i32 63

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:18 %zext_ln105 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:19 %v_92 = add i64 %u_54_loc_load, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="v_92"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:20 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_92, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:21 %xor_ln105_167 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_167"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:22 %trunc_ln105 = trunc i64 %v_92

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
VITIS_LOOP_185_3.split:23 %xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_167, i63 %trunc_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_s"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:24 %and_ln105 = and i64 %u_54_loc_load, i64 %xor_ln105_s

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:25 %carry_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63

]]></Node>
<StgValue><ssdm name="carry_47"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:26 %zext_ln105_46 = zext i1 %carry_47

]]></Node>
<StgValue><ssdm name="zext_ln105_46"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:27 %u_80 = add i64 %t_loc_load, i64 %zext_ln105_46

]]></Node>
<StgValue><ssdm name="u_80"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:28 %tmp_102 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_185_3.split:29 %zext_ln196 = zext i7 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:30 %mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln196

]]></Node>
<StgValue><ssdm name="mc_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="7" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:31 %store_ln196 = store i64 %v_87, i7 %mc_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:32 %store_ln178 = store i64 %v_92, i64 %v_025

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:1 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:2 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:33 %store_ln178 = store i64 %u_80, i64 %u_024

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:35 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56:0 %i_20 = load i4 %i_12

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56:1 %icmp_ln202 = icmp_eq  i4 %i_20, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body56:2 %br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.split:0 %count_load = load i32 %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:8 %icmp_ln203 = icmp_ne  i32 %count_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:9 %add_ln204 = add i32 %count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:10 %count_9 = select i1 %icmp_ln203, i32 %add_ln204, i32 0

]]></Node>
<StgValue><ssdm name="count_9"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:11 %sub66 = sub i32 8, i32 %count_9

]]></Node>
<StgValue><ssdm name="sub66"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:39 %add_ln202 = add i4 %i_20, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:41 %store_ln177 = store i4 %add_ln202, i4 %i_12

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:45 %store_ln177 = store i32 %count_9, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end120:1 %ma_addr = getelementptr i64 %ma, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="ma_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:1 %u_load = load i64 %u

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:2 %v_56_load_4 = load i64 %v_56

]]></Node>
<StgValue><ssdm name="v_56_load_4"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56.split:3 %indvars_iv_load = load i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:4 %trunc_ln202 = trunc i4 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:5 %trunc_ln202_10 = trunc i4 %i_20

]]></Node>
<StgValue><ssdm name="trunc_ln202_10"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="7" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_4, i64 %u_load, i32 %sub66, i7 %tmp_s, i64 %mc, i3 %trunc_ln202_10, i64 %v_90_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:40 %add_ln202_6 = add i4 %indvars_iv_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202_6"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:42 %store_ln202 = store i4 %add_ln202_6, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="7" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_4, i64 %u_load, i32 %sub66, i7 %tmp_s, i64 %mc, i3 %trunc_ln202_10, i64 %v_90_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.body56.split:16 %zext_ln214 = zext i4 %i_20

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:17 %ma_addr_12 = getelementptr i64 %ma, i32 0, i32 %zext_ln214

]]></Node>
<StgValue><ssdm name="ma_addr_12"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_12 = load i4 %ma_addr_12

]]></Node>
<StgValue><ssdm name="ma_load_12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:13 %v_90_loc_load = load i64 %v_90_loc

]]></Node>
<StgValue><ssdm name="v_90_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_12 = load i4 %ma_addr_12

]]></Node>
<StgValue><ssdm name="ma_load_12"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:19 %v_90 = add i64 %ma_load_12, i64 %v_90_loc_load

]]></Node>
<StgValue><ssdm name="v_90"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:14 %u_46_loc_load = load i64 %u_46_loc

]]></Node>
<StgValue><ssdm name="u_46_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:15 %t_30_loc_load = load i64 %t_30_loc

]]></Node>
<StgValue><ssdm name="t_30_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:20 %xor_ln105_168 = xor i64 %v_90_loc_load, i64 %v_90

]]></Node>
<StgValue><ssdm name="xor_ln105_168"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:21 %xor_ln105_169 = xor i64 %ma_load_12, i64 %v_90_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_169"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:22 %or_ln105_29 = or i64 %xor_ln105_169, i64 %xor_ln105_168

]]></Node>
<StgValue><ssdm name="or_ln105_29"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:23 %xor_ln105_170 = xor i64 %or_ln105_29, i64 %v_90

]]></Node>
<StgValue><ssdm name="xor_ln105_170"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:24 %carry_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_170, i32 63

]]></Node>
<StgValue><ssdm name="carry_48"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:25 %zext_ln105_47 = zext i1 %carry_48

]]></Node>
<StgValue><ssdm name="zext_ln105_47"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:26 %tempReg = add i64 %u_46_loc_load, i64 %zext_ln105_47

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body56.split:27 %bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel7"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body56.split:28 %xor_ln105_171 = xor i1 %bit_sel7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_171"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
for.body56.split:29 %trunc_ln105_31 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln105_31"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.body56.split:30 %xor_ln105_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_171, i63 %trunc_ln105_31

]]></Node>
<StgValue><ssdm name="xor_ln105_8"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:31 %and_ln105_9 = and i64 %u_46_loc_load, i64 %xor_ln105_8

]]></Node>
<StgValue><ssdm name="and_ln105_9"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:32 %carry_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_9, i32 63

]]></Node>
<StgValue><ssdm name="carry_49"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:33 %zext_ln105_48 = zext i1 %carry_49

]]></Node>
<StgValue><ssdm name="zext_ln105_48"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:34 %t = add i64 %t_30_loc_load, i64 %zext_ln105_48

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.body56.split:35 %tmp_104 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 %trunc_ln202_10

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="7">
<![CDATA[
for.body56.split:36 %zext_ln217 = zext i7 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:37 %mc_addr_10 = getelementptr i64 %mc, i32 0, i32 %zext_ln217

]]></Node>
<StgValue><ssdm name="mc_addr_10"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="64" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body56.split:38 %store_ln217 = store i64 %v_90, i7 %mc_addr_10

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:43 %store_ln178 = store i64 %tempReg, i64 %v_56

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body56.split:6 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body56.split:7 %specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln202"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:44 %store_ln178 = store i64 %t, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.body56.split:46 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end120:0 %v_56_load = load i64 %v_56

]]></Node>
<StgValue><ssdm name="v_56_load"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:3 %v = add i64 %ma_load, i64 %v_56_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.end120:4 %tmp_103 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7">
<![CDATA[
for.end120:5 %zext_ln223 = zext i7 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end120:6 %mc_addr_9 = getelementptr i64 %mc, i32 0, i32 %zext_ln223

]]></Node>
<StgValue><ssdm name="mc_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
for.end120:7 %store_ln223 = store i64 %v, i7 %mc_addr_9

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
for.end120:8 %ret_ln224 = ret

]]></Node>
<StgValue><ssdm name="ret_ln224"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="171" name="ma" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="mc" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="mc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="mc_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mc_offset"/></StgValue>
</port>
<port id="174" name="mc_offset2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mc_offset2"/></StgValue>
</port>
<port id="175" name="p503p1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="177" from="StgValue_176" to="i_11" fromId="176" toId="16">
</dataflow>
<dataflow id="178" from="StgValue_176" to="u_024" fromId="176" toId="17">
</dataflow>
<dataflow id="179" from="StgValue_176" to="v_025" fromId="176" toId="18">
</dataflow>
<dataflow id="181" from="_ssdm_op_Read.ap_auto.i1" to="mc_offset2_read" fromId="180" toId="19">
</dataflow>
<dataflow id="182" from="mc_offset2" to="mc_offset2_read" fromId="174" toId="19">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.ap_auto.i32" to="mc_offset_read" fromId="183" toId="20">
</dataflow>
<dataflow id="185" from="mc_offset" to="mc_offset_read" fromId="173" toId="20">
</dataflow>
<dataflow id="186" from="StgValue_176" to="t_30_loc" fromId="176" toId="21">
</dataflow>
<dataflow id="187" from="StgValue_176" to="u_46_loc" fromId="176" toId="22">
</dataflow>
<dataflow id="188" from="StgValue_176" to="v_90_loc" fromId="176" toId="23">
</dataflow>
<dataflow id="189" from="StgValue_176" to="t_loc" fromId="176" toId="24">
</dataflow>
<dataflow id="190" from="StgValue_176" to="u_54_loc" fromId="176" toId="25">
</dataflow>
<dataflow id="191" from="StgValue_176" to="v_86_loc" fromId="176" toId="26">
</dataflow>
<dataflow id="192" from="mc_offset_read" to="trunc_ln172" fromId="20" toId="27">
</dataflow>
<dataflow id="194" from="_ssdm_op_BitConcatenate.i7.i3.i1.i3" to="tmp_s" fromId="193" toId="28">
</dataflow>
<dataflow id="195" from="trunc_ln172" to="tmp_s" fromId="27" toId="28">
</dataflow>
<dataflow id="196" from="mc_offset2_read" to="tmp_s" fromId="19" toId="28">
</dataflow>
<dataflow id="198" from="StgValue_197" to="tmp_s" fromId="197" toId="28">
</dataflow>
<dataflow id="200" from="rdc_mont.138_Pipeline_VITIS_LOOP_180_1" to="call_ln172" fromId="199" toId="29">
</dataflow>
<dataflow id="201" from="mc" to="call_ln172" fromId="172" toId="29">
</dataflow>
<dataflow id="202" from="tmp_s" to="call_ln172" fromId="28" toId="29">
</dataflow>
<dataflow id="203" from="trunc_ln172" to="call_ln172" fromId="27" toId="29">
</dataflow>
<dataflow id="204" from="mc_offset2_read" to="call_ln172" fromId="19" toId="29">
</dataflow>
<dataflow id="206" from="StgValue_205" to="store_ln178" fromId="205" toId="30">
</dataflow>
<dataflow id="207" from="v_025" to="store_ln178" fromId="18" toId="30">
</dataflow>
<dataflow id="208" from="StgValue_205" to="store_ln178" fromId="205" toId="31">
</dataflow>
<dataflow id="209" from="u_024" to="store_ln178" fromId="17" toId="31">
</dataflow>
<dataflow id="211" from="StgValue_210" to="store_ln177" fromId="210" toId="32">
</dataflow>
<dataflow id="212" from="i_11" to="store_ln177" fromId="16" toId="32">
</dataflow>
<dataflow id="213" from="rdc_mont.138_Pipeline_VITIS_LOOP_180_1" to="call_ln172" fromId="199" toId="33">
</dataflow>
<dataflow id="214" from="mc" to="call_ln172" fromId="172" toId="33">
</dataflow>
<dataflow id="215" from="tmp_s" to="call_ln172" fromId="28" toId="33">
</dataflow>
<dataflow id="216" from="trunc_ln172" to="call_ln172" fromId="27" toId="33">
</dataflow>
<dataflow id="217" from="mc_offset2_read" to="call_ln172" fromId="19" toId="33">
</dataflow>
<dataflow id="218" from="i_11" to="i" fromId="16" toId="35">
</dataflow>
<dataflow id="219" from="u_024" to="u_75" fromId="17" toId="36">
</dataflow>
<dataflow id="220" from="v_025" to="v_86" fromId="18" toId="37">
</dataflow>
<dataflow id="221" from="i" to="icmp_ln184" fromId="35" toId="38">
</dataflow>
<dataflow id="223" from="StgValue_222" to="icmp_ln184" fromId="222" toId="38">
</dataflow>
<dataflow id="224" from="i" to="add_ln184" fromId="35" toId="39">
</dataflow>
<dataflow id="226" from="StgValue_225" to="add_ln184" fromId="225" toId="39">
</dataflow>
<dataflow id="227" from="icmp_ln184" to="br_ln184" fromId="38" toId="40">
</dataflow>
<dataflow id="228" from="i" to="trunc_ln184" fromId="35" toId="41">
</dataflow>
<dataflow id="229" from="trunc_ln184" to="zext_ln185_9" fromId="41" toId="42">
</dataflow>
<dataflow id="230" from="zext_ln185_9" to="add_ln185" fromId="42" toId="43">
</dataflow>
<dataflow id="232" from="StgValue_231" to="add_ln185" fromId="231" toId="43">
</dataflow>
<dataflow id="234" from="rdc_mont.138_Pipeline_VITIS_LOOP_185_3" to="call_ln184" fromId="233" toId="44">
</dataflow>
<dataflow id="235" from="v_86" to="call_ln184" fromId="37" toId="44">
</dataflow>
<dataflow id="236" from="u_75" to="call_ln184" fromId="36" toId="44">
</dataflow>
<dataflow id="237" from="trunc_ln184" to="call_ln184" fromId="41" toId="44">
</dataflow>
<dataflow id="238" from="add_ln185" to="call_ln184" fromId="43" toId="44">
</dataflow>
<dataflow id="239" from="trunc_ln172" to="call_ln184" fromId="27" toId="44">
</dataflow>
<dataflow id="240" from="mc_offset2_read" to="call_ln184" fromId="19" toId="44">
</dataflow>
<dataflow id="241" from="mc" to="call_ln184" fromId="172" toId="44">
</dataflow>
<dataflow id="242" from="trunc_ln184" to="call_ln184" fromId="41" toId="44">
</dataflow>
<dataflow id="243" from="v_86_loc" to="call_ln184" fromId="26" toId="44">
</dataflow>
<dataflow id="244" from="u_54_loc" to="call_ln184" fromId="25" toId="44">
</dataflow>
<dataflow id="245" from="t_loc" to="call_ln184" fromId="24" toId="44">
</dataflow>
<dataflow id="246" from="p503p1_1" to="call_ln184" fromId="175" toId="44">
</dataflow>
<dataflow id="247" from="add_ln184" to="store_ln177" fromId="39" toId="45">
</dataflow>
<dataflow id="248" from="i_11" to="store_ln177" fromId="16" toId="45">
</dataflow>
<dataflow id="249" from="StgValue_176" to="count" fromId="176" toId="46">
</dataflow>
<dataflow id="250" from="StgValue_176" to="u" fromId="176" toId="47">
</dataflow>
<dataflow id="251" from="StgValue_176" to="v_56" fromId="176" toId="48">
</dataflow>
<dataflow id="252" from="StgValue_176" to="indvars_iv" fromId="176" toId="49">
</dataflow>
<dataflow id="253" from="StgValue_176" to="i_12" fromId="176" toId="50">
</dataflow>
<dataflow id="254" from="StgValue_222" to="store_ln177" fromId="222" toId="51">
</dataflow>
<dataflow id="255" from="i_12" to="store_ln177" fromId="50" toId="51">
</dataflow>
<dataflow id="256" from="StgValue_225" to="store_ln0" fromId="225" toId="52">
</dataflow>
<dataflow id="257" from="indvars_iv" to="store_ln0" fromId="49" toId="52">
</dataflow>
<dataflow id="258" from="v_86" to="store_ln178" fromId="37" toId="53">
</dataflow>
<dataflow id="259" from="v_56" to="store_ln178" fromId="48" toId="53">
</dataflow>
<dataflow id="260" from="u_75" to="store_ln178" fromId="36" toId="54">
</dataflow>
<dataflow id="261" from="u" to="store_ln178" fromId="47" toId="54">
</dataflow>
<dataflow id="263" from="StgValue_262" to="store_ln177" fromId="262" toId="55">
</dataflow>
<dataflow id="264" from="count" to="store_ln177" fromId="46" toId="55">
</dataflow>
<dataflow id="265" from="trunc_ln184" to="zext_ln185" fromId="41" toId="57">
</dataflow>
<dataflow id="266" from="rdc_mont.138_Pipeline_VITIS_LOOP_185_3" to="call_ln184" fromId="233" toId="58">
</dataflow>
<dataflow id="267" from="v_86" to="call_ln184" fromId="37" toId="58">
</dataflow>
<dataflow id="268" from="u_75" to="call_ln184" fromId="36" toId="58">
</dataflow>
<dataflow id="269" from="trunc_ln184" to="call_ln184" fromId="41" toId="58">
</dataflow>
<dataflow id="270" from="add_ln185" to="call_ln184" fromId="43" toId="58">
</dataflow>
<dataflow id="271" from="trunc_ln172" to="call_ln184" fromId="27" toId="58">
</dataflow>
<dataflow id="272" from="mc_offset2_read" to="call_ln184" fromId="19" toId="58">
</dataflow>
<dataflow id="273" from="mc" to="call_ln184" fromId="172" toId="58">
</dataflow>
<dataflow id="274" from="trunc_ln184" to="call_ln184" fromId="41" toId="58">
</dataflow>
<dataflow id="275" from="v_86_loc" to="call_ln184" fromId="26" toId="58">
</dataflow>
<dataflow id="276" from="u_54_loc" to="call_ln184" fromId="25" toId="58">
</dataflow>
<dataflow id="277" from="t_loc" to="call_ln184" fromId="24" toId="58">
</dataflow>
<dataflow id="278" from="p503p1_1" to="call_ln184" fromId="175" toId="58">
</dataflow>
<dataflow id="279" from="ma" to="ma_addr_11" fromId="171" toId="59">
</dataflow>
<dataflow id="281" from="StgValue_280" to="ma_addr_11" fromId="280" toId="59">
</dataflow>
<dataflow id="282" from="zext_ln185" to="ma_addr_11" fromId="57" toId="59">
</dataflow>
<dataflow id="283" from="ma_addr_11" to="ma_load_11" fromId="59" toId="60">
</dataflow>
<dataflow id="284" from="v_86_loc" to="v_86_loc_load" fromId="26" toId="61">
</dataflow>
<dataflow id="285" from="ma_addr_11" to="ma_load_11" fromId="59" toId="62">
</dataflow>
<dataflow id="286" from="ma_load_11" to="v_87" fromId="62" toId="63">
</dataflow>
<dataflow id="287" from="v_86_loc_load" to="v_87" fromId="61" toId="63">
</dataflow>
<dataflow id="288" from="u_54_loc" to="u_54_loc_load" fromId="25" toId="64">
</dataflow>
<dataflow id="289" from="t_loc" to="t_loc_load" fromId="24" toId="65">
</dataflow>
<dataflow id="290" from="v_86_loc_load" to="xor_ln105" fromId="61" toId="66">
</dataflow>
<dataflow id="291" from="v_87" to="xor_ln105" fromId="63" toId="66">
</dataflow>
<dataflow id="292" from="ma_load_11" to="xor_ln105_165" fromId="62" toId="67">
</dataflow>
<dataflow id="293" from="v_86_loc_load" to="xor_ln105_165" fromId="61" toId="67">
</dataflow>
<dataflow id="294" from="xor_ln105_165" to="or_ln105" fromId="67" toId="68">
</dataflow>
<dataflow id="295" from="xor_ln105" to="or_ln105" fromId="66" toId="68">
</dataflow>
<dataflow id="296" from="or_ln105" to="xor_ln105_166" fromId="68" toId="69">
</dataflow>
<dataflow id="297" from="v_87" to="xor_ln105_166" fromId="63" toId="69">
</dataflow>
<dataflow id="299" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry" fromId="298" toId="70">
</dataflow>
<dataflow id="300" from="xor_ln105_166" to="carry" fromId="69" toId="70">
</dataflow>
<dataflow id="302" from="StgValue_301" to="carry" fromId="301" toId="70">
</dataflow>
<dataflow id="303" from="carry" to="zext_ln105" fromId="70" toId="71">
</dataflow>
<dataflow id="304" from="u_54_loc_load" to="v_92" fromId="64" toId="72">
</dataflow>
<dataflow id="305" from="zext_ln105" to="v_92" fromId="71" toId="72">
</dataflow>
<dataflow id="307" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel1" fromId="306" toId="73">
</dataflow>
<dataflow id="308" from="v_92" to="bit_sel1" fromId="72" toId="73">
</dataflow>
<dataflow id="310" from="StgValue_309" to="bit_sel1" fromId="309" toId="73">
</dataflow>
<dataflow id="311" from="bit_sel1" to="xor_ln105_167" fromId="73" toId="74">
</dataflow>
<dataflow id="313" from="StgValue_312" to="xor_ln105_167" fromId="312" toId="74">
</dataflow>
<dataflow id="314" from="v_92" to="trunc_ln105" fromId="72" toId="75">
</dataflow>
<dataflow id="316" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln105_s" fromId="315" toId="76">
</dataflow>
<dataflow id="317" from="xor_ln105_167" to="xor_ln105_s" fromId="74" toId="76">
</dataflow>
<dataflow id="318" from="trunc_ln105" to="xor_ln105_s" fromId="75" toId="76">
</dataflow>
<dataflow id="319" from="u_54_loc_load" to="and_ln105" fromId="64" toId="77">
</dataflow>
<dataflow id="320" from="xor_ln105_s" to="and_ln105" fromId="76" toId="77">
</dataflow>
<dataflow id="321" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_47" fromId="298" toId="78">
</dataflow>
<dataflow id="322" from="and_ln105" to="carry_47" fromId="77" toId="78">
</dataflow>
<dataflow id="323" from="StgValue_301" to="carry_47" fromId="301" toId="78">
</dataflow>
<dataflow id="324" from="carry_47" to="zext_ln105_46" fromId="78" toId="79">
</dataflow>
<dataflow id="325" from="t_loc_load" to="u_80" fromId="65" toId="80">
</dataflow>
<dataflow id="326" from="zext_ln105_46" to="u_80" fromId="79" toId="80">
</dataflow>
<dataflow id="327" from="_ssdm_op_BitConcatenate.i7.i3.i1.i3" to="tmp_102" fromId="193" toId="81">
</dataflow>
<dataflow id="328" from="trunc_ln172" to="tmp_102" fromId="27" toId="81">
</dataflow>
<dataflow id="329" from="mc_offset2_read" to="tmp_102" fromId="19" toId="81">
</dataflow>
<dataflow id="330" from="trunc_ln184" to="tmp_102" fromId="41" toId="81">
</dataflow>
<dataflow id="331" from="tmp_102" to="zext_ln196" fromId="81" toId="82">
</dataflow>
<dataflow id="332" from="mc" to="mc_addr" fromId="172" toId="83">
</dataflow>
<dataflow id="333" from="StgValue_280" to="mc_addr" fromId="280" toId="83">
</dataflow>
<dataflow id="334" from="zext_ln196" to="mc_addr" fromId="82" toId="83">
</dataflow>
<dataflow id="335" from="v_87" to="store_ln196" fromId="63" toId="84">
</dataflow>
<dataflow id="336" from="mc_addr" to="store_ln196" fromId="83" toId="84">
</dataflow>
<dataflow id="337" from="v_92" to="store_ln178" fromId="72" toId="85">
</dataflow>
<dataflow id="338" from="v_025" to="store_ln178" fromId="18" toId="85">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="339" toId="86">
</dataflow>
<dataflow id="342" from="StgValue_341" to="speclooptripcount_ln177" fromId="341" toId="86">
</dataflow>
<dataflow id="343" from="StgValue_341" to="speclooptripcount_ln177" fromId="341" toId="86">
</dataflow>
<dataflow id="344" from="StgValue_341" to="speclooptripcount_ln177" fromId="341" toId="86">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopName" to="specloopname_ln184" fromId="345" toId="87">
</dataflow>
<dataflow id="348" from="empty_19" to="specloopname_ln184" fromId="347" toId="87">
</dataflow>
<dataflow id="349" from="u_80" to="store_ln178" fromId="80" toId="88">
</dataflow>
<dataflow id="350" from="u_024" to="store_ln178" fromId="17" toId="88">
</dataflow>
<dataflow id="351" from="i_12" to="i_20" fromId="50" toId="90">
</dataflow>
<dataflow id="352" from="i_20" to="icmp_ln202" fromId="90" toId="91">
</dataflow>
<dataflow id="354" from="StgValue_353" to="icmp_ln202" fromId="353" toId="91">
</dataflow>
<dataflow id="355" from="icmp_ln202" to="br_ln202" fromId="91" toId="92">
</dataflow>
<dataflow id="356" from="count" to="count_load" fromId="46" toId="93">
</dataflow>
<dataflow id="357" from="count_load" to="icmp_ln203" fromId="93" toId="94">
</dataflow>
<dataflow id="358" from="StgValue_280" to="icmp_ln203" fromId="280" toId="94">
</dataflow>
<dataflow id="359" from="count_load" to="add_ln204" fromId="93" toId="95">
</dataflow>
<dataflow id="361" from="StgValue_360" to="add_ln204" fromId="360" toId="95">
</dataflow>
<dataflow id="362" from="icmp_ln203" to="count_9" fromId="94" toId="96">
</dataflow>
<dataflow id="363" from="add_ln204" to="count_9" fromId="95" toId="96">
</dataflow>
<dataflow id="364" from="StgValue_280" to="count_9" fromId="280" toId="96">
</dataflow>
<dataflow id="366" from="StgValue_365" to="sub66" fromId="365" toId="97">
</dataflow>
<dataflow id="367" from="count_9" to="sub66" fromId="96" toId="97">
</dataflow>
<dataflow id="368" from="i_20" to="add_ln202" fromId="90" toId="98">
</dataflow>
<dataflow id="369" from="StgValue_225" to="add_ln202" fromId="225" toId="98">
</dataflow>
<dataflow id="370" from="add_ln202" to="store_ln177" fromId="98" toId="99">
</dataflow>
<dataflow id="371" from="i_12" to="store_ln177" fromId="50" toId="99">
</dataflow>
<dataflow id="372" from="count_9" to="store_ln177" fromId="96" toId="100">
</dataflow>
<dataflow id="373" from="count" to="store_ln177" fromId="46" toId="100">
</dataflow>
<dataflow id="374" from="ma" to="ma_addr" fromId="171" toId="101">
</dataflow>
<dataflow id="375" from="StgValue_280" to="ma_addr" fromId="280" toId="101">
</dataflow>
<dataflow id="377" from="StgValue_376" to="ma_addr" fromId="376" toId="101">
</dataflow>
<dataflow id="378" from="ma_addr" to="ma_load" fromId="101" toId="102">
</dataflow>
<dataflow id="379" from="u" to="u_load" fromId="47" toId="103">
</dataflow>
<dataflow id="380" from="v_56" to="v_56_load_4" fromId="48" toId="104">
</dataflow>
<dataflow id="381" from="indvars_iv" to="indvars_iv_load" fromId="49" toId="105">
</dataflow>
<dataflow id="382" from="indvars_iv_load" to="trunc_ln202" fromId="105" toId="106">
</dataflow>
<dataflow id="383" from="i_20" to="trunc_ln202_10" fromId="90" toId="107">
</dataflow>
<dataflow id="385" from="rdc_mont.138_Pipeline_VITIS_LOOP_206_5" to="call_ln202" fromId="384" toId="108">
</dataflow>
<dataflow id="386" from="trunc_ln202" to="call_ln202" fromId="106" toId="108">
</dataflow>
<dataflow id="387" from="v_56_load_4" to="call_ln202" fromId="104" toId="108">
</dataflow>
<dataflow id="388" from="u_load" to="call_ln202" fromId="103" toId="108">
</dataflow>
<dataflow id="389" from="sub66" to="call_ln202" fromId="97" toId="108">
</dataflow>
<dataflow id="390" from="tmp_s" to="call_ln202" fromId="28" toId="108">
</dataflow>
<dataflow id="391" from="mc" to="call_ln202" fromId="172" toId="108">
</dataflow>
<dataflow id="392" from="trunc_ln202_10" to="call_ln202" fromId="107" toId="108">
</dataflow>
<dataflow id="393" from="v_90_loc" to="call_ln202" fromId="23" toId="108">
</dataflow>
<dataflow id="394" from="u_46_loc" to="call_ln202" fromId="22" toId="108">
</dataflow>
<dataflow id="395" from="t_30_loc" to="call_ln202" fromId="21" toId="108">
</dataflow>
<dataflow id="396" from="p503p1_1" to="call_ln202" fromId="175" toId="108">
</dataflow>
<dataflow id="397" from="indvars_iv_load" to="add_ln202_6" fromId="105" toId="109">
</dataflow>
<dataflow id="398" from="StgValue_225" to="add_ln202_6" fromId="225" toId="109">
</dataflow>
<dataflow id="399" from="add_ln202_6" to="store_ln202" fromId="109" toId="110">
</dataflow>
<dataflow id="400" from="indvars_iv" to="store_ln202" fromId="49" toId="110">
</dataflow>
<dataflow id="401" from="rdc_mont.138_Pipeline_VITIS_LOOP_206_5" to="call_ln202" fromId="384" toId="111">
</dataflow>
<dataflow id="402" from="trunc_ln202" to="call_ln202" fromId="106" toId="111">
</dataflow>
<dataflow id="403" from="v_56_load_4" to="call_ln202" fromId="104" toId="111">
</dataflow>
<dataflow id="404" from="u_load" to="call_ln202" fromId="103" toId="111">
</dataflow>
<dataflow id="405" from="sub66" to="call_ln202" fromId="97" toId="111">
</dataflow>
<dataflow id="406" from="tmp_s" to="call_ln202" fromId="28" toId="111">
</dataflow>
<dataflow id="407" from="mc" to="call_ln202" fromId="172" toId="111">
</dataflow>
<dataflow id="408" from="trunc_ln202_10" to="call_ln202" fromId="107" toId="111">
</dataflow>
<dataflow id="409" from="v_90_loc" to="call_ln202" fromId="23" toId="111">
</dataflow>
<dataflow id="410" from="u_46_loc" to="call_ln202" fromId="22" toId="111">
</dataflow>
<dataflow id="411" from="t_30_loc" to="call_ln202" fromId="21" toId="111">
</dataflow>
<dataflow id="412" from="p503p1_1" to="call_ln202" fromId="175" toId="111">
</dataflow>
<dataflow id="413" from="i_20" to="zext_ln214" fromId="90" toId="112">
</dataflow>
<dataflow id="414" from="ma" to="ma_addr_12" fromId="171" toId="113">
</dataflow>
<dataflow id="415" from="StgValue_280" to="ma_addr_12" fromId="280" toId="113">
</dataflow>
<dataflow id="416" from="zext_ln214" to="ma_addr_12" fromId="112" toId="113">
</dataflow>
<dataflow id="417" from="ma_addr_12" to="ma_load_12" fromId="113" toId="114">
</dataflow>
<dataflow id="418" from="v_90_loc" to="v_90_loc_load" fromId="23" toId="115">
</dataflow>
<dataflow id="419" from="ma_addr_12" to="ma_load_12" fromId="113" toId="116">
</dataflow>
<dataflow id="420" from="ma_load_12" to="v_90" fromId="116" toId="117">
</dataflow>
<dataflow id="421" from="v_90_loc_load" to="v_90" fromId="115" toId="117">
</dataflow>
<dataflow id="422" from="u_46_loc" to="u_46_loc_load" fromId="22" toId="118">
</dataflow>
<dataflow id="423" from="t_30_loc" to="t_30_loc_load" fromId="21" toId="119">
</dataflow>
<dataflow id="424" from="v_90_loc_load" to="xor_ln105_168" fromId="115" toId="120">
</dataflow>
<dataflow id="425" from="v_90" to="xor_ln105_168" fromId="117" toId="120">
</dataflow>
<dataflow id="426" from="ma_load_12" to="xor_ln105_169" fromId="116" toId="121">
</dataflow>
<dataflow id="427" from="v_90_loc_load" to="xor_ln105_169" fromId="115" toId="121">
</dataflow>
<dataflow id="428" from="xor_ln105_169" to="or_ln105_29" fromId="121" toId="122">
</dataflow>
<dataflow id="429" from="xor_ln105_168" to="or_ln105_29" fromId="120" toId="122">
</dataflow>
<dataflow id="430" from="or_ln105_29" to="xor_ln105_170" fromId="122" toId="123">
</dataflow>
<dataflow id="431" from="v_90" to="xor_ln105_170" fromId="117" toId="123">
</dataflow>
<dataflow id="432" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_48" fromId="298" toId="124">
</dataflow>
<dataflow id="433" from="xor_ln105_170" to="carry_48" fromId="123" toId="124">
</dataflow>
<dataflow id="434" from="StgValue_301" to="carry_48" fromId="301" toId="124">
</dataflow>
<dataflow id="435" from="carry_48" to="zext_ln105_47" fromId="124" toId="125">
</dataflow>
<dataflow id="436" from="u_46_loc_load" to="tempReg" fromId="118" toId="126">
</dataflow>
<dataflow id="437" from="zext_ln105_47" to="tempReg" fromId="125" toId="126">
</dataflow>
<dataflow id="438" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel7" fromId="306" toId="127">
</dataflow>
<dataflow id="439" from="tempReg" to="bit_sel7" fromId="126" toId="127">
</dataflow>
<dataflow id="440" from="StgValue_309" to="bit_sel7" fromId="309" toId="127">
</dataflow>
<dataflow id="441" from="bit_sel7" to="xor_ln105_171" fromId="127" toId="128">
</dataflow>
<dataflow id="442" from="StgValue_312" to="xor_ln105_171" fromId="312" toId="128">
</dataflow>
<dataflow id="443" from="tempReg" to="trunc_ln105_31" fromId="126" toId="129">
</dataflow>
<dataflow id="444" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln105_8" fromId="315" toId="130">
</dataflow>
<dataflow id="445" from="xor_ln105_171" to="xor_ln105_8" fromId="128" toId="130">
</dataflow>
<dataflow id="446" from="trunc_ln105_31" to="xor_ln105_8" fromId="129" toId="130">
</dataflow>
<dataflow id="447" from="u_46_loc_load" to="and_ln105_9" fromId="118" toId="131">
</dataflow>
<dataflow id="448" from="xor_ln105_8" to="and_ln105_9" fromId="130" toId="131">
</dataflow>
<dataflow id="449" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry_49" fromId="298" toId="132">
</dataflow>
<dataflow id="450" from="and_ln105_9" to="carry_49" fromId="131" toId="132">
</dataflow>
<dataflow id="451" from="StgValue_301" to="carry_49" fromId="301" toId="132">
</dataflow>
<dataflow id="452" from="carry_49" to="zext_ln105_48" fromId="132" toId="133">
</dataflow>
<dataflow id="453" from="t_30_loc_load" to="t" fromId="119" toId="134">
</dataflow>
<dataflow id="454" from="zext_ln105_48" to="t" fromId="133" toId="134">
</dataflow>
<dataflow id="455" from="_ssdm_op_BitConcatenate.i7.i3.i1.i3" to="tmp_104" fromId="193" toId="135">
</dataflow>
<dataflow id="456" from="trunc_ln172" to="tmp_104" fromId="27" toId="135">
</dataflow>
<dataflow id="457" from="mc_offset2_read" to="tmp_104" fromId="19" toId="135">
</dataflow>
<dataflow id="458" from="trunc_ln202_10" to="tmp_104" fromId="107" toId="135">
</dataflow>
<dataflow id="459" from="tmp_104" to="zext_ln217" fromId="135" toId="136">
</dataflow>
<dataflow id="460" from="mc" to="mc_addr_10" fromId="172" toId="137">
</dataflow>
<dataflow id="461" from="StgValue_280" to="mc_addr_10" fromId="280" toId="137">
</dataflow>
<dataflow id="462" from="zext_ln217" to="mc_addr_10" fromId="136" toId="137">
</dataflow>
<dataflow id="463" from="v_90" to="store_ln217" fromId="117" toId="138">
</dataflow>
<dataflow id="464" from="mc_addr_10" to="store_ln217" fromId="137" toId="138">
</dataflow>
<dataflow id="465" from="tempReg" to="store_ln178" fromId="126" toId="139">
</dataflow>
<dataflow id="466" from="v_56" to="store_ln178" fromId="48" toId="139">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="339" toId="140">
</dataflow>
<dataflow id="469" from="StgValue_468" to="speclooptripcount_ln177" fromId="468" toId="140">
</dataflow>
<dataflow id="470" from="StgValue_468" to="speclooptripcount_ln177" fromId="468" toId="140">
</dataflow>
<dataflow id="471" from="StgValue_468" to="speclooptripcount_ln177" fromId="468" toId="140">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecLoopName" to="specloopname_ln202" fromId="345" toId="141">
</dataflow>
<dataflow id="474" from="empty_38" to="specloopname_ln202" fromId="473" toId="141">
</dataflow>
<dataflow id="475" from="t" to="store_ln178" fromId="134" toId="142">
</dataflow>
<dataflow id="476" from="u" to="store_ln178" fromId="47" toId="142">
</dataflow>
<dataflow id="477" from="ma_addr" to="ma_load" fromId="101" toId="144">
</dataflow>
<dataflow id="478" from="v_56" to="v_56_load" fromId="48" toId="145">
</dataflow>
<dataflow id="479" from="ma_load" to="v" fromId="144" toId="146">
</dataflow>
<dataflow id="480" from="v_56_load" to="v" fromId="145" toId="146">
</dataflow>
<dataflow id="481" from="_ssdm_op_BitConcatenate.i7.i3.i1.i3" to="tmp_103" fromId="193" toId="147">
</dataflow>
<dataflow id="482" from="trunc_ln172" to="tmp_103" fromId="27" toId="147">
</dataflow>
<dataflow id="483" from="mc_offset2_read" to="tmp_103" fromId="19" toId="147">
</dataflow>
<dataflow id="485" from="StgValue_484" to="tmp_103" fromId="484" toId="147">
</dataflow>
<dataflow id="486" from="tmp_103" to="zext_ln223" fromId="147" toId="148">
</dataflow>
<dataflow id="487" from="mc" to="mc_addr_9" fromId="172" toId="149">
</dataflow>
<dataflow id="488" from="StgValue_280" to="mc_addr_9" fromId="280" toId="149">
</dataflow>
<dataflow id="489" from="zext_ln223" to="mc_addr_9" fromId="148" toId="149">
</dataflow>
<dataflow id="490" from="v" to="store_ln223" fromId="146" toId="150">
</dataflow>
<dataflow id="491" from="mc_addr_9" to="store_ln223" fromId="149" toId="150">
</dataflow>
<dataflow id="492" from="icmp_ln184" to="StgValue_3" fromId="38" toId="3">
</dataflow>
<dataflow id="493" from="icmp_ln202" to="StgValue_8" fromId="91" toId="8">
</dataflow>
</dataflows>


</stg>
