--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml display_cu.twx display_cu.ncd -o display_cu.twr
display_cu.pcf -ucf BasysRevEGeneral.ucf

Design file:              display_cu.ncd
Physical constraint file: display_cu.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
input_byte<0>|    3.590(R)|   -1.494(R)|clk0              |   0.000|
input_byte<1>|    3.006(R)|   -1.289(R)|clk0              |   0.000|
input_byte<2>|    3.107(R)|   -1.306(R)|clk0              |   0.000|
input_byte<3>|    3.281(R)|   -1.269(R)|clk0              |   0.000|
input_byte<4>|    3.226(R)|   -1.371(R)|clk0              |   0.000|
input_byte<5>|    3.956(R)|   -1.896(R)|clk0              |   0.000|
input_byte<6>|    3.720(R)|   -1.730(R)|clk0              |   0.000|
input_byte<7>|    4.400(R)|   -1.952(R)|clk0              |   0.000|
loader<0>    |    4.868(R)|   -2.180(R)|clk0              |   0.000|
loader<1>    |    4.129(R)|   -1.782(R)|clk0              |   0.000|
loader<2>    |    3.838(R)|   -1.370(R)|clk0              |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes_n<0> |    7.458(R)|clk0              |   0.000|
            |    8.291(R)|clkfx             |   0.000|
anodes_n<1> |    6.976(R)|clk0              |   0.000|
            |    7.809(R)|clkfx             |   0.000|
anodes_n<2> |    6.991(R)|clk0              |   0.000|
            |    7.824(R)|clkfx             |   0.000|
anodes_n<3> |    7.196(R)|clk0              |   0.000|
            |    8.029(R)|clkfx             |   0.000|
cathodes<0> |    7.208(R)|clk0              |   0.000|
            |    8.081(R)|clkfx             |   0.000|
cathodes<1> |    7.850(R)|clk0              |   0.000|
            |    8.723(R)|clkfx             |   0.000|
cathodes<2> |    7.208(R)|clk0              |   0.000|
            |    8.081(R)|clkfx             |   0.000|
cathodes<3> |    7.687(R)|clk0              |   0.000|
            |    8.560(R)|clkfx             |   0.000|
cathodes<4> |    8.390(R)|clk0              |   0.000|
            |    9.263(R)|clkfx             |   0.000|
cathodes<5> |    7.811(R)|clk0              |   0.000|
            |    8.279(R)|clkfx             |   0.000|
cathodes<6> |    8.268(R)|clk0              |   0.000|
            |    8.677(R)|clkfx             |   0.000|
cathodes<7> |    6.246(R)|clk0              |   0.000|
            |    6.465(R)|clkfx             |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.408|    2.408|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 15 15:13:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



