--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\xilinxise\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml crcENandDEC.twx crcENandDEC.ncd -o crcENandDEC.twr
crcENandDEC.pcf -ucf ucf.ucf

Design file:              crcENandDEC.ncd
Physical constraint file: crcENandDEC.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock cl
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
DECorEN           |    5.864(R)|      SLOW  |   -2.152(R)|      FAST  |cl_BUFGP          |   0.000|
in<0>             |    3.309(R)|      SLOW  |   -0.967(R)|      FAST  |cl_BUFGP          |   0.000|
in<1>             |    3.039(R)|      SLOW  |   -1.046(R)|      FAST  |cl_BUFGP          |   0.000|
in<2>             |    3.117(R)|      SLOW  |   -0.818(R)|      SLOW  |cl_BUFGP          |   0.000|
in<3>             |    3.037(R)|      SLOW  |   -1.086(R)|      FAST  |cl_BUFGP          |   0.000|
in<4>             |    3.462(R)|      SLOW  |   -0.893(R)|      FAST  |cl_BUFGP          |   0.000|
in<5>             |    3.256(R)|      SLOW  |   -1.108(R)|      FAST  |cl_BUFGP          |   0.000|
in<6>             |    3.625(R)|      SLOW  |   -1.059(R)|      FAST  |cl_BUFGP          |   0.000|
in<7>             |    3.931(R)|      SLOW  |   -1.234(R)|      FAST  |cl_BUFGP          |   0.000|
selectinputkind<0>|    5.962(R)|      SLOW  |   -2.249(R)|      FAST  |cl_BUFGP          |   0.000|
selectinputkind<1>|    5.901(R)|      SLOW  |   -2.370(R)|      FAST  |cl_BUFGP          |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
DECorEN           |    8.873(R)|      SLOW  |   -0.832(R)|      FAST  |clk_BUFGP         |   0.000|
selectinputkind<0>|    6.939(R)|      SLOW  |   -0.586(R)|      FAST  |clk_BUFGP         |   0.000|
selectinputkind<1>|    8.344(R)|      SLOW  |   -0.491(R)|      SLOW  |clk_BUFGP         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out<0>      |         7.400(R)|      SLOW  |         3.840(R)|      FAST  |clk_BUFGP         |   0.000|
out<1>      |         7.400(R)|      SLOW  |         3.840(R)|      FAST  |clk_BUFGP         |   0.000|
out<2>      |         7.180(R)|      SLOW  |         3.692(R)|      FAST  |clk_BUFGP         |   0.000|
out<3>      |         7.301(R)|      SLOW  |         3.736(R)|      FAST  |clk_BUFGP         |   0.000|
out<4>      |         6.865(R)|      SLOW  |         3.474(R)|      FAST  |clk_BUFGP         |   0.000|
out<5>      |         7.182(R)|      SLOW  |         3.673(R)|      FAST  |clk_BUFGP         |   0.000|
out<6>      |         7.308(R)|      SLOW  |         3.739(R)|      FAST  |clk_BUFGP         |   0.000|
out<7>      |         7.497(R)|      SLOW  |         3.848(R)|      FAST  |clk_BUFGP         |   0.000|
out<8>      |         7.984(R)|      SLOW  |         4.217(R)|      FAST  |clk_BUFGP         |   0.000|
out<9>      |         7.795(R)|      SLOW  |         4.063(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock cl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |    2.668|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |    4.478|         |         |         |
clk            |    6.439|         |         |         |
rst            |    6.274|   10.748|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.012|         |
rst            |         |         |    1.559|    1.559|
---------------+---------+---------+---------+---------+


Analysis completed Sun Jan 27 03:13:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



