

================================================================
== Vitis HLS Report for 'PE_8_8_583'
================================================================
* Date:           Wed Sep  6 08:49:35 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |       67|       67|         5|          1|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     129|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     129|    164|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-----------------------------+--------------+
    |              Instance             |            Module           |  Expression  |
    +-----------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_24s_24_4_1_U2457  |mac_muladd_8s_8s_24s_24_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_56_fu_90_p2                     |         +|   0|  0|  14|           7|           1|
    |ap_condition_134                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_84_p2                |      icmp|   0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          18|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_fifo_1_1_blk_n                      |   9|          2|    1|          2|
    |A_fifo_1_2_blk_n                      |   9|          2|    1|          2|
    |B_fifo_1_1_blk_n                      |   9|          2|    1|          2|
    |B_fifo_1_2_blk_n                      |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_return                             |   9|          2|   24|         48|
    |ap_sig_allocacmp_C_out_out_0_load     |   9|          2|   24|         48|
    |ap_sig_allocacmp_C_out_out_0_load_27  |   9|          2|   24|         48|
    |ap_sig_allocacmp_k                    |   9|          2|    7|         14|
    |k_02_fu_40                            |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         22|   92|        184|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_out_out_0_fu_44                 |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_return_preg                    |  24|   0|   24|          0|
    |icmp_ln21_reg_142                 |   1|   0|    1|          0|
    |k_02_fu_40                        |   7|   0|    7|          0|
    |icmp_ln21_reg_142                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 129|  32|   66|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    PE_8_8.583|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    PE_8_8.583|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    PE_8_8.583|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    PE_8_8.583|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    PE_8_8.583|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    PE_8_8.583|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    PE_8_8.583|  return value|
|ap_return                  |  out|   24|  ap_ctrl_hs|    PE_8_8.583|  return value|
|A_fifo_1_1_dout            |   in|    8|     ap_fifo|    A_fifo_1_1|       pointer|
|A_fifo_1_1_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_1_1|       pointer|
|A_fifo_1_1_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_1_1|       pointer|
|A_fifo_1_1_empty_n         |   in|    1|     ap_fifo|    A_fifo_1_1|       pointer|
|A_fifo_1_1_read            |  out|    1|     ap_fifo|    A_fifo_1_1|       pointer|
|B_fifo_1_1_dout            |   in|    8|     ap_fifo|    B_fifo_1_1|       pointer|
|B_fifo_1_1_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_1_1|       pointer|
|B_fifo_1_1_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_1_1|       pointer|
|B_fifo_1_1_empty_n         |   in|    1|     ap_fifo|    B_fifo_1_1|       pointer|
|B_fifo_1_1_read            |  out|    1|     ap_fifo|    B_fifo_1_1|       pointer|
|A_fifo_1_2_din             |  out|    8|     ap_fifo|    A_fifo_1_2|       pointer|
|A_fifo_1_2_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_1_2|       pointer|
|A_fifo_1_2_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_1_2|       pointer|
|A_fifo_1_2_full_n          |   in|    1|     ap_fifo|    A_fifo_1_2|       pointer|
|A_fifo_1_2_write           |  out|    1|     ap_fifo|    A_fifo_1_2|       pointer|
|B_fifo_1_2_din             |  out|    8|     ap_fifo|    B_fifo_1_2|       pointer|
|B_fifo_1_2_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_1_2|       pointer|
|B_fifo_1_2_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_1_2|       pointer|
|B_fifo_1_2_full_n          |   in|    1|     ap_fifo|    B_fifo_1_2|       pointer|
|B_fifo_1_2_write           |  out|    1|     ap_fifo|    B_fifo_1_2|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 8 'alloca' 'k_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%C_out_out_0 = alloca i32 1"   --->   Operation 9 'alloca' 'C_out_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln21 = store i7 0, i7 %k_02" [systolic_array.cpp:21]   --->   Operation 14 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [systolic_array.cpp:21]   --->   Operation 15 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = load i7 %k_02" [systolic_array.cpp:21]   --->   Operation 16 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln21 = icmp_eq  i7 %k, i7 64" [systolic_array.cpp:21]   --->   Operation 17 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%k_56 = add i7 %k, i7 1" [systolic_array.cpp:21]   --->   Operation 19 'add' 'k_56' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.split, void %for.end.loopexit" [systolic_array.cpp:21]   --->   Operation 20 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln21 = store i7 %k_56, i7 %k_02" [systolic_array.cpp:21]   --->   Operation 21 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %A_fifo_1_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_102 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %B_fifo_1_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'tmp_102' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i8 %tmp"   --->   Operation 24 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln886_53 = sext i8 %tmp_102"   --->   Operation 25 'sext' 'sext_ln886_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %sext_ln886_53, i16 %sext_ln886"   --->   Operation 26 'mul' 'mul_ln886' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_1_2, i8 %tmp" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_1_2, i8 %tmp_102" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 29 [2/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %sext_ln886_53, i16 %sext_ln886"   --->   Operation 29 'mul' 'mul_ln886' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%C_out_out_0_load = load i24 %C_out_out_0"   --->   Operation 30 'load' 'C_out_out_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %sext_ln886_53, i16 %sext_ln886"   --->   Operation 31 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node add_ln886)   --->   "%sext_ln886_54 = sext i16 %mul_ln886"   --->   Operation 32 'sext' 'sext_ln886_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i24 %sext_ln886_54, i24 %C_out_out_0_load"   --->   Operation 33 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%C_out_out_0_load_27 = load i24 %C_out_out_0" [systolic_array.cpp:29]   --->   Operation 39 'load' 'C_out_out_0_load_27' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i24 %C_out_out_0_load_27" [systolic_array.cpp:29]   --->   Operation 40 'ret' 'ret_ln29' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [systolic_array.cpp:22]   --->   Operation 34 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [systolic_array.cpp:21]   --->   Operation 35 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i24 %sext_ln886_54, i24 %C_out_out_0_load"   --->   Operation 36 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln21 = store i24 %add_ln886, i24 %C_out_out_0" [systolic_array.cpp:21]   --->   Operation 37 'store' 'store_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [systolic_array.cpp:21]   --->   Operation 38 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_02                (alloca           ) [ 010000]
C_out_out_0         (alloca           ) [ 011111]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln21          (store            ) [ 000000]
br_ln21             (br               ) [ 000000]
k                   (load             ) [ 000000]
icmp_ln21           (icmp             ) [ 011110]
empty               (speclooptripcount) [ 000000]
k_56                (add              ) [ 000000]
br_ln21             (br               ) [ 000000]
store_ln21          (store            ) [ 000000]
tmp                 (read             ) [ 000000]
tmp_102             (read             ) [ 000000]
sext_ln886          (sext             ) [ 010110]
sext_ln886_53       (sext             ) [ 010110]
write_ln174         (write            ) [ 000000]
write_ln174         (write            ) [ 000000]
C_out_out_0_load    (load             ) [ 010001]
mul_ln886           (mul              ) [ 000000]
sext_ln886_54       (sext             ) [ 010001]
specpipeline_ln22   (specpipeline     ) [ 000000]
specloopname_ln21   (specloopname     ) [ 000000]
add_ln886           (add              ) [ 000000]
store_ln21          (store            ) [ 000000]
br_ln21             (br               ) [ 000000]
C_out_out_0_load_27 (load             ) [ 000000]
ret_ln29            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_1_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_1_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="k_02_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_02/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="C_out_out_0_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_out_out_0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_102_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln174_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln174_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln21_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="k_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln21_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="k_56_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_56/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln21_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sext_ln886_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln886_53_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886_53/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="C_out_out_0_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="24" slack="3"/>
<pin id="111" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln21_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="0" index="1" bw="24" slack="4"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="C_out_out_0_load_27_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="3"/>
<pin id="118" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load_27/4 "/>
</bind>
</comp>

<comp id="119" class="1007" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="24" slack="0"/>
<pin id="123" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln886/2 sext_ln886_54/4 add_ln886/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="k_02_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_02 "/>
</bind>
</comp>

<comp id="135" class="1005" name="C_out_out_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="3"/>
<pin id="137" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="C_out_out_0 "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln21_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="3"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="146" class="1005" name="sext_ln886_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln886 "/>
</bind>
</comp>

<comp id="151" class="1005" name="sext_ln886_53_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln886_53 "/>
</bind>
</comp>

<comp id="156" class="1005" name="C_out_out_0_load_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="1"/>
<pin id="158" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_out_out_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="30" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="48" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="54" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="48" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="54" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="124"><net_src comp="105" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="101" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="109" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="131"><net_src comp="40" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="138"><net_src comp="44" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="145"><net_src comp="84" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="101" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="154"><net_src comp="105" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="159"><net_src comp="109" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_1_2 | {2 }
	Port: B_fifo_1_2 | {2 }
 - Input state : 
	Port: PE_8_8.583 : A_fifo_1_1 | {2 }
	Port: PE_8_8.583 : B_fifo_1_1 | {2 }
  - Chain level:
	State 1
		store_ln21 : 1
		k : 1
		icmp_ln21 : 2
		k_56 : 2
		br_ln21 : 3
		store_ln21 : 3
	State 2
		mul_ln886 : 1
	State 3
	State 4
		sext_ln886_54 : 1
		add_ln886 : 2
		ret_ln29 : 1
	State 5
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        k_56_fu_90       |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln21_fu_84     |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_119       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_48     |    0    |    0    |    0    |
|          |    tmp_102_read_fu_54   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_60 |    0    |    0    |    0    |
|          | write_ln174_write_fu_68 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln886_fu_101    |    0    |    0    |    0    |
|          |   sext_ln886_53_fu_105  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|C_out_out_0_load_reg_156|   24   |
|   C_out_out_0_reg_135  |   24   |
|    icmp_ln21_reg_142   |    1   |
|      k_02_reg_128      |    7   |
|  sext_ln886_53_reg_151 |   16   |
|   sext_ln886_reg_146   |   16   |
+------------------------+--------+
|          Total         |   88   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_119 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_119 |  p1  |   3  |   8  |   24   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   40   ||  3.2953 ||    23   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   23   |
|  Register |    -   |    -   |   88   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   88   |   47   |
+-----------+--------+--------+--------+--------+
