0.7
2020.2
Oct 14 2022
05:20:55
D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v,1685617279,verilog,,D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Half_Adder.v,,Full_Adder,,,,,,,,
D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v,1685617494,verilog,,,,Full_Adder_tb,,,,,,,,
D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Half_Adder.v,1685616837,verilog,,D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v,,Half_Adder,,,,,,,,
