<root><simulation><result_generated_time />2023-05-17 20:13:48<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 65536, 'I': 401408, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 4), ('C', 4), ('OX', 4)], [('K', 4), ('K', 4), ('OX', 7), ('OY', 7), ('C', 16)], []]<I />[[('OY', 4), ('C', 4), ('OX', 4), ('K', 4), ('K', 4)], [('OX', 7), ('OY', 7), ('C', 16)], []]<O />[[('OY', 4), ('C', 4)], [('OX', 4), ('K', 4), ('K', 4), ('OX', 7), ('OY', 7), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 16, 49, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [8.0, 4, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 524288, 524288], 'I': [512, 3211264, 3211264], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.06, 0.06, 0.0], 'I': [1.0, 0.38, 0.0], 'O': [0.06, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.54, 0.0], 'I': [1.0, 0.54, 0.0], 'O': [0.06, 0.54, 0.0]}<effective_mem_size_bit />{'W': [32, 32768, 524288], 'I': [512, 200704, 3211264], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12845056, 3211264], [3211264, 65536], [65536, 0]]<I />[[6422528, 401408], [401408, 401408], [401408, 0]]<O />[[(6322176, 6422528), (1605632, 1505280)], [(1505280, 1605632), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(6322176, 6422528), (1605632, 1505280)], [(1505280, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1605632, 401408], [200704, 4096], [256, 0]]<I />[[802816, 50176], [25088, 25088], [1568, 0]]<O />[[(790272, 802816), (200704, 188160)], [(94080, 100352), (6272, 0)], [(0, 392), (0, 0)]]<O_partial />[([790272, 802816], [200704, 188160]), ([94080, 100352], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [6272, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112333382.0<mem_energy_breakdown><W />[685.9, 5377.6, 341.0]<I />[288.1, 1243.0, 2088.3]<O />[694.3, 4972.1, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9649<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9649<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />832016<latency_cycle_without_data_loading />802816<ideal_computing_cycle />802816<data_loading><load_cycle_total />29200<load_cycle_individual />{'W': [16, 4096, 0], 'I': [32, 25088, 0]}<load_cycle_combined />{'W': 4096, 'I': 25088}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-802815], [-802752, -602064], [-802816, -802816]], 'I': [[-802815], [-43848, -25056], [-802816, -802816]], 'O': [[-802816], [-802816, -702464], [-796544, -802424]]}<mem_stall_cycle_shared />{'W': [[-802815], [-802752, 0], [0, 0]], 'I': [[-802815], [-43848, 0], [0, 0]], 'O': [[-802816], [-802816, -702464], [-796544, -802424]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 524288, 524288], 'I': [512, 3211264, 3211264], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [2048, 524288, 524288], 'I': [4096, 3211264, 3211264], 'O': [256, 802816, 802816]}<loop_cycles_each_level />{'W': [64, 802816, 802816], 'I': [1024, 802816, 802816], 'O': [16, 802816, 802816]}<top_ir_loop_size />{'W': [4, 1, 1], 'I': [16, 1, 1], 'O': [4, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [32.0, 0.7], [0.7, 0.7]], 'I': [[8.0, 0.5], [4.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 1.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [128.0, 0.7], [0.7, 0.7]], 'I': [[8.0, 8.0], [64.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 8.0], [64.0, 16.0], [16.0, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.5], [32.0, 0.7], [0.7, 0]], 'I': [[8.0, 8.0], [64.0, 4.0], [4.0, 0]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.5], [113.0, 20.7], [4.7, 1.0]], 'I': [[8.0, 8.0], [113.0, 20.7], [4.7, 1.0]], 'O': [[8.0, 2.0], [113.0, 20.7], [4.7, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 802816], [64, 64, 12544], [802816, 802816, 1]], 'I': [[1, 1, 802816], [64, 1024, 784], [802816, 802816, 1]], 'O': [[1, 1, 802816], [16, 16, 50176], [802816, 802816, 1]]}<trans_time_real />{'W': [[0, 1, 802816], [[0, 64, 12544], [16, 64, 12544]], [[4096, 802816, 1], [256, 802816, 1]]], 'I': [[0, 1, 802816], [[8, 1024, 784], [32, 1024, 784]], [[25088, 802816, 1], [1568, 802816, 1]]], 'O': [[0, 1, 802816], [[0, 16, 50176], [2, 16, 50176]], [[6272, 802816, 1], [392, 802816, 1]]]}<single_stall_cycle />{'W': [[-1], [-64, -48], [-798720, -802560]], 'I': [[-1], [-56, -32], [-777728, -801248]], 'O': [[-1], [-16, -14], [-796544, -802424]]}<single_stall_count />{'W': [802815, 12543, 0], 'I': [802815, 783, 0], 'O': [802816, 50176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}, 1: {'W': [200688, 0], 'I': [25056, 0], 'O': [100352, 6272]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-802816, -802816], [-796544, -802816]], 1: [[-476720, -802816], [-702464, -796544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />5.15</simulation></root>