

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Tue Sep  5 22:43:16 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.426 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       27|       27| 89.991 ns | 89.991 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 29 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %x_read" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:476]   --->   Operation 30 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 31 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Repl2_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 32 'partselect' 'p_Repl2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i64 %p_Val2_s"   --->   Operation 33 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.61ns)   --->   "%icmp_ln209 = icmp_eq  i11 %p_Repl2_13, i11" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 34 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.98ns)   --->   "%icmp_ln18 = icmp_ne  i52 %p_Repl2_s, i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 35 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%x_is_NaN = and i1 %icmp_ln209, i1 %icmp_ln18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 36 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.98ns)   --->   "%icmp_ln828 = icmp_eq  i52 %p_Repl2_s, i52"   --->   Operation 37 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.12ns)   --->   "%x_is_inf = and i1 %icmp_ln209, i1 %icmp_ln828" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 38 'and' 'x_is_inf' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i11 %p_Repl2_13" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503]   --->   Operation 39 'zext' 'zext_ln503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.53ns)   --->   "%m_exp = add i12, i12 %zext_ln503" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503]   --->   Operation 40 'add' 'm_exp' <Predicate = true> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2, i52 %p_Repl2_s"   --->   Operation 41 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "%sub_ln657 = sub i54, i54 %p_Result_s"   --->   Operation 42 'sub' 'sub_ln657' <Predicate = true> <Delay = 0.75> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.26ns)   --->   "%select_ln253 = select i1 %p_Result_37, i54 %sub_ln657, i54 %p_Result_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 43 'select' 'select_ln253' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32"   --->   Operation 44 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.53ns)   --->   "%sub_ln1311 = sub i11, i11 %p_Repl2_13"   --->   Operation 45 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 46 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp"   --->   Operation 47 'select' 'ush' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.62ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 48 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_30 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7"   --->   Operation 49 'bitconcatenate' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1308 = sext i61 %p_Val2_30"   --->   Operation 50 'sext' 'sext_ln1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sh_prom_i_i371_cast_cast_cast_cast_cast = sext i12 %ush"   --->   Operation 51 'sext' 'sh_prom_i_i371_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sh_prom_i_i371_cast_cast_cast_cast_cast_cast = zext i32 %sh_prom_i_i371_cast_cast_cast_cast_cast"   --->   Operation 52 'zext' 'sh_prom_i_i371_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%ashr_ln1287 = ashr i71 %sext_ln1308, i71 %sh_prom_i_i371_cast_cast_cast_cast_cast_cast"   --->   Operation 53 'ashr' 'ashr_ln1287' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%shl_ln1253 = shl i71 %sext_ln1308, i71 %sh_prom_i_i371_cast_cast_cast_cast_cast_cast"   --->   Operation 54 'shl' 'shl_ln1253' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.10ns) (out node of the LUT)   --->   "%p_Val2_24 = select i1 %isNeg, i71 %ashr_ln1287, i71 %shl_ln1253"   --->   Operation 55 'select' 'p_Val2_24' <Predicate = true> <Delay = 1.10> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %p_Val2_24, i32, i32"   --->   Operation 56 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sh_prom_i_i351_cast_cast_cast_cast_cast_cast = zext i32 %sh_prom_i_i371_cast_cast_cast_cast_cast"   --->   Operation 57 'zext' 'sh_prom_i_i351_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%shl_ln1253_1 = shl i64 %trunc_ln7, i64 %sh_prom_i_i351_cast_cast_cast_cast_cast_cast"   --->   Operation 58 'shl' 'shl_ln1253_1' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%ashr_ln1287_1 = ashr i64 %trunc_ln7, i64 %sh_prom_i_i351_cast_cast_cast_cast_cast_cast"   --->   Operation 59 'ashr' 'ashr_ln1287_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln662_6 = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %p_Val2_24, i32, i32"   --->   Operation 60 'partselect' 'trunc_ln662_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %p_Val2_24, i32"   --->   Operation 61 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %trunc_ln662_6"   --->   Operation 62 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node p_Val2_27)   --->   "%mul_ln1072 = mul i31, i31 %sext_ln1070"   --->   Operation 63 'mul' 'mul_ln1072' <Predicate = true> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i71 %p_Val2_24"   --->   Operation 64 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%select_ln1322 = select i1 %isNeg, i64 %shl_ln1253_1, i64 %ashr_ln1287_1"   --->   Operation 65 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%shl_ln682_14 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1322, i7"   --->   Operation 66 'bitconcatenate' 'shl_ln682_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.09ns) (out node of the LUT)   --->   "%icmp_ln1453 = icmp_ne  i71 %shl_ln682_14, i71 %sext_ln1308"   --->   Operation 67 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node p_Val2_27)   --->   "%mul_ln1072 = mul i31, i31 %sext_ln1070"   --->   Operation 68 'mul' 'mul_ln1072' <Predicate = true> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node p_Val2_27)   --->   "%mul_ln1072 = mul i31, i31 %sext_ln1070"   --->   Operation 69 'mul' 'mul_ln1072' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln682_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_38, i18"   --->   Operation 70 'bitconcatenate' 'shl_ln682_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i19 %shl_ln682_12"   --->   Operation 71 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_Val2_27 = add i31 %sext_ln1146, i31 %mul_ln1072"   --->   Operation 72 'add' 'p_Val2_27' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.66>
ST_5 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_Val2_27 = add i31 %sext_ln1146, i31 %mul_ln1072"   --->   Operation 73 'add' 'p_Val2_27' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %p_Val2_27, i32, i32"   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln804_2)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %p_Val2_27, i32"   --->   Operation 75 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %p_Val2_27"   --->   Operation 76 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.69ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18"   --->   Operation 77 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.54ns)   --->   "%add_ln649 = add i13, i13 %trunc_ln"   --->   Operation 78 'add' 'add_ln649' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln804_2)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %trunc_ln, i13 %add_ln649"   --->   Operation 79 'select' 'select_ln804' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln804_2 = select i1 %p_Result_30, i13 %select_ln804, i13 %trunc_ln"   --->   Operation 80 'select' 'select_ln804_2' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i13 %select_ln804_2"   --->   Operation 81 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [5/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 82 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 83 [4/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 83 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 84 [3/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 84 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 85 [2/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 85 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 86 [1/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 86 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %mul_ln1072_12, i32, i32"   --->   Operation 87 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.95>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_39, i1"   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.79ns)   --->   "%p_Val2_28 = sub i59 %trunc_ln657, i59 %and_ln"   --->   Operation 89 'sub' 'p_Val2_28' <Predicate = true> <Delay = 0.79> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 90 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_34 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 91 'partselect' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_33 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 92 'partselect' 'p_Val2_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_29 = trunc i59 %p_Val2_28"   --->   Operation 93 'trunc' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 94 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln492_6 = zext i8 %p_Result_i"   --->   Operation 95 'zext' 'zext_ln492_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_6"   --->   Operation 96 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 97 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln492_7 = zext i8 %p_Val2_33"   --->   Operation 98 'zext' 'zext_ln492_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_7"   --->   Operation 99 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 100 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 101 [1/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 101 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 102 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i35 %p_Val2_29"   --->   Operation 103 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln657_27 = zext i10 %lshr_ln"   --->   Operation 104 'zext' 'zext_ln657_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.66ns)   --->   "%add_ln1146_15 = add i36 %zext_ln657_27, i36 %zext_ln657"   --->   Operation 105 'add' 'add_ln1146_15' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 106 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 2.27>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %p_Val2_33, i9, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1"   --->   Operation 107 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1072_12 = zext i43 %tmp_i"   --->   Operation 108 'zext' 'zext_ln1072_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1072_13 = zext i36 %add_ln1146_15"   --->   Operation 109 'zext' 'zext_ln1072_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [2/2] (2.27ns)   --->   "%mul_ln1072_14 = mul i79 %zext_ln1072_13, i79 %zext_ln1072_12"   --->   Operation 110 'mul' 'mul_ln1072_14' <Predicate = true> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.27>
ST_14 : Operation 111 [1/2] (2.27ns)   --->   "%mul_ln1072_14 = mul i79 %zext_ln1072_13, i79 %zext_ln1072_12"   --->   Operation 111 'mul' 'mul_ln1072_14' <Predicate = true> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln657_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln1072_14, i32, i32"   --->   Operation 112 'partselect' 'trunc_ln657_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln492_8 = zext i8 %p_Val2_34"   --->   Operation 113 'zext' 'zext_ln492_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_8"   --->   Operation 114 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [2/2] (1.15ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 115 'load' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %tmp_i"   --->   Operation 116 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln657_28 = zext i20 %trunc_ln657_s"   --->   Operation 117 'zext' 'zext_ln657_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.66ns)   --->   "%add_ln657 = add i36 %zext_ln657_28, i36 %add_ln1146_15"   --->   Operation 118 'add' 'add_ln657' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln657_29 = zext i36 %add_ln657"   --->   Operation 119 'zext' 'zext_ln657_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.68ns)   --->   "%add_ln657_11 = add i44 %zext_ln1146, i44 %zext_ln657_29"   --->   Operation 120 'add' 'add_ln657_11' <Predicate = true> <Delay = 0.68> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/2] (1.15ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 121 'load' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 122 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%lshr_ln662_s = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %p_Val2_34, i1, i40 %tmp_40"   --->   Operation 123 'bitconcatenate' 'lshr_ln662_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1072_14 = zext i49 %lshr_ln662_s"   --->   Operation 124 'zext' 'zext_ln1072_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1072_15 = zext i44 %add_ln657_11"   --->   Operation 125 'zext' 'zext_ln1072_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [5/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 126 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 127 [4/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 127 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 128 [3/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 128 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 129 [2/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 129 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i8 %p_Result_7"   --->   Operation 130 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 131 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [2/2] (1.15ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 132 'load' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_20 : Operation 133 [1/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 133 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln657_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln1072_15, i32, i32"   --->   Operation 134 'partselect' 'trunc_ln657_5' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 135 [1/2] (1.15ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 135 'load' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %p_Val2_34, i1, i40 %tmp_40, i2"   --->   Operation 136 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln657_30 = zext i51 %and_ln1"   --->   Operation 137 'zext' 'zext_ln657_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln657_31 = zext i36 %trunc_ln657_5"   --->   Operation 138 'zext' 'zext_ln657_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.69ns)   --->   "%add_ln657_13 = add i44 %zext_ln657_31, i44 %add_ln657_11"   --->   Operation 139 'add' 'add_ln657_13' <Predicate = true> <Delay = 0.69> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln657_32 = zext i44 %add_ln657_13"   --->   Operation 140 'zext' 'zext_ln657_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.73ns)   --->   "%add_ln657_12 = add i52 %zext_ln657_30, i52 %zext_ln657_32"   --->   Operation 141 'add' 'add_ln657_12' <Predicate = true> <Delay = 0.73> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%lshr_ln662_3 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %add_ln657_12, i32, i32"   --->   Operation 142 'partselect' 'lshr_ln662_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln662_4 = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 143 'partselect' 'lshr_ln662_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i50 %lshr_ln662_4"   --->   Operation 144 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %lshr_ln662_3"   --->   Operation 145 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [5/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 146 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.15>
ST_23 : Operation 147 [4/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 147 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.15>
ST_24 : Operation 148 [3/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 148 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.15>
ST_25 : Operation 149 [2/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 149 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 150 [1/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 150 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.80>
ST_27 : Operation 151 [1/1] (0.78ns)   --->   "%add_ln1146 = add i58, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load"   --->   Operation 151 'add' 'add_ln1146' <Predicate = true> <Delay = 0.78> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln682_13 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln1146, i49"   --->   Operation 152 'bitconcatenate' 'shl_ln682_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i100 %mul_ln1072_13"   --->   Operation 153 'zext' 'zext_ln1146_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %add_ln1146"   --->   Operation 154 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (1.02ns)   --->   "%add_ln1146_14 = add i107 %zext_ln1146_3, i107 %shl_ln682_13"   --->   Operation 155 'add' 'add_ln1146_14' <Predicate = true> <Delay = 1.02> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln1146_14, i32"   --->   Operation 156 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.42>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_37, i1"   --->   Operation 158 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %x_is_inf, i1 %xor_ln936" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 159 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %x_is_NaN, i1 %x_is_pinf" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 160 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %x_is_NaN, i64, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 161 'select' 'select_ln214' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.12ns)   --->   "%or_ln214_1 = or i1 %x_is_NaN, i1 %x_is_inf" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 162 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, i64 %select_ln214, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 163 'select' 'select_ln214_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln9 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49"   --->   Operation 164 'bitconcatenate' 'trunc_ln9' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i100 %mul_ln1072_13"   --->   Operation 165 'zext' 'zext_ln1146_4' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (1.01ns)   --->   "%add_ln662 = add i106 %zext_ln1146_4, i106 %trunc_ln9"   --->   Operation 166 'add' 'add_ln662' <Predicate = (!tmp_14)> <Delay = 1.01> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.54ns)   --->   "%add_ln23 = add i13, i13 %select_ln804_2"   --->   Operation 167 'add' 'add_ln23' <Predicate = (!tmp_14)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (0.32ns)   --->   "%select_ln332 = select i1 %tmp_14, i13 %select_ln804_2, i13 %add_ln23" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 168 'select' 'select_ln332' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln332, i32, i32"   --->   Operation 169 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.49ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_15, i3"   --->   Operation 170 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/1] (0.12ns)   --->   "%or_ln338 = or i1 %icmp_ln1453, i1 %icmp_ln844" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 171 'or' 'or_ln338' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32"   --->   Operation 172 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_16, i64, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 173 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 174 [1/1] (0.64ns)   --->   "%icmp_ln848 = icmp_slt  i13 %select_ln332, i13"   --->   Operation 174 'icmp' 'icmp_ln848' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln1146_14, i32, i32"   --->   Operation 175 'partselect' 'tmp' <Predicate = (tmp_14)> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln662, i32, i32"   --->   Operation 176 'partselect' 'tmp_s' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Repl2_14 = select i1 %tmp_14, i52 %tmp, i52 %tmp_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 177 'select' 'p_Repl2_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i13 %select_ln332"   --->   Operation 178 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.53ns)   --->   "%p_Result_34 = add i11, i11 %trunc_ln169"   --->   Operation 179 'add' 'p_Result_34' <Predicate = true> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Result_34, i52 %p_Repl2_14"   --->   Operation 180 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln514 = bitcast i64 %p_Result_36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:514]   --->   Operation 181 'bitcast' 'bitcast_ln514' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.12ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 182 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %or_ln338" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 183 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 184 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln844 = and i1 %icmp_ln844, i1 %xor_ln338"   --->   Operation 185 'and' 'and_ln844' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln844 = or i1 %and_ln338, i1 %and_ln844"   --->   Operation 186 'or' 'or_ln844' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln844, i1 %xor_ln214"   --->   Operation 187 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [1/1] (0.41ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, i64 %select_ln339, i64 %bitcast_ln514"   --->   Operation 188 'select' 'sel_tmp6' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, i64 %select_ln214_1, i64 %sel_tmp6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 189 'select' 'select_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 190 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %xor_ln338_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 191 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln844_1 = or i1 %icmp_ln338, i1 %icmp_ln844"   --->   Operation 192 'or' 'or_ln844_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln844 = xor i1 %or_ln844_1, i1"   --->   Operation 193 'xor' 'xor_ln844' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln844_2 = or i1 %and_ln338_1, i1 %xor_ln844"   --->   Operation 194 'or' 'or_ln844_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp19 = and i1 %or_ln844_2, i1 %xor_ln214"   --->   Operation 195 'and' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp19, i1 %icmp_ln848"   --->   Operation 196 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [1/1] (0.41ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, i64, i64 %select_ln214_2"   --->   Operation 197 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %UnifiedRetVal" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 198 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                             (read          ) [ 00000000000000000000000000000]
p_Val2_s                                                           (bitcast       ) [ 00000000000000000000000000000]
p_Result_37                                                        (bitselect     ) [ 01111111111111111111111111111]
p_Repl2_13                                                         (partselect    ) [ 00000000000000000000000000000]
p_Repl2_s                                                          (trunc         ) [ 00000000000000000000000000000]
icmp_ln209                                                         (icmp          ) [ 00000000000000000000000000000]
icmp_ln18                                                          (icmp          ) [ 00000000000000000000000000000]
x_is_NaN                                                           (and           ) [ 01111111111111111111111111111]
icmp_ln828                                                         (icmp          ) [ 00000000000000000000000000000]
x_is_inf                                                           (and           ) [ 01111111111111111111111111111]
zext_ln503                                                         (zext          ) [ 00000000000000000000000000000]
m_exp                                                              (add           ) [ 00000000000000000000000000000]
p_Result_s                                                         (bitconcatenate) [ 00000000000000000000000000000]
sub_ln657                                                          (sub           ) [ 00000000000000000000000000000]
select_ln253                                                       (select        ) [ 01111111111111111111111111111]
isNeg                                                              (bitselect     ) [ 01100000000000000000000000000]
sub_ln1311                                                         (sub           ) [ 00000000000000000000000000000]
sext_ln1311                                                        (sext          ) [ 00000000000000000000000000000]
ush                                                                (select        ) [ 01100000000000000000000000000]
icmp_ln338                                                         (icmp          ) [ 01111111111111111111111111111]
p_Val2_30                                                          (bitconcatenate) [ 00000000000000000000000000000]
sext_ln1308                                                        (sext          ) [ 00000000000000000000000000000]
sh_prom_i_i371_cast_cast_cast_cast_cast                            (sext          ) [ 00000000000000000000000000000]
sh_prom_i_i371_cast_cast_cast_cast_cast_cast                       (zext          ) [ 00000000000000000000000000000]
ashr_ln1287                                                        (ashr          ) [ 00000000000000000000000000000]
shl_ln1253                                                         (shl           ) [ 00000000000000000000000000000]
p_Val2_24                                                          (select        ) [ 00000000000000000000000000000]
trunc_ln7                                                          (partselect    ) [ 00000000000000000000000000000]
sh_prom_i_i351_cast_cast_cast_cast_cast_cast                       (zext          ) [ 00000000000000000000000000000]
shl_ln1253_1                                                       (shl           ) [ 00000000000000000000000000000]
ashr_ln1287_1                                                      (ashr          ) [ 00000000000000000000000000000]
trunc_ln662_6                                                      (partselect    ) [ 00000000000000000000000000000]
p_Result_38                                                        (bitselect     ) [ 01011000000000000000000000000]
sext_ln1070                                                        (sext          ) [ 01011000000000000000000000000]
trunc_ln657                                                        (trunc         ) [ 01011111111100000000000000000]
select_ln1322                                                      (select        ) [ 00000000000000000000000000000]
shl_ln682_14                                                       (bitconcatenate) [ 00000000000000000000000000000]
icmp_ln1453                                                        (icmp          ) [ 01011111111111111111111111111]
mul_ln1072                                                         (mul           ) [ 01000100000000000000000000000]
shl_ln682_12                                                       (bitconcatenate) [ 00000000000000000000000000000]
sext_ln1146                                                        (sext          ) [ 01000100000000000000000000000]
p_Val2_27                                                          (add           ) [ 00000000000000000000000000000]
trunc_ln                                                           (partselect    ) [ 00000000000000000000000000000]
p_Result_30                                                        (bitselect     ) [ 00000000000000000000000000000]
trunc_ln805                                                        (trunc         ) [ 00000000000000000000000000000]
icmp_ln805                                                         (icmp          ) [ 00000000000000000000000000000]
add_ln649                                                          (add           ) [ 00000000000000000000000000000]
select_ln804                                                       (select        ) [ 00000000000000000000000000000]
select_ln804_2                                                     (select        ) [ 01000011111111111111111111111]
sext_ln1072                                                        (sext          ) [ 01000001111000000000000000000]
mul_ln1072_12                                                      (mul           ) [ 00000000000000000000000000000]
tmp_39                                                             (partselect    ) [ 01000000000100000000000000000]
and_ln                                                             (bitconcatenate) [ 00000000000000000000000000000]
p_Val2_28                                                          (sub           ) [ 00000000000000000000000000000]
p_Result_7                                                         (partselect    ) [ 01000000000011111111100000000]
p_Val2_34                                                          (partselect    ) [ 01000000000011111111110000000]
p_Val2_33                                                          (partselect    ) [ 01000000000011000000000000000]
p_Val2_29                                                          (trunc         ) [ 01000000000010000000000000000]
p_Result_i                                                         (partselect    ) [ 00000000000000000000000000000]
zext_ln492_6                                                       (zext          ) [ 00000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 01000000000010000000000000000]
zext_ln492_7                                                       (zext          ) [ 00000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 01000000000010000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 00000000000000000000000000000]
lshr_ln                                                            (partselect    ) [ 00000000000000000000000000000]
zext_ln657                                                         (zext          ) [ 00000000000000000000000000000]
zext_ln657_27                                                      (zext          ) [ 00000000000000000000000000000]
add_ln1146_15                                                      (add           ) [ 01000000000001110000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 (load          ) [ 01000000000001000000000000000]
tmp_i                                                              (bitconcatenate) [ 01000000000000110000000000000]
zext_ln1072_12                                                     (zext          ) [ 01000000000000100000000000000]
zext_ln1072_13                                                     (zext          ) [ 01000000000000100000000000000]
mul_ln1072_14                                                      (mul           ) [ 00000000000000000000000000000]
trunc_ln657_s                                                      (partselect    ) [ 01000000000000010000000000000]
zext_ln492_8                                                       (zext          ) [ 00000000000000000000000000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 01000000000000010000000000000]
zext_ln1146                                                        (zext          ) [ 00000000000000000000000000000]
zext_ln657_28                                                      (zext          ) [ 00000000000000000000000000000]
add_ln657                                                          (add           ) [ 00000000000000000000000000000]
zext_ln657_29                                                      (zext          ) [ 00000000000000000000000000000]
add_ln657_11                                                       (add           ) [ 01000000000000001111110000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 00000000000000000000000000000]
tmp_40                                                             (partselect    ) [ 01000000000000001111110000000]
lshr_ln662_s                                                       (bitconcatenate) [ 00000000000000000000000000000]
zext_ln1072_14                                                     (zext          ) [ 01000000000000000111100000000]
zext_ln1072_15                                                     (zext          ) [ 01000000000000000111100000000]
zext_ln492                                                         (zext          ) [ 00000000000000000000000000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 01000000000000000000010000000]
mul_ln1072_15                                                      (mul           ) [ 00000000000000000000000000000]
trunc_ln657_5                                                      (partselect    ) [ 01000000000000000000010000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load (load          ) [ 01000000000000000000001111110]
and_ln1                                                            (bitconcatenate) [ 00000000000000000000000000000]
zext_ln657_30                                                      (zext          ) [ 00000000000000000000000000000]
zext_ln657_31                                                      (zext          ) [ 00000000000000000000000000000]
add_ln657_13                                                       (add           ) [ 00000000000000000000000000000]
zext_ln657_32                                                      (zext          ) [ 00000000000000000000000000000]
add_ln657_12                                                       (add           ) [ 00000000000000000000000000000]
lshr_ln662_3                                                       (partselect    ) [ 01000000000000000000001000000]
lshr_ln662_4                                                       (partselect    ) [ 01000000000000000000001000000]
zext_ln1070                                                        (zext          ) [ 01000000000000000000000111100]
zext_ln1072                                                        (zext          ) [ 01000000000000000000000111100]
mul_ln1072_13                                                      (mul           ) [ 01000000000000000000000000011]
add_ln1146                                                         (add           ) [ 00000000000000000000000000000]
shl_ln682_13                                                       (bitconcatenate) [ 00000000000000000000000000000]
zext_ln1146_3                                                      (zext          ) [ 00000000000000000000000000000]
trunc_ln1146                                                       (trunc         ) [ 01000000000000000000000000001]
add_ln1146_14                                                      (add           ) [ 01000000000000000000000000001]
tmp_14                                                             (bitselect     ) [ 01000000000000000000000000001]
specpipeline_ln0                                                   (specpipeline  ) [ 00000000000000000000000000000]
xor_ln936                                                          (xor           ) [ 00000000000000000000000000000]
x_is_pinf                                                          (and           ) [ 00000000000000000000000000000]
or_ln214                                                           (or            ) [ 00000000000000000000000000000]
select_ln214                                                       (select        ) [ 00000000000000000000000000000]
or_ln214_1                                                         (or            ) [ 00000000000000000000000000000]
select_ln214_1                                                     (select        ) [ 00000000000000000000000000000]
trunc_ln9                                                          (bitconcatenate) [ 00000000000000000000000000000]
zext_ln1146_4                                                      (zext          ) [ 00000000000000000000000000000]
add_ln662                                                          (add           ) [ 00000000000000000000000000000]
add_ln23                                                           (add           ) [ 00000000000000000000000000000]
select_ln332                                                       (select        ) [ 00000000000000000000000000000]
tmp_15                                                             (partselect    ) [ 00000000000000000000000000000]
icmp_ln844                                                         (icmp          ) [ 00000000000000000000000000000]
or_ln338                                                           (or            ) [ 00000000000000000000000000000]
tmp_16                                                             (bitselect     ) [ 00000000000000000000000000000]
select_ln339                                                       (select        ) [ 00000000000000000000000000000]
icmp_ln848                                                         (icmp          ) [ 00000000000000000000000000000]
tmp                                                                (partselect    ) [ 00000000000000000000000000000]
tmp_s                                                              (partselect    ) [ 00000000000000000000000000000]
p_Repl2_14                                                         (select        ) [ 00000000000000000000000000000]
trunc_ln169                                                        (trunc         ) [ 00000000000000000000000000000]
p_Result_34                                                        (add           ) [ 00000000000000000000000000000]
p_Result_36                                                        (bitconcatenate) [ 00000000000000000000000000000]
bitcast_ln514                                                      (bitcast       ) [ 00000000000000000000000000000]
xor_ln214                                                          (xor           ) [ 00000000000000000000000000000]
and_ln338                                                          (and           ) [ 00000000000000000000000000000]
xor_ln338                                                          (xor           ) [ 00000000000000000000000000000]
and_ln844                                                          (and           ) [ 00000000000000000000000000000]
or_ln844                                                           (or            ) [ 00000000000000000000000000000]
sel_tmp5                                                           (and           ) [ 00000000000000000000000000000]
sel_tmp6                                                           (select        ) [ 00000000000000000000000000000]
select_ln214_2                                                     (select        ) [ 00000000000000000000000000000]
xor_ln338_1                                                        (xor           ) [ 00000000000000000000000000000]
and_ln338_1                                                        (and           ) [ 00000000000000000000000000000]
or_ln844_1                                                         (or            ) [ 00000000000000000000000000000]
xor_ln844                                                          (xor           ) [ 00000000000000000000000000000]
or_ln844_2                                                         (or            ) [ 00000000000000000000000000000]
tmp19                                                              (and           ) [ 00000000000000000000000000000]
sel_tmp16                                                          (and           ) [ 00000000000000000000000000000]
UnifiedRetVal                                                      (select        ) [ 00000000000000000000000000000]
ret_ln368                                                          (ret           ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="26" slack="0"/>
<pin id="233" dir="1" index="7" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/11 table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="26" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="42" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="58" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/20 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load/20 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_37_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Repl2_13_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_13/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Repl2_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln209_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln18_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="52" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="x_is_NaN_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln828_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="52" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_is_inf_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln503_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_exp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="52" slack="0"/>
<pin id="331" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sub_ln657_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="54" slack="0"/>
<pin id="338" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln253_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="54" slack="0"/>
<pin id="344" dir="0" index="2" bw="54" slack="0"/>
<pin id="345" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="isNeg_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln1311_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln1311_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="ush_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="11" slack="0"/>
<pin id="370" dir="0" index="2" bw="12" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln338_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Val2_30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="61" slack="0"/>
<pin id="383" dir="0" index="1" bw="54" slack="1"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_30/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln1308_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="61" slack="0"/>
<pin id="390" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1308/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sh_prom_i_i371_cast_cast_cast_cast_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i371_cast_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sh_prom_i_i371_cast_cast_cast_cast_cast_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i371_cast_cast_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="ashr_ln1287_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="61" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1287/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln1253_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="61" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Val2_24_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="71" slack="0"/>
<pin id="414" dir="0" index="2" bw="71" slack="0"/>
<pin id="415" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="0" index="1" bw="71" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="0" index="3" bw="8" slack="0"/>
<pin id="423" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sh_prom_i_i351_cast_cast_cast_cast_cast_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i351_cast_cast_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="shl_ln1253_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="ashr_ln1287_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1287_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln662_6_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="71" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="0" index="3" bw="8" slack="0"/>
<pin id="449" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln662_6/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Result_38_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="71" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_38/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln1070_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln657_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="71" slack="0"/>
<pin id="468" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln1322_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="0" index="2" bw="64" slack="0"/>
<pin id="474" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="shl_ln682_14_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="71" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln682_14/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln1453_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="71" slack="0"/>
<pin id="487" dir="0" index="1" bw="61" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1453/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="shl_ln682_12_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="19" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="2"/>
<pin id="494" dir="0" index="2" bw="18" slack="0"/>
<pin id="495" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln682_12/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln1146_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="19" slack="0"/>
<pin id="500" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="13" slack="0"/>
<pin id="504" dir="0" index="1" bw="31" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_30_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="31" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln805_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln805_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="18" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln649_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="13" slack="0"/>
<pin id="530" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln804_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="13" slack="0"/>
<pin id="536" dir="0" index="2" bw="13" slack="0"/>
<pin id="537" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln804_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="13" slack="0"/>
<pin id="544" dir="0" index="2" bw="13" slack="0"/>
<pin id="545" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804_2/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln1072_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="1"/>
<pin id="551" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="71" slack="0"/>
<pin id="554" dir="0" index="1" bw="13" slack="0"/>
<pin id="555" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1072_12/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_39_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="58" slack="0"/>
<pin id="560" dir="0" index="1" bw="71" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="0" index="3" bw="8" slack="0"/>
<pin id="563" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="59" slack="0"/>
<pin id="570" dir="0" index="1" bw="58" slack="1"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Val2_28_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="59" slack="9"/>
<pin id="577" dir="0" index="1" bw="59" slack="0"/>
<pin id="578" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_28/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="59" slack="0"/>
<pin id="583" dir="0" index="2" bw="7" slack="0"/>
<pin id="584" dir="0" index="3" bw="7" slack="0"/>
<pin id="585" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Val2_34_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="59" slack="0"/>
<pin id="593" dir="0" index="2" bw="7" slack="0"/>
<pin id="594" dir="0" index="3" bw="7" slack="0"/>
<pin id="595" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_34/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Val2_33_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="59" slack="0"/>
<pin id="603" dir="0" index="2" bw="7" slack="0"/>
<pin id="604" dir="0" index="3" bw="7" slack="0"/>
<pin id="605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_33/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_Val2_29_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="59" slack="0"/>
<pin id="612" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_29/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Result_i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="59" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="7" slack="0"/>
<pin id="619" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln492_6_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_6/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln492_7_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_7/11 "/>
</bind>
</comp>

<comp id="634" class="1004" name="lshr_ln_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="26" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln657_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="35" slack="1"/>
<pin id="646" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln657_27_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="0"/>
<pin id="649" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_27/12 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln1146_15_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="0"/>
<pin id="653" dir="0" index="1" bw="35" slack="0"/>
<pin id="654" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_15/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="43" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="2"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="0" index="3" bw="26" slack="1"/>
<pin id="662" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/13 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln1072_12_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="43" slack="0"/>
<pin id="667" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_12/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln1072_13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="36" slack="1"/>
<pin id="671" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_13/13 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="36" slack="0"/>
<pin id="674" dir="0" index="1" bw="43" slack="0"/>
<pin id="675" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1072_14/13 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln657_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="20" slack="0"/>
<pin id="680" dir="0" index="1" bw="79" slack="0"/>
<pin id="681" dir="0" index="2" bw="7" slack="0"/>
<pin id="682" dir="0" index="3" bw="8" slack="0"/>
<pin id="683" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_s/14 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln492_8_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="3"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_8/14 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln1146_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="43" slack="2"/>
<pin id="694" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/15 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln657_28_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="20" slack="1"/>
<pin id="697" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_28/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln657_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="20" slack="0"/>
<pin id="700" dir="0" index="1" bw="36" slack="3"/>
<pin id="701" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/15 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln657_29_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="36" slack="0"/>
<pin id="705" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_29/15 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln657_11_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="43" slack="0"/>
<pin id="709" dir="0" index="1" bw="36" slack="0"/>
<pin id="710" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_11/15 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_40_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="40" slack="0"/>
<pin id="715" dir="0" index="1" bw="42" slack="0"/>
<pin id="716" dir="0" index="2" bw="3" slack="0"/>
<pin id="717" dir="0" index="3" bw="7" slack="0"/>
<pin id="718" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="lshr_ln662_s_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="49" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="5"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="0" index="3" bw="40" slack="1"/>
<pin id="728" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln662_s/16 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln1072_14_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="49" slack="0"/>
<pin id="733" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_14/16 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln1072_15_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="44" slack="1"/>
<pin id="737" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_15/16 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="44" slack="0"/>
<pin id="740" dir="0" index="1" bw="49" slack="0"/>
<pin id="741" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1072_15/16 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln492_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="9"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/20 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln657_5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="36" slack="0"/>
<pin id="750" dir="0" index="1" bw="93" slack="0"/>
<pin id="751" dir="0" index="2" bw="7" slack="0"/>
<pin id="752" dir="0" index="3" bw="8" slack="0"/>
<pin id="753" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_5/20 "/>
</bind>
</comp>

<comp id="758" class="1004" name="and_ln1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="51" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="10"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="0" index="3" bw="40" slack="6"/>
<pin id="763" dir="0" index="4" bw="1" slack="0"/>
<pin id="764" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/21 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln657_30_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="51" slack="0"/>
<pin id="770" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_30/21 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln657_31_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="36" slack="1"/>
<pin id="774" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_31/21 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln657_13_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="36" slack="0"/>
<pin id="777" dir="0" index="1" bw="44" slack="6"/>
<pin id="778" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_13/21 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln657_32_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="44" slack="0"/>
<pin id="782" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_32/21 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln657_12_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="51" slack="0"/>
<pin id="786" dir="0" index="1" bw="44" slack="0"/>
<pin id="787" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_12/21 "/>
</bind>
</comp>

<comp id="790" class="1004" name="lshr_ln662_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="50" slack="0"/>
<pin id="792" dir="0" index="1" bw="52" slack="0"/>
<pin id="793" dir="0" index="2" bw="3" slack="0"/>
<pin id="794" dir="0" index="3" bw="7" slack="0"/>
<pin id="795" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln662_3/21 "/>
</bind>
</comp>

<comp id="800" class="1004" name="lshr_ln662_4_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="50" slack="0"/>
<pin id="802" dir="0" index="1" bw="58" slack="0"/>
<pin id="803" dir="0" index="2" bw="5" slack="0"/>
<pin id="804" dir="0" index="3" bw="7" slack="0"/>
<pin id="805" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln662_4/21 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln1070_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="50" slack="1"/>
<pin id="812" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/22 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln1072_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="50" slack="1"/>
<pin id="815" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/22 "/>
</bind>
</comp>

<comp id="816" class="1004" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="50" slack="0"/>
<pin id="818" dir="0" index="1" bw="50" slack="0"/>
<pin id="819" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1072_13/22 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln1146_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="0"/>
<pin id="824" dir="0" index="1" bw="58" slack="6"/>
<pin id="825" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146/27 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln682_13_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="107" slack="0"/>
<pin id="829" dir="0" index="1" bw="58" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln682_13/27 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln1146_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="100" slack="1"/>
<pin id="837" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_3/27 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln1146_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="58" slack="0"/>
<pin id="840" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/27 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln1146_14_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="100" slack="0"/>
<pin id="844" dir="0" index="1" bw="107" slack="0"/>
<pin id="845" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_14/27 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_14_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="107" slack="0"/>
<pin id="851" dir="0" index="2" bw="8" slack="0"/>
<pin id="852" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/27 "/>
</bind>
</comp>

<comp id="856" class="1004" name="xor_ln936_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="27"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/28 "/>
</bind>
</comp>

<comp id="861" class="1004" name="x_is_pinf_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="27"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/28 "/>
</bind>
</comp>

<comp id="866" class="1004" name="or_ln214_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="27"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/28 "/>
</bind>
</comp>

<comp id="871" class="1004" name="select_ln214_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="27"/>
<pin id="873" dir="0" index="1" bw="64" slack="0"/>
<pin id="874" dir="0" index="2" bw="64" slack="0"/>
<pin id="875" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/28 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln214_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="27"/>
<pin id="880" dir="0" index="1" bw="1" slack="27"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214_1/28 "/>
</bind>
</comp>

<comp id="882" class="1004" name="select_ln214_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="64" slack="0"/>
<pin id="885" dir="0" index="2" bw="64" slack="0"/>
<pin id="886" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_1/28 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln9_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="106" slack="0"/>
<pin id="892" dir="0" index="1" bw="57" slack="1"/>
<pin id="893" dir="0" index="2" bw="1" slack="0"/>
<pin id="894" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln9/28 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln1146_4_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="100" slack="2"/>
<pin id="899" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_4/28 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln662_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="100" slack="0"/>
<pin id="902" dir="0" index="1" bw="106" slack="0"/>
<pin id="903" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln662/28 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln23_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="13" slack="23"/>
<pin id="909" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/28 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln332_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="0" index="1" bw="13" slack="23"/>
<pin id="914" dir="0" index="2" bw="13" slack="0"/>
<pin id="915" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332/28 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_15_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="0"/>
<pin id="919" dir="0" index="1" bw="13" slack="0"/>
<pin id="920" dir="0" index="2" bw="5" slack="0"/>
<pin id="921" dir="0" index="3" bw="5" slack="0"/>
<pin id="922" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/28 "/>
</bind>
</comp>

<comp id="927" class="1004" name="icmp_ln844_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/28 "/>
</bind>
</comp>

<comp id="933" class="1004" name="or_ln338_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="26"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/28 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_16_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="54" slack="27"/>
<pin id="941" dir="0" index="2" bw="7" slack="0"/>
<pin id="942" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/28 "/>
</bind>
</comp>

<comp id="945" class="1004" name="select_ln339_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="64" slack="0"/>
<pin id="948" dir="0" index="2" bw="64" slack="0"/>
<pin id="949" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/28 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln848_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="13" slack="0"/>
<pin id="955" dir="0" index="1" bw="11" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln848/28 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="52" slack="0"/>
<pin id="961" dir="0" index="1" bw="107" slack="1"/>
<pin id="962" dir="0" index="2" bw="7" slack="0"/>
<pin id="963" dir="0" index="3" bw="8" slack="0"/>
<pin id="964" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_s_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="52" slack="0"/>
<pin id="970" dir="0" index="1" bw="106" slack="0"/>
<pin id="971" dir="0" index="2" bw="7" slack="0"/>
<pin id="972" dir="0" index="3" bw="8" slack="0"/>
<pin id="973" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/28 "/>
</bind>
</comp>

<comp id="978" class="1004" name="p_Repl2_14_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="0" index="1" bw="52" slack="0"/>
<pin id="981" dir="0" index="2" bw="52" slack="0"/>
<pin id="982" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_14/28 "/>
</bind>
</comp>

<comp id="985" class="1004" name="trunc_ln169_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="13" slack="0"/>
<pin id="987" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln169/28 "/>
</bind>
</comp>

<comp id="989" class="1004" name="p_Result_34_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="0"/>
<pin id="991" dir="0" index="1" bw="11" slack="0"/>
<pin id="992" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Result_34/28 "/>
</bind>
</comp>

<comp id="995" class="1004" name="p_Result_36_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="64" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="0" index="2" bw="11" slack="0"/>
<pin id="999" dir="0" index="3" bw="52" slack="0"/>
<pin id="1000" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_36/28 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="bitcast_ln514_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="0"/>
<pin id="1007" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln514/28 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="xor_ln214_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln214/28 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="and_ln338_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="27"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/28 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="xor_ln338_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="27"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/28 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="and_ln844_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln844/28 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="or_ln844_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln844/28 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sel_tmp5_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/28 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sel_tmp6_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="64" slack="0"/>
<pin id="1046" dir="0" index="2" bw="64" slack="0"/>
<pin id="1047" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/28 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="select_ln214_2_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="64" slack="0"/>
<pin id="1054" dir="0" index="2" bw="64" slack="0"/>
<pin id="1055" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_2/28 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="xor_ln338_1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/28 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="and_ln338_1_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="27"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/28 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="or_ln844_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="27"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln844_1/28 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="xor_ln844_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844/28 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="or_ln844_2_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln844_2/28 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp19_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp19/28 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="sel_tmp16_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/28 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="UnifiedRetVal_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="64" slack="0"/>
<pin id="1102" dir="0" index="2" bw="64" slack="0"/>
<pin id="1103" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/28 "/>
</bind>
</comp>

<comp id="1107" class="1007" name="grp_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="31" slack="0"/>
<pin id="1109" dir="0" index="1" bw="16" slack="0"/>
<pin id="1110" dir="0" index="2" bw="19" slack="0"/>
<pin id="1111" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1072/2 p_Val2_27/4 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="p_Result_37_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="27"/>
<pin id="1120" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="p_Result_37 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="x_is_NaN_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="27"/>
<pin id="1125" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="x_is_NaN "/>
</bind>
</comp>

<comp id="1130" class="1005" name="x_is_inf_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="27"/>
<pin id="1132" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="x_is_inf "/>
</bind>
</comp>

<comp id="1136" class="1005" name="select_ln253_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="54" slack="1"/>
<pin id="1138" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="isNeg_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1148" class="1005" name="ush_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="12" slack="1"/>
<pin id="1150" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1153" class="1005" name="icmp_ln338_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="27"/>
<pin id="1155" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="p_Result_38_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="2"/>
<pin id="1163" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_38 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="sext_ln1070_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="31" slack="1"/>
<pin id="1168" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="trunc_ln657_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="59" slack="9"/>
<pin id="1173" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="icmp_ln1453_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="26"/>
<pin id="1178" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="icmp_ln1453 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="sext_ln1146_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="31" slack="1"/>
<pin id="1183" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="select_ln804_2_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="13" slack="1"/>
<pin id="1188" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln804_2 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="sext_ln1072_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="71" slack="1"/>
<pin id="1195" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1072 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_39_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="58" slack="1"/>
<pin id="1200" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="p_Result_7_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="9"/>
<pin id="1205" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="p_Val2_34_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="3"/>
<pin id="1210" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_34 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="p_Val2_33_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="2"/>
<pin id="1217" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="p_Val2_29_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="35" slack="1"/>
<pin id="1222" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="1"/>
<pin id="1227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1230" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="1"/>
<pin id="1232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="add_ln1146_15_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="36" slack="1"/>
<pin id="1237" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1146_15 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="26" slack="1"/>
<pin id="1243" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="tmp_i_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="43" slack="2"/>
<pin id="1248" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1251" class="1005" name="zext_ln1072_12_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="79" slack="1"/>
<pin id="1253" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_12 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="zext_ln1072_13_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="79" slack="1"/>
<pin id="1258" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_13 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="trunc_ln657_s_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="20" slack="1"/>
<pin id="1263" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_s "/>
</bind>
</comp>

<comp id="1266" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="8" slack="1"/>
<pin id="1268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1271" class="1005" name="add_ln657_11_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="44" slack="1"/>
<pin id="1273" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="add_ln657_11 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_40_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="40" slack="1"/>
<pin id="1279" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="zext_ln1072_14_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="93" slack="1"/>
<pin id="1285" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_14 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="zext_ln1072_15_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="93" slack="1"/>
<pin id="1290" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_15 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="1"/>
<pin id="1295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1298" class="1005" name="trunc_ln657_5_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="36" slack="1"/>
<pin id="1300" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_5 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="58" slack="6"/>
<pin id="1305" dir="1" index="1" bw="58" slack="6"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load "/>
</bind>
</comp>

<comp id="1308" class="1005" name="lshr_ln662_3_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="50" slack="1"/>
<pin id="1310" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln662_3 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="lshr_ln662_4_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="50" slack="1"/>
<pin id="1315" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln662_4 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="zext_ln1070_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="100" slack="1"/>
<pin id="1320" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="zext_ln1072_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="100" slack="1"/>
<pin id="1325" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="mul_ln1072_13_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="100" slack="1"/>
<pin id="1330" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1072_13 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="trunc_ln1146_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="57" slack="1"/>
<pin id="1336" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1146 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="add_ln1146_14_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="107" slack="1"/>
<pin id="1341" dir="1" index="1" bw="107" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1146_14 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_14_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="104" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="104" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="283" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="287" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="273" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="283" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="265" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="327" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="321" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="273" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="349" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="321" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="321" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="388" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="388" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="395" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="411" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="392" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="418" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="418" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="428" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="50" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="411" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="411" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="444" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="411" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="432" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="438" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="470" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="388" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="64" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="510"><net_src comp="68" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="70" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="68" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="72" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="502" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="521" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="502" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="511" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="533" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="502" pin="4"/><net_sink comp="541" pin=2"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="80" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="48" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="573"><net_src comp="82" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="84" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="86" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="90" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="575" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="92" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="94" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="606"><net_src comp="86" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="575" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="96" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="98" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="575" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="86" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="575" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="100" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="102" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="627"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="632"><net_src comp="600" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="640"><net_src comp="106" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="217" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="108" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="110" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="650"><net_src comp="634" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="644" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="112" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="114" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="665" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="116" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="118" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="120" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="692" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="703" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="719"><net_src comp="122" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="242" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="124" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="126" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="729"><net_src comp="128" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="84" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="723" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="731" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="754"><net_src comp="130" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="738" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="132" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="134" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="765"><net_src comp="136" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="84" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="138" pin="0"/><net_sink comp="758" pin=4"/></net>

<net id="771"><net_src comp="758" pin="5"/><net_sink comp="768" pin=0"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="768" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="780" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="796"><net_src comp="140" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="124" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="88" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="806"><net_src comp="142" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="255" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="144" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="132" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="810" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="146" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="832"><net_src comp="148" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="150" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="841"><net_src comp="822" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="835" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="827" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="152" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="842" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="154" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="166" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="856" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="168" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="877"><net_src comp="170" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="887"><net_src comp="866" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="871" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="172" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="895"><net_src comp="174" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="150" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="890" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="176" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="916"><net_src comp="906" pin="2"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="178" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="911" pin="3"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="180" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="926"><net_src comp="182" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="931"><net_src comp="917" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="184" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="186" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="188" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="950"><net_src comp="938" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="172" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="170" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="957"><net_src comp="911" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="190" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="965"><net_src comp="192" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="194" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="967"><net_src comp="196" pin="0"/><net_sink comp="959" pin=3"/></net>

<net id="974"><net_src comp="198" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="900" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="976"><net_src comp="188" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="977"><net_src comp="200" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="983"><net_src comp="959" pin="4"/><net_sink comp="978" pin=1"/></net>

<net id="984"><net_src comp="968" pin="4"/><net_sink comp="978" pin=2"/></net>

<net id="988"><net_src comp="911" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="36" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="985" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="202" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="84" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="989" pin="2"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="978" pin="3"/><net_sink comp="995" pin=3"/></net>

<net id="1008"><net_src comp="995" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="878" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="166" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="933" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="166" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="927" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="1015" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1009" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1048"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="945" pin="3"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="1005" pin="1"/><net_sink comp="1043" pin=2"/></net>

<net id="1056"><net_src comp="878" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="882" pin="3"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="1043" pin="3"/><net_sink comp="1051" pin=2"/></net>

<net id="1063"><net_src comp="933" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="166" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="927" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1070" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="166" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="1065" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1009" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="953" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1104"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="172" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1106"><net_src comp="1051" pin="3"/><net_sink comp="1099" pin=2"/></net>

<net id="1112"><net_src comp="56" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="462" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="498" pin="1"/><net_sink comp="1107" pin=2"/></net>

<net id="1115"><net_src comp="1107" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="1116"><net_src comp="1107" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="1117"><net_src comp="1107" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="1121"><net_src comp="265" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1126"><net_src comp="299" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1133"><net_src comp="311" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1139"><net_src comp="341" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1145"><net_src comp="349" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1151"><net_src comp="367" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1156"><net_src comp="375" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1160"><net_src comp="1153" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1164"><net_src comp="454" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1169"><net_src comp="462" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1174"><net_src comp="466" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1179"><net_src comp="485" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1184"><net_src comp="498" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1189"><net_src comp="541" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1192"><net_src comp="1186" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1196"><net_src comp="549" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1201"><net_src comp="558" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1206"><net_src comp="580" pin="4"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1211"><net_src comp="590" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1214"><net_src comp="1208" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1218"><net_src comp="600" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1223"><net_src comp="610" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1228"><net_src comp="210" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1233"><net_src comp="223" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1238"><net_src comp="651" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1244"><net_src comp="217" pin="7"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="657" pin=3"/></net>

<net id="1249"><net_src comp="657" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1254"><net_src comp="665" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1259"><net_src comp="669" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1264"><net_src comp="678" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1269"><net_src comp="235" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1274"><net_src comp="707" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1280"><net_src comp="713" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="723" pin=3"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="758" pin=3"/></net>

<net id="1286"><net_src comp="731" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1291"><net_src comp="735" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1296"><net_src comp="248" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1301"><net_src comp="748" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1306"><net_src comp="255" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1311"><net_src comp="790" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1316"><net_src comp="800" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1321"><net_src comp="810" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1326"><net_src comp="813" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1331"><net_src comp="816" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1337"><net_src comp="838" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1342"><net_src comp="842" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1347"><net_src comp="848" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="978" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {20 21 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {14 15 }
  - Chain level:
	State 1
		p_Result_37 : 1
		p_Repl2_13 : 1
		p_Repl2_s : 1
		icmp_ln209 : 2
		icmp_ln18 : 2
		x_is_NaN : 3
		icmp_ln828 : 2
		x_is_inf : 3
		zext_ln503 : 2
		m_exp : 3
		p_Result_s : 2
		sub_ln657 : 3
		select_ln253 : 4
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		icmp_ln338 : 4
	State 2
		sext_ln1308 : 1
		sh_prom_i_i371_cast_cast_cast_cast_cast_cast : 1
		ashr_ln1287 : 2
		shl_ln1253 : 2
		p_Val2_24 : 3
		trunc_ln7 : 4
		sh_prom_i_i351_cast_cast_cast_cast_cast_cast : 1
		shl_ln1253_1 : 5
		ashr_ln1287_1 : 5
		trunc_ln662_6 : 4
		p_Result_38 : 4
		sext_ln1070 : 5
		mul_ln1072 : 6
		trunc_ln657 : 4
		select_ln1322 : 6
		shl_ln682_14 : 7
		icmp_ln1453 : 8
	State 3
	State 4
		sext_ln1146 : 1
		p_Val2_27 : 2
	State 5
		trunc_ln : 1
		p_Result_30 : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		add_ln649 : 2
		select_ln804 : 3
		select_ln804_2 : 4
	State 6
		mul_ln1072_12 : 1
	State 7
	State 8
	State 9
	State 10
		tmp_39 : 1
	State 11
		p_Val2_28 : 1
		p_Result_7 : 2
		p_Val2_34 : 2
		p_Val2_33 : 2
		p_Val2_29 : 2
		p_Result_i : 2
		zext_ln492_6 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 5
		zext_ln492_7 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 : 5
	State 12
		lshr_ln : 1
		zext_ln657_27 : 2
		add_ln1146_15 : 3
	State 13
		zext_ln1072_12 : 1
		mul_ln1072_14 : 2
	State 14
		trunc_ln657_s : 1
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 2
	State 15
		add_ln657 : 1
		zext_ln657_29 : 2
		add_ln657_11 : 3
		tmp_40 : 1
	State 16
		zext_ln1072_14 : 1
		mul_ln1072_15 : 2
	State 17
	State 18
	State 19
	State 20
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 2
		trunc_ln657_5 : 1
	State 21
		zext_ln657_30 : 1
		add_ln657_13 : 1
		zext_ln657_32 : 2
		add_ln657_12 : 3
		lshr_ln662_3 : 4
		lshr_ln662_4 : 1
	State 22
		mul_ln1072_13 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
		shl_ln682_13 : 1
		trunc_ln1146 : 1
		add_ln1146_14 : 2
		tmp_14 : 3
	State 28
		add_ln662 : 1
		select_ln332 : 1
		tmp_15 : 2
		icmp_ln844 : 3
		or_ln338 : 4
		select_ln339 : 1
		icmp_ln848 : 2
		tmp_s : 2
		p_Repl2_14 : 3
		trunc_ln169 : 2
		p_Result_34 : 3
		p_Result_36 : 4
		bitcast_ln514 : 5
		and_ln338 : 4
		and_ln844 : 4
		or_ln844 : 4
		sel_tmp5 : 4
		sel_tmp6 : 4
		select_ln214_2 : 5
		xor_ln338_1 : 4
		and_ln338_1 : 4
		or_ln844_1 : 4
		xor_ln844 : 4
		or_ln844_2 : 4
		tmp19 : 4
		sel_tmp16 : 4
		UnifiedRetVal : 4
		ret_ln368 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                      grp_fu_552                     |    16   |   441   |   249   |
|    mul   |                      grp_fu_672                     |    5    |   209   |    89   |
|          |                      grp_fu_738                     |    9    |   236   |    87   |
|          |                      grp_fu_816                     |    9    |   340   |    86   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                 select_ln253_fu_341                 |    0    |    0    |    54   |
|          |                      ush_fu_367                     |    0    |    0    |    12   |
|          |                   p_Val2_24_fu_411                  |    0    |    0    |    75   |
|          |                 select_ln1322_fu_470                |    0    |    0    |    63   |
|          |                 select_ln804_fu_533                 |    0    |    0    |    13   |
|          |                select_ln804_2_fu_541                |    0    |    0    |    13   |
|  select  |                 select_ln214_fu_871                 |    0    |    0    |    63   |
|          |                select_ln214_1_fu_882                |    0    |    0    |    63   |
|          |                 select_ln332_fu_911                 |    0    |    0    |    13   |
|          |                 select_ln339_fu_945                 |    0    |    0    |    63   |
|          |                  p_Repl2_14_fu_978                  |    0    |    0    |    52   |
|          |                   sel_tmp6_fu_1043                  |    0    |    0    |    63   |
|          |                select_ln214_2_fu_1051               |    0    |    0    |    63   |
|          |                UnifiedRetVal_fu_1099                |    0    |    0    |    63   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                     m_exp_fu_321                    |    0    |    0    |    11   |
|          |                   add_ln649_fu_527                  |    0    |    0    |    13   |
|          |                 add_ln1146_15_fu_651                |    0    |    0    |    35   |
|          |                   add_ln657_fu_698                  |    0    |    0    |    36   |
|          |                 add_ln657_11_fu_707                 |    0    |    0    |    43   |
|    add   |                 add_ln657_13_fu_775                 |    0    |    0    |    44   |
|          |                 add_ln657_12_fu_784                 |    0    |    0    |    51   |
|          |                  add_ln1146_fu_822                  |    0    |    0    |    58   |
|          |                 add_ln1146_14_fu_842                |    0    |    0    |   107   |
|          |                   add_ln662_fu_900                  |    0    |    0    |   106   |
|          |                   add_ln23_fu_906                   |    0    |    0    |    13   |
|          |                  p_Result_34_fu_989                 |    0    |    0    |    11   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   ashr   |                  ashr_ln1287_fu_399                 |    0    |    0    |   176   |
|          |                 ashr_ln1287_1_fu_438                |    0    |    0    |   182   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    shl   |                  shl_ln1253_fu_405                  |    0    |    0    |   176   |
|          |                 shl_ln1253_1_fu_432                 |    0    |    0    |   182   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  icmp_ln209_fu_287                  |    0    |    0    |    13   |
|          |                   icmp_ln18_fu_293                  |    0    |    0    |    29   |
|          |                  icmp_ln828_fu_305                  |    0    |    0    |    29   |
|   icmp   |                  icmp_ln338_fu_375                  |    0    |    0    |    13   |
|          |                  icmp_ln1453_fu_485                 |    0    |    0    |    50   |
|          |                  icmp_ln805_fu_521                  |    0    |    0    |    20   |
|          |                  icmp_ln844_fu_927                  |    0    |    0    |    9    |
|          |                  icmp_ln848_fu_953                  |    0    |    0    |    13   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   sub_ln657_fu_335                  |    0    |    0    |    54   |
|    sub   |                  sub_ln1311_fu_357                  |    0    |    0    |    11   |
|          |                   p_Val2_28_fu_575                  |    0    |    0    |    59   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   x_is_NaN_fu_299                   |    0    |    0    |    2    |
|          |                   x_is_inf_fu_311                   |    0    |    0    |    2    |
|          |                   x_is_pinf_fu_861                  |    0    |    0    |    2    |
|          |                  and_ln338_fu_1015                  |    0    |    0    |    2    |
|    and   |                  and_ln844_fu_1025                  |    0    |    0    |    2    |
|          |                   sel_tmp5_fu_1037                  |    0    |    0    |    2    |
|          |                 and_ln338_1_fu_1065                 |    0    |    0    |    2    |
|          |                    tmp19_fu_1087                    |    0    |    0    |    2    |
|          |                  sel_tmp16_fu_1093                  |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   or_ln214_fu_866                   |    0    |    0    |    2    |
|          |                  or_ln214_1_fu_878                  |    0    |    0    |    2    |
|    or    |                   or_ln338_fu_933                   |    0    |    0    |    2    |
|          |                   or_ln844_fu_1031                  |    0    |    0    |    2    |
|          |                  or_ln844_1_fu_1070                 |    0    |    0    |    2    |
|          |                  or_ln844_2_fu_1081                 |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   xor_ln936_fu_856                  |    0    |    0    |    2    |
|          |                  xor_ln214_fu_1009                  |    0    |    0    |    2    |
|    xor   |                  xor_ln338_fu_1020                  |    0    |    0    |    2    |
|          |                 xor_ln338_1_fu_1059                 |    0    |    0    |    2    |
|          |                  xor_ln844_fu_1075                  |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|
|  muladd  |                     grp_fu_1107                     |    1    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   read   |                  x_read_read_fu_204                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  p_Result_37_fu_265                 |    0    |    0    |    0    |
|          |                     isNeg_fu_349                    |    0    |    0    |    0    |
| bitselect|                  p_Result_38_fu_454                 |    0    |    0    |    0    |
|          |                  p_Result_30_fu_511                 |    0    |    0    |    0    |
|          |                    tmp_14_fu_848                    |    0    |    0    |    0    |
|          |                    tmp_16_fu_938                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  p_Repl2_13_fu_273                  |    0    |    0    |    0    |
|          |                   trunc_ln7_fu_418                  |    0    |    0    |    0    |
|          |                 trunc_ln662_6_fu_444                |    0    |    0    |    0    |
|          |                   trunc_ln_fu_502                   |    0    |    0    |    0    |
|          |                    tmp_39_fu_558                    |    0    |    0    |    0    |
|          |                  p_Result_7_fu_580                  |    0    |    0    |    0    |
|          |                   p_Val2_34_fu_590                  |    0    |    0    |    0    |
|          |                   p_Val2_33_fu_600                  |    0    |    0    |    0    |
|partselect|                  p_Result_i_fu_614                  |    0    |    0    |    0    |
|          |                    lshr_ln_fu_634                   |    0    |    0    |    0    |
|          |                 trunc_ln657_s_fu_678                |    0    |    0    |    0    |
|          |                    tmp_40_fu_713                    |    0    |    0    |    0    |
|          |                 trunc_ln657_5_fu_748                |    0    |    0    |    0    |
|          |                 lshr_ln662_3_fu_790                 |    0    |    0    |    0    |
|          |                 lshr_ln662_4_fu_800                 |    0    |    0    |    0    |
|          |                    tmp_15_fu_917                    |    0    |    0    |    0    |
|          |                      tmp_fu_959                     |    0    |    0    |    0    |
|          |                     tmp_s_fu_968                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   p_Repl2_s_fu_283                  |    0    |    0    |    0    |
|          |                  trunc_ln657_fu_466                 |    0    |    0    |    0    |
|   trunc  |                  trunc_ln805_fu_518                 |    0    |    0    |    0    |
|          |                   p_Val2_29_fu_610                  |    0    |    0    |    0    |
|          |                 trunc_ln1146_fu_838                 |    0    |    0    |    0    |
|          |                  trunc_ln169_fu_985                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  zext_ln503_fu_317                  |    0    |    0    |    0    |
|          | sh_prom_i_i371_cast_cast_cast_cast_cast_cast_fu_395 |    0    |    0    |    0    |
|          | sh_prom_i_i351_cast_cast_cast_cast_cast_cast_fu_428 |    0    |    0    |    0    |
|          |                 zext_ln492_6_fu_624                 |    0    |    0    |    0    |
|          |                 zext_ln492_7_fu_629                 |    0    |    0    |    0    |
|          |                  zext_ln657_fu_644                  |    0    |    0    |    0    |
|          |                 zext_ln657_27_fu_647                |    0    |    0    |    0    |
|          |                zext_ln1072_12_fu_665                |    0    |    0    |    0    |
|          |                zext_ln1072_13_fu_669                |    0    |    0    |    0    |
|          |                 zext_ln492_8_fu_688                 |    0    |    0    |    0    |
|          |                  zext_ln1146_fu_692                 |    0    |    0    |    0    |
|   zext   |                 zext_ln657_28_fu_695                |    0    |    0    |    0    |
|          |                 zext_ln657_29_fu_703                |    0    |    0    |    0    |
|          |                zext_ln1072_14_fu_731                |    0    |    0    |    0    |
|          |                zext_ln1072_15_fu_735                |    0    |    0    |    0    |
|          |                  zext_ln492_fu_744                  |    0    |    0    |    0    |
|          |                 zext_ln657_30_fu_768                |    0    |    0    |    0    |
|          |                 zext_ln657_31_fu_772                |    0    |    0    |    0    |
|          |                 zext_ln657_32_fu_780                |    0    |    0    |    0    |
|          |                  zext_ln1070_fu_810                 |    0    |    0    |    0    |
|          |                  zext_ln1072_fu_813                 |    0    |    0    |    0    |
|          |                 zext_ln1146_3_fu_835                |    0    |    0    |    0    |
|          |                 zext_ln1146_4_fu_897                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  p_Result_s_fu_327                  |    0    |    0    |    0    |
|          |                   p_Val2_30_fu_381                  |    0    |    0    |    0    |
|          |                 shl_ln682_14_fu_477                 |    0    |    0    |    0    |
|          |                 shl_ln682_12_fu_491                 |    0    |    0    |    0    |
|          |                    and_ln_fu_568                    |    0    |    0    |    0    |
|bitconcatenate|                     tmp_i_fu_657                    |    0    |    0    |    0    |
|          |                 lshr_ln662_s_fu_723                 |    0    |    0    |    0    |
|          |                    and_ln1_fu_758                   |    0    |    0    |    0    |
|          |                 shl_ln682_13_fu_827                 |    0    |    0    |    0    |
|          |                   trunc_ln9_fu_890                  |    0    |    0    |    0    |
|          |                  p_Result_36_fu_995                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  sext_ln1311_fu_363                 |    0    |    0    |    0    |
|          |                  sext_ln1308_fu_388                 |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i371_cast_cast_cast_cast_cast_fu_392   |    0    |    0    |    0    |
|          |                  sext_ln1070_fu_462                 |    0    |    0    |    0    |
|          |                  sext_ln1146_fu_498                 |    0    |    0    |    0    |
|          |                  sext_ln1072_fu_549                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     |    40   |   1226  |   2768  |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                           add_ln1146_14_reg_1339                          |   107  |
|                           add_ln1146_15_reg_1235                          |   36   |
|                           add_ln657_11_reg_1271                           |   44   |
|                            icmp_ln1453_reg_1176                           |    1   |
|                            icmp_ln338_reg_1153                            |    1   |
|                               isNeg_reg_1142                              |    1   |
|                           lshr_ln662_3_reg_1308                           |   50   |
|                           lshr_ln662_4_reg_1313                           |   50   |
|                           mul_ln1072_13_reg_1328                          |   100  |
|                            p_Result_37_reg_1118                           |    1   |
|                            p_Result_38_reg_1161                           |    1   |
|                            p_Result_7_reg_1203                            |    8   |
|                             p_Val2_29_reg_1220                            |   35   |
|                             p_Val2_33_reg_1215                            |    8   |
|                             p_Val2_34_reg_1208                            |    8   |
|                           select_ln253_reg_1136                           |   54   |
|                          select_ln804_2_reg_1186                          |   13   |
|                            sext_ln1070_reg_1166                           |   31   |
|                            sext_ln1072_reg_1193                           |   71   |
|                            sext_ln1146_reg_1181                           |   31   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1293|    8   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303|   58   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1266 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1230|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1225 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1_reg_1241|   26   |
|                              tmp_14_reg_1344                              |    1   |
|                              tmp_39_reg_1198                              |   58   |
|                              tmp_40_reg_1277                              |   40   |
|                               tmp_i_reg_1246                              |   43   |
|                           trunc_ln1146_reg_1334                           |   57   |
|                           trunc_ln657_5_reg_1298                          |   36   |
|                            trunc_ln657_reg_1171                           |   59   |
|                           trunc_ln657_s_reg_1261                          |   20   |
|                                ush_reg_1148                               |   12   |
|                             x_is_NaN_reg_1123                             |    1   |
|                             x_is_inf_reg_1130                             |    1   |
|                            zext_ln1070_reg_1318                           |   100  |
|                          zext_ln1072_12_reg_1251                          |   79   |
|                          zext_ln1072_13_reg_1256                          |   79   |
|                          zext_ln1072_14_reg_1283                          |   93   |
|                          zext_ln1072_15_reg_1288                          |   93   |
|                            zext_ln1072_reg_1323                           |   100  |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |  1639  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_552    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_672    |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_672    |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_738    |  p0  |   2  |  44  |   88   ||    9    |
|     grp_fu_738    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_816    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_816    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1107    |  p0  |   2  |  31  |   62   ||    9    |
|    grp_fu_1107    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   712  ||  7.839  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  1226  |  2768  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   117  |
|  Register |    -   |    -   |  1639  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |    7   |  2865  |  2885  |
+-----------+--------+--------+--------+--------+
