{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559795884263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559795884270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:38:04 2019 " "Processing started: Wed Jun 05 21:38:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559795884270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795884270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795884270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559795884946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559795884946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startrowfrog.sv 2 2 " "Found 2 design units, including 2 entities, in source file startrowfrog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startRowFrog " "Found entity 1: startRowFrog" {  } { { "startRowFrog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/startRowFrog.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""} { "Info" "ISGN_ENTITY_NAME" "2 startRowFrog_testbench " "Found entity 2: startRowFrog_testbench" {  } { { "startRowFrog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/startRowFrog.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "noCars.sv " "Can't analyze file -- file noCars.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoC.sv(72) " "Verilog HDL information at DE1_SoC.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 2 2 " "Found 2 design units, including 2 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userInput " "Found entity 1: userInput" {  } { { "userInput.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/userInput.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""} { "Info" "ISGN_ENTITY_NAME" "2 userInput_testbench " "Found entity 2: userInput_testbench" {  } { { "userInput.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/userInput.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metastabilityfree.sv 2 2 " "Found 2 design units, including 2 entities, in source file metastabilityfree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 metastabilityFree " "Found entity 1: metastabilityFree" {  } { { "metastabilityFree.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/metastabilityFree.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""} { "Info" "ISGN_ENTITY_NAME" "2 metastabilityFree_testbench " "Found entity 2: metastabilityFree_testbench" {  } { { "metastabilityFree.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/metastabilityFree.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix_driver " "Found entity 1: led_matrix_driver" {  } { { "led_matrix_driver.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/led_matrix_driver.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.sv 2 2 " "Found 2 design units, including 2 entities, in source file cars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cars " "Found entity 1: cars" {  } { { "cars.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/cars.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""} { "Info" "ISGN_ENTITY_NAME" "2 cars_testbench " "Found entity 2: cars_testbench" {  } { { "cars.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/cars.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startfrog.sv 2 2 " "Found 2 design units, including 2 entities, in source file startfrog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startFrog " "Found entity 1: startFrog" {  } { { "startFrog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/startFrog.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""} { "Info" "ISGN_ENTITY_NAME" "2 startFrog_testbench " "Found entity 2: startFrog_testbench" {  } { { "startFrog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/startFrog.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frog.sv 2 2 " "Found 2 design units, including 2 entities, in source file frog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frog " "Found entity 1: frog" {  } { { "frog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/frog.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""} { "Info" "ISGN_ENTITY_NAME" "2 frog_testbench " "Found entity 2: frog_testbench" {  } { { "frog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/frog.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkfrog.sv 2 2 " "Found 2 design units, including 2 entities, in source file checkfrog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 checkFrog " "Found entity 1: checkFrog" {  } { { "checkFrog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/checkFrog.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""} { "Info" "ISGN_ENTITY_NAME" "2 checkFrog_testbench " "Found entity 2: checkFrog_testbench" {  } { { "checkFrog.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/checkFrog.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/seg7.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/seg7.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecalculator.sv 2 2 " "Found 2 design units, including 2 entities, in source file scorecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreCalculator " "Found entity 1: scoreCalculator" {  } { { "scoreCalculator.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/scoreCalculator.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""} { "Info" "ISGN_ENTITY_NAME" "2 scoreCalculator_testbench " "Found entity 2: scoreCalculator_testbench" {  } { { "scoreCalculator.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/scoreCalculator.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559795896670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896670 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "needReset cars.sv(49) " "Verilog HDL error at cars.sv(49): object \"needReset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cars.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/cars.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1559795896670 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "needReset cars.sv(58) " "Verilog HDL error at cars.sv(58): object \"needReset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cars.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/cars.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1559795896670 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "needReset cars.sv(60) " "Verilog HDL error at cars.sv(60): object \"needReset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cars.sv" "" { Text "C:/Users/sjaem/Desktop/EE271/lab6/cars.sv" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1559795896670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sjaem/Desktop/EE271/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/sjaem/Desktop/EE271/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896701 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559795896786 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 05 21:38:16 2019 " "Processing ended: Wed Jun 05 21:38:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559795896786 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559795896786 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559795896786 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795896786 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559795897572 ""}
