EDA Netlist Writer report for hdb3
Fri Jul 02 14:34:50 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. Board-Level Settings
  6. Board-Level Generated Files
  7. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Fri Jul 02 14:34:50 2021 ;
; Revision Name                         ; hdb3                                  ;
; Top-level Entity Name                 ; hdb3                                  ;
; Family                                ; Cyclone IV E                          ;
; Simulation Files Creation             ; Successful                            ;
; Board Signal Integrity Files Creation ; Successful                            ;
; Board Boundary Scan Files Creation    ; Successful                            ;
+---------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                       ;
; Time scale                                                                                        ; 1 ps                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                   ;
+----------------------------------------------------------------------------------------------+
; Generated Files                                                                              ;
+----------------------------------------------------------------------------------------------+
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3_8_1200mv_85c_slow.vo     ;
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3_8_1200mv_0c_slow.vo      ;
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3_min_1200mv_0c_fast.vo    ;
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3.vo                       ;
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3_8_1200mv_85c_v_slow.sdo  ;
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3_8_1200mv_0c_v_slow.sdo   ;
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3_min_1200mv_0c_v_fast.sdo ;
; D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/hdb3_v.sdo                    ;
+----------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Board-Level Settings                    ;
+-------------------------------+---------+
; Option                        ; Setting ;
+-------------------------------+---------+
; Board Signal Integrity Format ; HSPICE  ;
; Board Boundary Scan Format    ; BSDL    ;
+-------------------------------+---------+


+------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                          ;
+------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                      ;
+------------------------------------------------------------------------------------------------------+
; Board Signal Integrity                                                                               ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_c6_hdb3_decode_out.sp            ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_d5_hdb3_code_0__out.sp           ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_e6_hdb3_code_1__out.sp           ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_d6_r_data_out.sp                 ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_m1_i_rst_n_in.sp                 ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_e1_i_clk_in.sp                   ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_c1__altera_asdo_data1__in.sp     ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_d2__altera_flash_nce_ncso__in.sp ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_h1__altera_dclk__out.sp          ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_h2__altera_data0__in.sp          ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_f16__altera_nceo__out.sp         ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/package.lib                          ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/hio_diff_buffer.inc                  ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/hio_buffer.inc                       ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/drive_select_hio.lib                 ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/output_delay_control.lib             ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/cive_ss.inc                          ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/vio_diff_buffer.inc                  ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/vio_buffer.inc                       ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/slew_rate.lib                        ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/drive_select_vio.lib                 ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/hio_deddiff_buffer.inc               ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/cive_tt.inc                          ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/cive_ff.inc                          ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/drive_select_lvds.lib                ;
; Board Boundary Scan                                                                                  ;
;     D:/01workplace/Quartus/class21_hdb3_tb/prj/board/bsd/EP4CE10F17C8_pre.bsd                        ;
+------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jul 02 14:34:48 2021
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off hdb3 -c hdb3
Info (204019): Generated file hdb3_8_1200mv_85c_slow.vo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file hdb3_8_1200mv_0c_slow.vo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file hdb3_min_1200mv_0c_fast.vo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file hdb3.vo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file hdb3_8_1200mv_85c_v_slow.sdo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file hdb3_8_1200mv_0c_v_slow.sdo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file hdb3_min_1200mv_0c_v_fast.sdo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file hdb3_v.sdo in folder "D:/01workplace/Quartus/class21_hdb3_tb/prj/simulation/modelsim/" for EDA simulation tool
Info (199053): Generated 25 HSPICE Output files for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_c6_hdb3_decode_out.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_d5_hdb3_code_0__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_e6_hdb3_code_1__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_d6_r_data_out.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_m1_i_rst_n_in.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_e1_i_clk_in.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_c1__altera_asdo_data1__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_d2__altera_flash_nce_ncso__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_h1__altera_dclk__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_h2__altera_data0__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/ep4ce10_f16__altera_nceo__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/package.lib for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/hio_diff_buffer.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/hio_buffer.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/drive_select_hio.lib for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/output_delay_control.lib for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/cive_ss.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/vio_diff_buffer.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/vio_buffer.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/slew_rate.lib for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/drive_select_vio.lib for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/cir/hio_deddiff_buffer.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/cive_tt.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/cive_ff.inc for board level analysis
    Info (199051): Generated HSPICE Output File D:/01workplace/Quartus/class21_hdb3_tb/prj/board/hspice/lib/drive_select_lvds.lib for board level analysis
Info: Pin Package > Pad, Total Pin Count equal to pkg Count = 256
Info: WARNING! NOT all package pins are BONDED to PAD!
Info (199065): Generated Boundary-Scan Description Language output file D:/01workplace/Quartus/class21_hdb3_tb/prj/board/bsd/EP4CE10F17C8_pre.bsd for board-level analysis
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4526 megabytes
    Info: Processing ended: Fri Jul 02 14:34:50 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


