Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL_tb_isim_beh.exe -prj H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL_tb_beh.prj work.SHOPPINGMALL_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/SHOPPING_MALL/SHOPPINGMALL/../subtractor4bit/subtractor4bit.v" into library work
WARNING:HDLCompiler:751 - "H:/SHOPPING_MALL/SHOPPINGMALL/../subtractor4bit/subtractor4bit.v" Line 27: Redeclaration of ansi port a is not allowed
WARNING:HDLCompiler:751 - "H:/SHOPPING_MALL/SHOPPINGMALL/../subtractor4bit/subtractor4bit.v" Line 28: Redeclaration of ansi port b is not allowed
WARNING:HDLCompiler:751 - "H:/SHOPPING_MALL/SHOPPINGMALL/../subtractor4bit/subtractor4bit.v" Line 29: Redeclaration of ansi port sel is not allowed
Analyzing Verilog file "H:/SHOPPING_MALL/SHOPPINGMALL/../counter/counter.v" into library work
Analyzing Verilog file "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL.v" into library work
Analyzing Verilog file "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL.v" Line 27: Port counter_output is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL.v" Line 28: Port counter_output is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL.v" Line 29: Port dout is not connected to this instance
WARNING:HDLCompiler:189 - "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL.v" Line 28: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL.v" Line 27: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL.v" Line 29: Size mismatch in connection of port <sel>. Formal port size is 1-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module counter
Compiling module subtractor4bit
Compiling module SHOPPINGMALL
Compiling module SHOPPINGMALL_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable H:/SHOPPING_MALL/SHOPPINGMALL/SHOPPINGMALL_tb_isim_beh.exe
Fuse Memory Usage: 28352 KB
Fuse CPU Usage: 655 ms
