

================================================================
== Vitis HLS Report for 'read_inputs_ap_uint_256_ap_int_8_32u_s'
================================================================
* Date:           Tue May 14 17:39:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Reshape_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1           |        ?|        ?|         3|          -|          -|       ?|        no|
        |- Loop 2           |        0|      310|        10|          -|          -|  0 ~ 31|        no|
        |- VITIS_LOOP_17_1  |        ?|        ?|         2|          -|          -|       ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 9 
12 --> 13 22 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 12 
22 --> 23 
23 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 24 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%COLS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %COLS"   --->   Operation 25 'read' 'COLS_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ROWS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ROWS"   --->   Operation 26 'read' 'ROWS_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_data_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_data_addr"   --->   Operation 27 'read' 'input_data_addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs"   --->   Operation 28 'read' 'inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %COLS_c10, i32 %COLS_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ROWS_c9, i32 %ROWS_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_data_addr_c, i32 %input_data_addr_read"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ram = alloca i64 1"   --->   Operation 32 'alloca' 'ram' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (3.42ns)   --->   "%mul_ln13 = mul i32 %COLS_read, i32 %ROWS_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 33 'mul' 'mul_ln13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ram_depth = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln13, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 34 'partselect' 'ram_depth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %input_data_addr_read, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i37 %shl_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 37 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%add_ln15 = add i64 %zext_ln15, i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 38 'add' 'add_ln15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = trunc i32 %mul_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 39 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln15, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 40 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 0, i27 %loop_index"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 42 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i59 %p_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 43 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%reshape_data_addr = getelementptr i256 %reshape_data, i64 %p_cast_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 44 'getelementptr' 'reshape_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [7/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 45 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 46 [6/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 46 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 47 [5/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 47 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 48 [4/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 48 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 49 [3/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 49 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 50 [2/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 50 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in1, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reshape_data, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:16]   --->   Operation 56 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %ram"   --->   Operation 57 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i32 %mul_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 58 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i5 %trunc_ln15_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 59 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.01ns)   --->   "%sub_ln15 = sub i33 %zext_ln15_1, i33 %zext_ln15_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 60 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%sub_ln15_cast5 = sext i33 %sub_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 61 'sext' 'sub_ln15_cast5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty = trunc i33 %sub_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 63 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%loop_index_load = load i27 %loop_index"   --->   Operation 65 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i27 %loop_index_load"   --->   Operation 66 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (1.02ns)   --->   "%exitcond6 = icmp_eq  i27 %loop_index_load, i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 67 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.96ns)   --->   "%empty_110 = add i27 %loop_index_load, i27 1"   --->   Operation 68 'add' 'empty_110' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %exitcond6, void %loop-memcpy-expansion.split, void %loop-memcpy-residual.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 69 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 %empty_110, i27 %loop_index"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!exitcond6)> <Delay = 0.42>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%residual_loop_index = alloca i32 1"   --->   Operation 71 'alloca' 'residual_loop_index' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_111 = trunc i33 %sub_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 72 'trunc' 'empty_111' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %residual_loop_index"   --->   Operation 73 'store' 'store_ln0' <Predicate = (exitcond6)> <Delay = 0.42>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual"   --->   Operation 74 'br' 'br_ln0' <Predicate = (exitcond6)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 75 [1/1] (7.30ns)   --->   "%reshape_data_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %reshape_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 75 'read' 'reshape_data_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%ram_addr = getelementptr i256 %ram, i64 0, i64 %loop_index_cast"   --->   Operation 76 'getelementptr' 'ram_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln15 = store void @_ssdm_op_Write.bram.i256, i5 %ram_addr, i256 %reshape_data_addr_read, i32 4294967295" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 77 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.10>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%residual_loop_index_load = load i5 %residual_loop_index"   --->   Operation 79 'load' 'residual_loop_index_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%residual_loop_index_cast6 = zext i5 %residual_loop_index_load"   --->   Operation 80 'zext' 'residual_loop_index_cast6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%residual_loop_index_cast = zext i5 %residual_loop_index_load"   --->   Operation 81 'zext' 'residual_loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.75ns)   --->   "%exitcond5 = icmp_eq  i5 %residual_loop_index_load, i5 %trunc_ln15_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 82 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 31, i64 0"   --->   Operation 83 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.78ns)   --->   "%empty_113 = add i5 %residual_loop_index_load, i5 1"   --->   Operation 84 'add' 'empty_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %exitcond5, void %loop-memcpy-residual.split, void %for.inc.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 85 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.78ns)   --->   "%empty_114 = add i10 %empty, i10 %residual_loop_index_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 86 'add' 'empty_114' <Predicate = (!exitcond5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (1.01ns)   --->   "%tmp = add i34 %sub_ln15_cast5, i34 %residual_loop_index_cast6" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 87 'add' 'tmp' <Predicate = (!exitcond5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_cast = sext i34 %tmp" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 88 'sext' 'tmp_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (1.08ns)   --->   "%empty_115 = add i64 %tmp_cast, i64 %add_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 89 'add' 'empty_115' <Predicate = (!exitcond5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_115, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 90 'partselect' 'p_cast4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i5 %trunc_ln15, i5 %residual_loop_index_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 91 'add' 'tmp1' <Predicate = (!exitcond5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 92 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%empty_116 = add i5 %tmp1, i5 %empty_111" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 92 'add' 'empty_116' <Predicate = (!exitcond5)> <Delay = 0.61> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 93 [1/1] (0.78ns)   --->   "%empty_119 = add i5 %residual_loop_index_load, i5 %empty_111" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 93 'add' 'empty_119' <Predicate = (!exitcond5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %empty_114, i32 5, i32 9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 94 'partselect' 'tmp_32' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 %empty_113, i5 %residual_loop_index"   --->   Operation 95 'store' 'store_ln0' <Predicate = (!exitcond5)> <Delay = 0.42>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 96 'alloca' 'i' <Predicate = (exitcond5)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln17 = store i27 0, i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 97 'store' 'store_ln17' <Predicate = (exitcond5)> <Delay = 0.42>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 98 'br' 'br_ln17' <Predicate = (exitcond5)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i59 %p_cast4" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 99 'sext' 'p_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%reshape_data_addr_32 = getelementptr i256 %reshape_data, i64 %p_cast4_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 100 'getelementptr' 'reshape_data_addr_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [7/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 101 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 102 [6/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 102 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 103 [5/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 103 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 104 [4/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 104 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 105 [3/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 105 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 106 [2/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 106 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 107 [1/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 107 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 108 [1/1] (7.30ns)   --->   "%reshape_data_addr_32_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %reshape_data_addr_32" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 108 'read' 'reshape_data_addr_32_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.77>
ST_21 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_116, i3 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 109 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%p_cast11 = zext i8 %tmp_s" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 110 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%empty_117 = lshr i256 %reshape_data_addr_32_read, i256 %p_cast11" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 111 'lshr' 'empty_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%empty_118 = trunc i256 %empty_117" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 112 'trunc' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%p_cast6_cast = zext i8 %empty_118" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 113 'zext' 'p_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast12 = zext i5 %empty_119" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 114 'zext' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.68ns)   --->   "%empty_120 = shl i32 1, i32 %p_cast12" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 115 'shl' 'empty_120' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%tmp_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_119, i3 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 116 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%p_cast13 = zext i8 %tmp_31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 117 'zext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (1.53ns) (out node of the LUT)   --->   "%empty_121 = shl i256 %p_cast6_cast, i256 %p_cast13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 118 'shl' 'empty_121' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast8_cast = zext i5 %tmp_32" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 119 'zext' 'p_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%ram_addr_1 = getelementptr i256 %ram, i64 0, i64 %p_cast8_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 120 'getelementptr' 'ram_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln15 = store void @_ssdm_op_Write.bram.p0i256, i5 %ram_addr_1, i256 %empty_121, i32 %empty_120" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 121 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 1.45>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%i_1 = load i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 123 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i27 %i_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 124 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (1.02ns)   --->   "%icmp_ln17 = icmp_eq  i27 %i_1, i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 125 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.96ns)   --->   "%add_ln17 = add i27 %i_1, i27 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 126 'add' 'add_ln17' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.end.loopexit" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 127 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%ram_addr_2 = getelementptr i256 %ram, i64 0, i64 %zext_ln17" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 128 'getelementptr' 'ram_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_22 : Operation 129 [2/2] (1.23ns)   --->   "%ram_load = load i5 %ram_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 129 'load' 'ram_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_22 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln17 = store i27 %add_ln17, i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 130 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:20]   --->   Operation 131 'ret' 'ret_ln20' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 2.85>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 132 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/2] (1.23ns)   --->   "%ram_load = load i5 %ram_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 133 'load' 'ram_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_23 : Operation 134 [1/1] (1.62ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_in1, i256 %ram_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 134 'write' 'write_ln18' <Predicate = true> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 135 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.42ns
The critical path consists of the following:
	wire read operation ('COLS_read') on port 'COLS' [12]  (0 ns)
	'mul' operation ('mul_ln13', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13) [26]  (3.42 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_109', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [42]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_109', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [42]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_109', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [42]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_109', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [42]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_109', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [42]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_109', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [42]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_109', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [42]  (7.3 ns)

 <State 9>: 1.45ns
The critical path consists of the following:
	'load' operation ('loop_index_load') on local variable 'loop_index' [46]  (0 ns)
	'add' operation ('empty_110') [49]  (0.965 ns)
	'store' operation ('store_ln0') of variable 'empty_110' on local variable 'loop_index' [55]  (0.427 ns)
	blocking operation 0.0606 ns on control path)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('reshape_data_addr_read', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [52]  (7.3 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('ram_addr') [53]  (0 ns)
	'store' operation ('store_ln15', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) of constant <constant:_ssdm_op_Write.bram.i256> on array 'ram' [54]  (1.24 ns)

 <State 12>: 2.1ns
The critical path consists of the following:
	'load' operation ('residual_loop_index_load') on local variable 'residual_loop_index' [63]  (0 ns)
	'add' operation ('tmp', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [72]  (1.02 ns)
	'add' operation ('empty_115', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [74]  (1.08 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('reshape_data_addr_32', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [77]  (0 ns)
	bus request operation ('reshape_data_load_req', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [78]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('reshape_data_load_req', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [78]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('reshape_data_load_req', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [78]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('reshape_data_load_req', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [78]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('reshape_data_load_req', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [78]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('reshape_data_load_req', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [78]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('reshape_data_load_req', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [78]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('reshape_data_addr_32_read', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) on port 'reshape_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [79]  (7.3 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'lshr' operation ('empty_117', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [84]  (0 ns)
	'shl' operation ('empty_121', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) [92]  (1.53 ns)
	'store' operation ('store_ln15', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15) of constant <constant:_ssdm_op_Write.bram.p0i256> on array 'ram' [96]  (1.24 ns)

 <State 22>: 1.45ns
The critical path consists of the following:
	'load' operation ('i', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17) on local variable 'i' [104]  (0 ns)
	'add' operation ('add_ln17', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17) [107]  (0.965 ns)
	'store' operation ('store_ln17', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17) of variable 'add_ln17', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17 on local variable 'i' [114]  (0.427 ns)
	blocking operation 0.0606 ns on control path)

 <State 23>: 2.86ns
The critical path consists of the following:
	'load' operation ('ram_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18) on array 'ram' [112]  (1.24 ns)
	fifo write operation ('write_ln18', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18) on port 'data_in1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18) [113]  (1.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
