<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="Clock16x::work"/><component name="Ram256x9_DPort::work"/><component name="Ram256x11_TPort::work"/><component name="Ram4096x16_TPort::work"/><component name="Ram2048x8_TPort::work"/><component name="Ram2048x8_DPort::work"/><device die="IT14X14M4" family="ProASIC3E" package="fg896"/><SmartGen version="8.0"/></workspace>