{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691934270855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691934270855 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DECA 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"DECA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691934270857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691934270886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691934270886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691934271044 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691934271047 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691934271095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691934271095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691934271095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691934271095 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691934271095 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691934271097 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691934271097 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691934271097 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691934271097 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691934271097 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691934271098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691934271098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691934271098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1691934271098 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691934271101 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "5 " "Following 5 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MIPI_MC_p MIPI_MC_p(n) " "Pin \"MIPI_MC_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MIPI_MC_p(n)\"" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MC_p } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MC_p" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MC_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691934271238 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MIPI_MD_p\[0\] MIPI_MD_p\[0\](n) " "Pin \"MIPI_MD_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MIPI_MD_p\[0\](n)\"" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691934271238 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MIPI_MD_p\[1\] MIPI_MD_p\[1\](n) " "Pin \"MIPI_MD_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MIPI_MD_p\[1\](n)\"" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691934271238 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MIPI_MD_p\[2\] MIPI_MD_p\[2\](n) " "Pin \"MIPI_MD_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MIPI_MD_p\[2\](n)\"" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691934271238 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MIPI_MD_p\[3\] MIPI_MD_p\[3\](n) " "Pin \"MIPI_MD_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MIPI_MD_p\[3\](n)\"" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_MD_p[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691934271238 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1691934271238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DECA.SDC " "Synopsys Design Constraints File file not found: 'DECA.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691934271844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691934271845 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691934271846 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1691934271846 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691934271847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691934271855 ""}  } { { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691934271855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691934272209 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691934272210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691934272210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691934272211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691934272212 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691934272213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691934272213 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691934272213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691934272218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691934272219 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691934272219 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CLK_50 " "Node \"DDR3_CLK_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CLK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691934272363 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1691934272363 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691934272364 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691934272368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691934273264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691934273302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691934273321 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691934273828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691934273829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691934285080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691934285941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691934285941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691934286091 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691934286091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691934286093 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691934286212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691934286219 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1691934286219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691934286517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691934286517 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1691934286517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691934286812 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691934287338 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691934287482 ""}
{ "Critical Warning" "WFIOMGR_CROSSTALK_TOO_HIGH" "MIPI_MD_p\[1\] " "Crosstalk of LVDS pin MIPI_MD_p\[1\] from single-ended I/O pins exceeds the maximum amount of crosstalk allowed in the design. Reassign or move one or more of the following single-ended I/O pins and rerun the Compiler. Refer to the Signal Integrity Design Guidelines for more information. Ensure the total percentage of SSN for the following single-ended I/O pins does not exceed 100%." { { "Info" "IFIOMGR_IO_CONTRIBUTION" "from the bank 30.05 " "Single-ended I/O pin from the bank contributed to 30.05% of the margin due to SSN" {  } {  } 0 16232 "Single-ended I/O pin %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TXD\[3\] 0.63 " "Single-ended I/O pin NET_TXD\[3\] contributed to 0.63% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TXD\[0\] 8.65 " "Single-ended I/O pin NET_TXD\[0\] contributed to 8.65% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TX_EN 0.96 " "Single-ended I/O pin NET_TX_EN contributed to 0.96% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_WP 39.98 " "Single-ended I/O pin MIPI_WP contributed to 39.98% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_RESET_n 7.71 " "Single-ended I/O pin MIPI_RESET_n contributed to 7.71% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_MCLK 2.31 " "Single-ended I/O pin MIPI_MCLK contributed to 2.31% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_I2C_SDA 4.93 " "Single-ended I/O pin MIPI_I2C_SDA contributed to 4.93% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_I2C_SCL 6.12 " "Single-ended I/O pin MIPI_I2C_SCL contributed to 6.12% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_CORE_EN 1.71 " "Single-ended I/O pin MIPI_CORE_EN contributed to 1.71% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""}  } {  } 1 16244 "Crosstalk of LVDS pin %1!s! from single-ended I/O pins exceeds the maximum amount of crosstalk allowed in the design. Reassign or move one or more of the following single-ended I/O pins and rerun the Compiler. Refer to the Signal Integrity Design Guidelines for more information. Ensure the total percentage of SSN for the following single-ended I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1691934287499 ""}
{ "Critical Warning" "WFIOMGR_CROSSTALK_TOO_HIGH" "MIPI_MD_p\[2\] " "Crosstalk of LVDS pin MIPI_MD_p\[2\] from single-ended I/O pins exceeds the maximum amount of crosstalk allowed in the design. Reassign or move one or more of the following single-ended I/O pins and rerun the Compiler. Refer to the Signal Integrity Design Guidelines for more information. Ensure the total percentage of SSN for the following single-ended I/O pins does not exceed 100%." { { "Info" "IFIOMGR_IO_CONTRIBUTION" "from the bank 30.05 " "Single-ended I/O pin from the bank contributed to 30.05% of the margin due to SSN" {  } {  } 0 16232 "Single-ended I/O pin %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TXD\[3\] 0.47 " "Single-ended I/O pin NET_TXD\[3\] contributed to 0.47% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TXD\[1\] 1.48 " "Single-ended I/O pin NET_TXD\[1\] contributed to 1.48% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TXD\[0\] 1.84 " "Single-ended I/O pin NET_TXD\[0\] contributed to 1.84% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TX_EN 17.97 " "Single-ended I/O pin NET_TX_EN contributed to 17.97% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_RESET_n 39.39 " "Single-ended I/O pin NET_RESET_n contributed to 39.39% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_MDC 1.67 " "Single-ended I/O pin NET_MDC contributed to 1.67% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_WP 3.17 " "Single-ended I/O pin MIPI_WP contributed to 3.17% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_RESET_n 4.21 " "Single-ended I/O pin MIPI_RESET_n contributed to 4.21% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_MCLK 1.20 " "Single-ended I/O pin MIPI_MCLK contributed to 1.20% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_I2C_SDA 10.52 " "Single-ended I/O pin MIPI_I2C_SDA contributed to 10.52% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_I2C_SCL 8.49 " "Single-ended I/O pin MIPI_I2C_SCL contributed to 8.49% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_CORE_EN 0.63 " "Single-ended I/O pin MIPI_CORE_EN contributed to 0.63% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""}  } {  } 1 16244 "Crosstalk of LVDS pin %1!s! from single-ended I/O pins exceeds the maximum amount of crosstalk allowed in the design. Reassign or move one or more of the following single-ended I/O pins and rerun the Compiler. Refer to the Signal Integrity Design Guidelines for more information. Ensure the total percentage of SSN for the following single-ended I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1691934287499 ""}
{ "Critical Warning" "WFIOMGR_CROSSTALK_TOO_HIGH" "MIPI_MD_p\[3\] " "Crosstalk of LVDS pin MIPI_MD_p\[3\] from single-ended I/O pins exceeds the maximum amount of crosstalk allowed in the design. Reassign or move one or more of the following single-ended I/O pins and rerun the Compiler. Refer to the Signal Integrity Design Guidelines for more information. Ensure the total percentage of SSN for the following single-ended I/O pins does not exceed 100%." { { "Info" "IFIOMGR_IO_CONTRIBUTION" "from the bank 30.05 " "Single-ended I/O pin from the bank contributed to 30.05% of the margin due to SSN" {  } {  } 0 16232 "Single-ended I/O pin %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TXD\[0\] 1.00 " "Single-ended I/O pin NET_TXD\[0\] contributed to 1.00% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_TX_EN 2.21 " "Single-ended I/O pin NET_TX_EN contributed to 2.21% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "NET_RESET_n 5.78 " "Single-ended I/O pin NET_RESET_n contributed to 5.78% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_WP 3.46 " "Single-ended I/O pin MIPI_WP contributed to 3.46% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_RESET_n 0.83 " "Single-ended I/O pin MIPI_RESET_n contributed to 0.83% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_I2C_SDA 40.89 " "Single-ended I/O pin MIPI_I2C_SDA contributed to 40.89% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_IO_XTALK_CONTRIBUTION" "MIPI_I2C_SCL 22.00 " "Single-ended I/O pin MIPI_I2C_SCL contributed to 22.00% of margin due to crosstalk" {  } {  } 0 16233 "Single-ended I/O pin %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1691934287499 ""}  } {  } 1 16244 "Crosstalk of LVDS pin %1!s! from single-ended I/O pins exceeds the maximum amount of crosstalk allowed in the design. Reassign or move one or more of the following single-ended I/O pins and rerun the Compiler. Refer to the Signal Integrity Design Guidelines for more information. Ensure the total percentage of SSN for the following single-ended I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1691934287499 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "83 MAX 10 " "83 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL P11 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMONITOR_ALERT 3.3-V LVTTL Y4 " "Pin PMONITOR_ALERT uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { PMONITOR_ALERT } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PMONITOR_ALERT" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_DRDY_n 3.3-V LVTTL AB9 " "Pin RH_TEMP_DRDY_n uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { RH_TEMP_DRDY_n } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_DRDY_n" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BBB_PWR_BUT 3.3-V LVTTL U6 " "Pin BBB_PWR_BUT uses I/O standard 3.3-V LVTTL at U6" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { BBB_PWR_BUT } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BBB_PWR_BUT" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BBB_SYS_RESET_n 3.3-V LVTTL AA2 " "Pin BBB_SYS_RESET_n uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { BBB_SYS_RESET_n } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BBB_SYS_RESET_n" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAP_SENSE_I2C_SCL 3.3-V LVTTL AB2 " "Pin CAP_SENSE_I2C_SCL uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SCL } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SCL" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAP_SENSE_I2C_SDA 3.3-V LVTTL AB3 " "Pin CAP_SENSE_I2C_SDA uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL P12 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at P12" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL V4 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL V5 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL P10 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at P10" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_I2C_SDA 3.3-V LVTTL AA8 " "Pin LIGHT_I2C_SDA uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { LIGHT_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_INT 3.3-V LVTTL AA9 " "Pin LIGHT_INT uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { LIGHT_INT } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_INT" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMONITOR_I2C_SDA 3.3-V LVTTL Y1 " "Pin PMONITOR_I2C_SDA uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { PMONITOR_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PMONITOR_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_I2C_SDA 3.3-V LVTTL AA10 " "Pin RH_TEMP_I2C_SDA uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEMP_SIO 3.3-V LVTTL Y2 " "Pin TEMP_SIO uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { TEMP_SIO } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_SIO" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL W18 " "Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at W18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL Y18 " "Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL Y19 " "Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AA17 " "Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA20 " "Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[4] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AA19 " "Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[5] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB21 " "Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[6] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AB20 " "Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[7] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB19 " "Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[8] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL Y16 " "Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[9] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL V16 " "Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[10] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AB18 " "Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[11] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL V15 " "Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[12] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL W17 " "Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[13] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB17 " "Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[14] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA16 " "Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[15] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL AB16 " "Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[16] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL W16 " "Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at W16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[17] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL AB15 " "Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[18] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[19\] 3.3-V LVTTL W15 " "Pin GPIO0_D\[19\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[19] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[20\] 3.3-V LVTTL Y14 " "Pin GPIO0_D\[20\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[20] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[21\] 3.3-V LVTTL AA15 " "Pin GPIO0_D\[21\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[21] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[22\] 3.3-V LVTTL AB14 " "Pin GPIO0_D\[22\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[22] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[23\] 3.3-V LVTTL AA14 " "Pin GPIO0_D\[23\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[23] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[24\] 3.3-V LVTTL AB13 " "Pin GPIO0_D\[24\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[24] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[25\] 3.3-V LVTTL AA13 " "Pin GPIO0_D\[25\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[25] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[26\] 3.3-V LVTTL AB12 " "Pin GPIO0_D\[26\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[26] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[27\] 3.3-V LVTTL AA12 " "Pin GPIO0_D\[27\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[27] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[28\] 3.3-V LVTTL AB11 " "Pin GPIO0_D\[28\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[28] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[29\] 3.3-V LVTTL AA11 " "Pin GPIO0_D\[29\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[29] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[30\] 3.3-V LVTTL AB10 " "Pin GPIO0_D\[30\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[30] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[31\] 3.3-V LVTTL Y13 " "Pin GPIO0_D\[31\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[31] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[32\] 3.3-V LVTTL Y11 " "Pin GPIO0_D\[32\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[32] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[32\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[33\] 3.3-V LVTTL W13 " "Pin GPIO0_D\[33\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[33] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[33\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[34\] 3.3-V LVTTL W12 " "Pin GPIO0_D\[34\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[34] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[34\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[35\] 3.3-V LVTTL W11 " "Pin GPIO0_D\[35\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[35] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[35\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[36\] 3.3-V LVTTL V12 " "Pin GPIO0_D\[36\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[36] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[36\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[37\] 3.3-V LVTTL V11 " "Pin GPIO0_D\[37\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[37] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[37\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[38\] 3.3-V LVTTL V13 " "Pin GPIO0_D\[38\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[38] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[38\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[39\] 3.3-V LVTTL V14 " "Pin GPIO0_D\[39\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[39] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[39\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[40\] 3.3-V LVTTL Y17 " "Pin GPIO0_D\[40\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[40] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[40\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[41\] 3.3-V LVTTL W14 " "Pin GPIO0_D\[41\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[41] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[41\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[42\] 3.3-V LVTTL U15 " "Pin GPIO0_D\[42\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[42] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[42\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[43\] 3.3-V LVTTL R13 " "Pin GPIO0_D\[43\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[43] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[43\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[0\] 3.3-V LVTTL Y5 " "Pin GPIO1_D\[0\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[1\] 3.3-V LVTTL Y6 " "Pin GPIO1_D\[1\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[2\] 3.3-V LVTTL W6 " "Pin GPIO1_D\[2\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[3\] 3.3-V LVTTL W7 " "Pin GPIO1_D\[3\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[4\] 3.3-V LVTTL W8 " "Pin GPIO1_D\[4\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[4] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[5\] 3.3-V LVTTL V8 " "Pin GPIO1_D\[5\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[5] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[6\] 3.3-V LVTTL AB8 " "Pin GPIO1_D\[6\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[6] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[7\] 3.3-V LVTTL V7 " "Pin GPIO1_D\[7\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[7] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[8\] 3.3-V LVTTL R11 " "Pin GPIO1_D\[8\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[8] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[9\] 3.3-V LVTTL AB7 " "Pin GPIO1_D\[9\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[9] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[10\] 3.3-V LVTTL AB6 " "Pin GPIO1_D\[10\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[10] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[11\] 3.3-V LVTTL AA7 " "Pin GPIO1_D\[11\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[11] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[12\] 3.3-V LVTTL AA6 " "Pin GPIO1_D\[12\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[12] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[13\] 3.3-V LVTTL Y7 " "Pin GPIO1_D\[13\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[13] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[14\] 3.3-V LVTTL V10 " "Pin GPIO1_D\[14\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[14] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[15\] 3.3-V LVTTL U7 " "Pin GPIO1_D\[15\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[15] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[16\] 3.3-V LVTTL W9 " "Pin GPIO1_D\[16\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[16] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[17\] 3.3-V LVTTL W5 " "Pin GPIO1_D\[17\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[17] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[18\] 3.3-V LVTTL R9 " "Pin GPIO1_D\[18\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[18] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[19\] 3.3-V LVTTL W4 " "Pin GPIO1_D\[19\] uses I/O standard 3.3-V LVTTL at W4" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[19] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[20\] 3.3-V LVTTL P9 " "Pin GPIO1_D\[20\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[20] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[21\] 3.3-V LVTTL V17 " "Pin GPIO1_D\[21\] uses I/O standard 3.3-V LVTTL at V17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[21] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[22\] 3.3-V LVTTL W3 " "Pin GPIO1_D\[22\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[22] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691934287499 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1691934287499 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAP_SENSE_I2C_SCL a permanently disabled " "Pin CAP_SENSE_I2C_SCL has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SCL } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SCL" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAP_SENSE_I2C_SDA a permanently disabled " "Pin CAP_SENSE_I2C_SDA has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUDIO_BCLK } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently disabled " "Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently disabled " "Pin AUDIO_RESET_n has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUDIO_RESET_n } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently disabled " "Pin AUDIO_SDA_MOSI has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUDIO_WCLK } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[0\] a permanently disabled " "Pin FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[1\] a permanently disabled " "Pin FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[2\] a permanently disabled " "Pin FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[3\] a permanently disabled " "Pin FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FLASH_DATA[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SCLK a permanently disabled " "Pin G_SENSOR_SCLK has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { G_SENSOR_SCLK } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDI a permanently disabled " "Pin G_SENSOR_SDI has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { G_SENSOR_SDI } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDI" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDO a permanently disabled " "Pin G_SENSOR_SDO has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { G_SENSOR_SDO } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDO" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[0\] a permanently disabled " "Pin HDMI_I2S\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_I2S[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[1\] a permanently disabled " "Pin HDMI_I2S\[1\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_I2S[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[2\] a permanently disabled " "Pin HDMI_I2S\[2\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_I2S[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[3\] a permanently disabled " "Pin HDMI_I2S\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_I2S[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_LRCLK } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_MCLK } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_SCLK } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LIGHT_I2C_SDA a permanently disabled " "Pin LIGHT_I2C_SDA has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { LIGHT_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LIGHT_INT a permanently disabled " "Pin LIGHT_INT has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { LIGHT_INT } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_INT" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SDA a permanently disabled " "Pin MIPI_I2C_SDA has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "NET_MDIO a permanently disabled " "Pin NET_MDIO has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { NET_MDIO } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NET_MDIO" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMONITOR_I2C_SDA a permanently disabled " "Pin PMONITOR_I2C_SDA has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { PMONITOR_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PMONITOR_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SDA a permanently disabled " "Pin RH_TEMP_I2C_SDA has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_D123_DIR a permanently disabled " "Pin SD_D123_DIR has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SD_D123_DIR } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_D123_DIR" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TEMP_SIO a permanently disabled " "Pin TEMP_SIO has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { TEMP_SIO } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_SIO" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[0\] a permanently disabled " "Pin USB_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[1\] a permanently disabled " "Pin USB_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[2\] a permanently disabled " "Pin USB_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[3\] a permanently disabled " "Pin USB_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[4\] a permanently disabled " "Pin USB_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[4] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[4\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[5\] a permanently disabled " "Pin USB_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[5] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[5\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[6\] a permanently disabled " "Pin USB_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[6] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[6\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[7\] a permanently disabled " "Pin USB_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { USB_DATA[7] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[7\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[4] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[5] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[6] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[7] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[8] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[9] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[10] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[11] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[12] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[13] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[14] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[15] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[16] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[17] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[18] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[19] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[20] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[21] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[22] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[23] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[24] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[25] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[26] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[27] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[28] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[29] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[30] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[31] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[32\] a permanently disabled " "Pin GPIO0_D\[32\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[32] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[32\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[33\] a permanently disabled " "Pin GPIO0_D\[33\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[33] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[33\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[34\] a permanently disabled " "Pin GPIO0_D\[34\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[34] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[34\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[35\] a permanently disabled " "Pin GPIO0_D\[35\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[35] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[35\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[36\] a permanently disabled " "Pin GPIO0_D\[36\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[36] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[36\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[37\] a permanently disabled " "Pin GPIO0_D\[37\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[37] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[37\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[38\] a permanently disabled " "Pin GPIO0_D\[38\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[38] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[38\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[39\] a permanently disabled " "Pin GPIO0_D\[39\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[39] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[39\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[40\] a permanently disabled " "Pin GPIO0_D\[40\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[40] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[40\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[41\] a permanently disabled " "Pin GPIO0_D\[41\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[41] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[41\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[42\] a permanently disabled " "Pin GPIO0_D\[42\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[42] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[42\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[43\] a permanently disabled " "Pin GPIO0_D\[43\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO0_D[43] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[43\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[0\] a permanently disabled " "Pin GPIO1_D\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[1\] a permanently disabled " "Pin GPIO1_D\[1\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[2\] a permanently disabled " "Pin GPIO1_D\[2\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[3\] a permanently disabled " "Pin GPIO1_D\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[4\] a permanently disabled " "Pin GPIO1_D\[4\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[4] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[5\] a permanently disabled " "Pin GPIO1_D\[5\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[5] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[6\] a permanently disabled " "Pin GPIO1_D\[6\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[6] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[7\] a permanently disabled " "Pin GPIO1_D\[7\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[7] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[8\] a permanently disabled " "Pin GPIO1_D\[8\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[8] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[9\] a permanently disabled " "Pin GPIO1_D\[9\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[9] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[10\] a permanently disabled " "Pin GPIO1_D\[10\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[10] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[11\] a permanently disabled " "Pin GPIO1_D\[11\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[11] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[12\] a permanently disabled " "Pin GPIO1_D\[12\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[12] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[13\] a permanently disabled " "Pin GPIO1_D\[13\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[13] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[14\] a permanently disabled " "Pin GPIO1_D\[14\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[14] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[15\] a permanently disabled " "Pin GPIO1_D\[15\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[15] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[16\] a permanently disabled " "Pin GPIO1_D\[16\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[16] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[17\] a permanently disabled " "Pin GPIO1_D\[17\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[17] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[18\] a permanently disabled " "Pin GPIO1_D\[18\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[18] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[19\] a permanently disabled " "Pin GPIO1_D\[19\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[19] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[20\] a permanently disabled " "Pin GPIO1_D\[20\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[20] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[21\] a permanently disabled " "Pin GPIO1_D\[21\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[21] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[22\] a permanently disabled " "Pin GPIO1_D\[22\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO1_D[22] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DECA.v" "" { Text "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691934287501 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1691934287501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.fit.smsg " "Generated suppressed messages file /home/polar/Downloads/DECA_v.1.0.1_SystemCD/Demonstrations/LedBreathe/DECA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691934287559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 67 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1117 " "Peak virtual memory: 1117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691934287744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 13 20:14:47 2023 " "Processing ended: Sun Aug 13 20:14:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691934287744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691934287744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691934287744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691934287744 ""}
