var __xr_tmp = [
{"id":"MSR_IA32_MISC_ENABLE_X87_COMPAT", "file":"arch/x86/include/asm/msr-index.h", "line":267, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_XD_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":264, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_XTPR_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":263, "type":"d", }
,{"id":"MSR_IA32_MPERF", "file":"arch/x86/include/asm/msr-index.h", "line":218, "type":"d", }
,{"id":"MSR_IA32_P5_MC_ADDR", "file":"arch/x86/include/asm/msr-index.h", "line":196, "type":"d", }
,{"id":"MSR_IA32_P5_MC_TYPE", "file":"arch/x86/include/asm/msr-index.h", "line":197, "type":"d", }
,{"id":"MSR_IA32_PACKAGE_THERM_INTERRUPT", "file":"arch/x86/include/asm/msr-index.h", "line":248, "type":"d", }
,{"id":"MSR_IA32_PACKAGE_THERM_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":243, "type":"d", }
,{"id":"MSR_IA32_PEBS_ENABLE", "file":"arch/x86/include/asm/msr-index.h", "line":50, "type":"d", }
,{"id":"MSR_IA32_PERFCTR0", "file":"arch/x86/include/asm/msr-index.h", "line":35, "type":"d", }
,{"id":"MSR_IA32_PERFCTR1", "file":"arch/x86/include/asm/msr-index.h", "line":36, "type":"d", }
,{"id":"MSR_IA32_PERF_CAPABILITIES", "file":"arch/x86/include/asm/msr-index.h", "line":52, "type":"d", }
,{"id":"MSR_IA32_PERF_CTL", "file":"arch/x86/include/asm/msr-index.h", "line":216, "type":"d", }
,{"id":"MSR_IA32_PERF_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":215, "type":"d", }
,{"id":"MSR_IA32_PLATFORM_ID", "file":"arch/x86/include/asm/msr-index.h", "line":199, "type":"d", }
,{"id":"MSR_IA32_SYSENTER_CS", "file":"arch/x86/include/asm/msr-index.h", "line":42, "type":"d", }
,{"id":"MSR_IA32_SYSENTER_EIP", "file":"arch/x86/include/asm/msr-index.h", "line":44, "type":"d", }
,{"id":"MSR_IA32_SYSENTER_ESP", "file":"arch/x86/include/asm/msr-index.h", "line":43, "type":"d", }
,{"id":"MSR_IA32_TEMPERATURE_TARGET", "file":"arch/x86/include/asm/msr-index.h", "line":239, "type":"d", }
,{"id":"MSR_IA32_THERM_CONTROL", "file":"arch/x86/include/asm/msr-index.h", "line":221, "type":"d", }
,{"id":"MSR_IA32_THERM_INTERRUPT", "file":"arch/x86/include/asm/msr-index.h", "line":222, "type":"d", }
,{"id":"MSR_IA32_THERM_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":228, "type":"d", }
,{"id":"MSR_IA32_TSC", "file":"arch/x86/include/asm/msr-index.h", "line":198, "type":"d", }
,{"id":"MSR_IA32_UCODE_REV", "file":"arch/x86/include/asm/msr-index.h", "line":213, "type":"d", }
,{"id":"MSR_IA32_UCODE_WRITE", "file":"arch/x86/include/asm/msr-index.h", "line":212, "type":"d", }
,{"id":"MSR_IA32_VMX_BASIC", "file":"arch/x86/include/asm/msr-index.h", "line":396, "type":"d", }
,{"id":"MSR_IA32_VMX_CR0_FIXED0", "file":"arch/x86/include/asm/msr-index.h", "line":402, "type":"d", }
,{"id":"MSR_IA32_VMX_CR0_FIXED1", "file":"arch/x86/include/asm/msr-index.h", "line":403, "type":"d", }
,{"id":"MSR_IA32_VMX_CR4_FIXED0", "file":"arch/x86/include/asm/msr-index.h", "line":404, "type":"d", }
,{"id":"MSR_IA32_VMX_CR4_FIXED1", "file":"arch/x86/include/asm/msr-index.h", "line":405, "type":"d", }
,{"id":"MSR_IA32_VMX_ENTRY_CTLS", "file":"arch/x86/include/asm/msr-index.h", "line":400, "type":"d", }
,{"id":"MSR_IA32_VMX_EPT_VPID_CAP", "file":"arch/x86/include/asm/msr-index.h", "line":408, "type":"d", }
,{"id":"MSR_IA32_VMX_EXIT_CTLS", "file":"arch/x86/include/asm/msr-index.h", "line":399, "type":"d", }
,{"id":"MSR_IA32_VMX_MISC", "file":"arch/x86/include/asm/msr-index.h", "line":401, "type":"d", }
,{"id":"MSR_IA32_VMX_PINBASED_CTLS", "file":"arch/x86/include/asm/msr-index.h", "line":397, "type":"d", }
,{"id":"MSR_IA32_VMX_PROCBASED_CTLS", "file":"arch/x86/include/asm/msr-index.h", "line":398, "type":"d", }
,{"id":"MSR_IA32_VMX_PROCBASED_CTLS2", "file":"arch/x86/include/asm/msr-index.h", "line":407, "type":"d", }
,{"id":"MSR_IA32_VMX_VMCS_ENUM", "file":"arch/x86/include/asm/msr-index.h", "line":406, "type":"d", }
,{"id":"MSR_IDT_FCR1", "file":"arch/x86/include/asm/msr-index.h", "line":168, "type":"d", }
,{"id":"MSR_IDT_FCR2", "file":"arch/x86/include/asm/msr-index.h", "line":169, "type":"d", }
,{"id":"MSR_IDT_FCR3", "file":"arch/x86/include/asm/msr-index.h", "line":170, "type":"d", }
,{"id":"MSR_IDT_FCR4", "file":"arch/x86/include/asm/msr-index.h", "line":171, "type":"d", }
,{"id":"MSR_IDT_MCR0", "file":"arch/x86/include/asm/msr-index.h", "line":173, "type":"d", }
,{"id":"MSR_IDT_MCR1", "file":"arch/x86/include/asm/msr-index.h", "line":174, "type":"d", }
,{"id":"MSR_IDT_MCR2", "file":"arch/x86/include/asm/msr-index.h", "line":175, "type":"d", }
,{"id":"MSR_IDT_MCR3", "file":"arch/x86/include/asm/msr-index.h", "line":176, "type":"d", }
,{"id":"MSR_IDT_MCR4", "file":"arch/x86/include/asm/msr-index.h", "line":177, "type":"d", }
,{"id":"MSR_IDT_MCR5", "file":"arch/x86/include/asm/msr-index.h", "line":178, "type":"d", }
,{"id":"MSR_IDT_MCR6", "file":"arch/x86/include/asm/msr-index.h", "line":179, "type":"d", }
,];
xr_frag_insert('t/af/8fdec62c11a05b4ad09a49ba2c00824b706f85.xr', __xr_tmp);
