FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2018, NVIDIA CORPORATION.  All rights reserved.
 */

#include <asm/div64.h>

#include "clk.h"

#define div_mask(w) ((1 << (w)) - 1)
/* bench 4016.3.0 ee0b54914525 */
/* bench 4016.3.1 b586c3c5a2aa */
/* bench 4016.3.2 f154266cdac2 */
/* bench 4016.3.3 3e6b0cb02b25 */
/* bench 4016.3.4 0157e8258d9d */
/* bench 4016.3.5 3176440d9f08 */
/* bench 4016.3.6 74c893d25fb4 */

int div_frac_get(unsigned long rate, unsigned parent_rate, u8 width,
		 u8 frac_width, u8 flags)
{
	u64 divider_ux1 = parent_rate;
	int mul;

	if (!rate)
		return 0;

	mul = 1 << frac_width;

/* bench 839.3.0 68dae750de08 */
/* bench 839.3.1 731b47bda2b7 */
/* bench 839.3.2 3a241e5dbd3d */
/* bench 839.3.3 9e6e319b89b1 */
/* bench 839.3.4 6ad74afdbc1c */
/* bench 839.3.5 3a56c38c4fc0 */
/* bench 839.3.6 231ef4508e17 */
	if (flags & TEGRA_DIVIDER_ROUND_UP)
		divider_ux1 += rate - 1;

	do_div(divider_ux1, rate);

	if (flags & TEGRA_DIVIDER_INT)
		divider_ux1 *= mul;

	if (divider_ux1 < mul)
		return 0;

	divider_ux1 -= mul;

	if (divider_ux1 > div_mask(width))
		return div_mask(width);

	return divider_ux1;
}
