// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mvprod_layer_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        matrix_V_address0,
        matrix_V_ce0,
        matrix_V_q0,
        matrix_V_address1,
        matrix_V_ce1,
        matrix_V_q1,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        input_V_address1,
        input_V_ce1,
        input_V_q1,
        result_V_address0,
        result_V_ce0,
        result_V_we0,
        result_V_d0
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_pp0_stage0 = 14'd2;
parameter    ap_ST_fsm_pp0_stage1 = 14'd4;
parameter    ap_ST_fsm_pp0_stage2 = 14'd8;
parameter    ap_ST_fsm_pp0_stage3 = 14'd16;
parameter    ap_ST_fsm_pp0_stage4 = 14'd32;
parameter    ap_ST_fsm_pp0_stage5 = 14'd64;
parameter    ap_ST_fsm_pp0_stage6 = 14'd128;
parameter    ap_ST_fsm_pp0_stage7 = 14'd256;
parameter    ap_ST_fsm_pp0_stage8 = 14'd512;
parameter    ap_ST_fsm_pp0_stage9 = 14'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 14'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 14'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [8:0] matrix_V_address0;
output   matrix_V_ce0;
input  [17:0] matrix_V_q0;
output  [8:0] matrix_V_address1;
output   matrix_V_ce1;
input  [17:0] matrix_V_q1;
output  [4:0] input_V_address0;
output   input_V_ce0;
input  [17:0] input_V_q0;
output  [4:0] input_V_address1;
output   input_V_ce1;
input  [17:0] input_V_q1;
output  [3:0] result_V_address0;
output   result_V_ce0;
output   result_V_we0;
output  [17:0] result_V_d0;

reg ap_done;
reg ap_idle;
reg[8:0] matrix_V_address0;
reg matrix_V_ce0;
reg[8:0] matrix_V_address1;
reg matrix_V_ce1;
reg[4:0] input_V_address0;
reg input_V_ce0;
reg[4:0] input_V_address1;
reg input_V_ce1;
reg result_V_ce0;
reg result_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] tmp_reg_3133;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state15_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] phi_mul_reg_631;
reg   [3:0] m1_reg_662;
reg  signed [17:0] reg_1252;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state16_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state17_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state18_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state19_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg  signed [17:0] reg_1256;
reg  signed [17:0] reg_1260;
reg  signed [17:0] reg_1264;
wire   [34:0] grp_fu_688_p2;
reg   [34:0] reg_1268;
wire   [34:0] grp_fu_691_p2;
reg   [34:0] reg_1272;
wire   [34:0] grp_fu_689_p2;
reg   [34:0] reg_1276;
wire   [34:0] grp_fu_682_p2;
reg   [34:0] reg_1280;
wire   [34:0] grp_fu_680_p2;
reg   [34:0] reg_1284;
wire   [34:0] grp_fu_690_p2;
reg   [34:0] reg_1288;
wire   [34:0] grp_fu_677_p2;
reg   [34:0] reg_1292;
wire   [34:0] grp_fu_678_p2;
reg   [34:0] reg_1296;
wire   [34:0] grp_fu_685_p2;
reg   [34:0] reg_1300;
wire   [7:0] tmp_5_fu_1320_p2;
reg   [7:0] tmp_5_reg_2447;
wire   [7:0] tmp_6_fu_1326_p2;
reg   [7:0] tmp_6_reg_2452;
wire   [7:0] tmp_7_fu_1340_p2;
reg   [7:0] tmp_7_reg_2477;
wire   [7:0] tmp_9_fu_1346_p2;
reg   [7:0] tmp_9_reg_2482;
wire   [7:0] tmp_10_fu_1360_p2;
reg   [7:0] tmp_10_reg_2507;
wire   [7:0] tmp_11_fu_1366_p2;
reg   [7:0] tmp_11_reg_2512;
wire  signed [34:0] OP1_V_cast_fu_1372_p1;
wire  signed [34:0] OP2_V_cast_fu_1377_p1;
wire  signed [34:0] OP1_V_1_fu_1382_p1;
wire  signed [34:0] OP2_V_1_fu_1387_p1;
wire   [7:0] tmp_12_fu_1400_p2;
reg   [7:0] tmp_12_reg_2557;
wire   [7:0] tmp_13_fu_1406_p2;
reg   [7:0] tmp_13_reg_2562;
reg   [17:0] tmp_30_reg_2567;
wire  signed [34:0] OP1_V_2_fu_1422_p1;
wire  signed [34:0] OP2_V_2_fu_1427_p1;
wire  signed [34:0] OP1_V_3_fu_1432_p1;
wire  signed [34:0] OP2_V_3_fu_1437_p1;
wire   [7:0] tmp_14_fu_1450_p2;
reg   [7:0] tmp_14_reg_2612;
wire   [7:0] tmp_15_fu_1456_p2;
reg   [7:0] tmp_15_reg_2617;
reg   [17:0] tmp_31_reg_2622;
wire  signed [34:0] OP1_V_4_fu_1485_p1;
wire  signed [34:0] OP2_V_4_fu_1490_p1;
wire  signed [34:0] OP1_V_5_fu_1495_p1;
wire  signed [34:0] OP2_V_5_fu_1500_p1;
wire   [7:0] tmp_16_fu_1513_p2;
reg   [7:0] tmp_16_reg_2667;
wire   [7:0] tmp_17_fu_1519_p2;
reg   [7:0] tmp_17_reg_2672;
reg   [17:0] tmp_33_reg_2677;
wire  signed [34:0] OP1_V_6_fu_1572_p1;
wire  signed [34:0] OP2_V_6_fu_1577_p1;
wire  signed [34:0] OP1_V_7_fu_1582_p1;
wire  signed [34:0] OP2_V_7_fu_1587_p1;
wire   [7:0] tmp_18_fu_1600_p2;
reg   [7:0] tmp_18_reg_2722;
wire   [7:0] tmp_19_fu_1606_p2;
reg   [7:0] tmp_19_reg_2727;
reg   [17:0] tmp_35_reg_2732;
wire  signed [34:0] OP1_V_8_fu_1659_p1;
wire  signed [34:0] OP2_V_8_fu_1664_p1;
wire  signed [34:0] OP1_V_9_fu_1669_p1;
wire  signed [34:0] OP2_V_9_fu_1674_p1;
wire   [7:0] tmp_20_fu_1687_p2;
reg   [7:0] tmp_20_reg_2777;
wire   [7:0] tmp_21_fu_1693_p2;
reg   [7:0] tmp_21_reg_2782;
reg   [17:0] tmp_37_reg_2787;
wire   [7:0] tmp_22_fu_1774_p2;
reg   [7:0] tmp_22_reg_2832;
wire   [7:0] tmp_23_fu_1780_p2;
reg   [7:0] tmp_23_reg_2837;
wire   [34:0] grp_fu_684_p2;
reg   [34:0] p_Val2_14_s_reg_2842;
reg   [17:0] tmp_39_reg_2847;
wire   [34:0] grp_fu_692_p2;
reg   [34:0] p_Val2_14_10_reg_2852;
wire   [7:0] tmp_24_fu_1861_p2;
reg   [7:0] tmp_24_reg_2897;
wire   [7:0] tmp_25_fu_1867_p2;
reg   [7:0] tmp_25_reg_2902;
wire   [34:0] grp_fu_683_p2;
reg   [34:0] p_Val2_14_11_reg_2907;
reg   [17:0] tmp_41_reg_2912;
wire   [34:0] grp_fu_687_p2;
reg   [34:0] p_Val2_14_12_reg_2917;
wire   [8:0] phi_mul_cast2_fu_1938_p1;
reg   [8:0] phi_mul_cast2_reg_2952;
wire   [8:0] tmp_26_fu_1950_p2;
reg   [8:0] tmp_26_reg_2968;
wire   [8:0] tmp_27_fu_1956_p2;
reg   [8:0] tmp_27_reg_2973;
wire   [34:0] grp_fu_686_p2;
reg   [34:0] p_Val2_14_13_reg_2978;
reg   [17:0] tmp_43_reg_2983;
wire   [34:0] grp_fu_679_p2;
reg   [34:0] p_Val2_14_14_reg_2988;
wire  signed [34:0] OP1_V_15_fu_2007_p1;
wire  signed [34:0] OP2_V_15_fu_2012_p1;
wire  signed [34:0] OP1_V_16_fu_2017_p1;
wire  signed [34:0] OP2_V_16_fu_2022_p1;
wire   [8:0] tmp_28_fu_2035_p2;
reg   [8:0] tmp_28_reg_3033;
wire   [8:0] tmp_29_fu_2040_p2;
reg   [8:0] tmp_29_reg_3038;
wire   [34:0] grp_fu_681_p2;
reg   [34:0] p_Val2_14_15_reg_3043;
reg   [17:0] tmp_45_reg_3048;
wire  signed [34:0] OP1_V_17_fu_2090_p1;
wire  signed [34:0] OP2_V_17_fu_2095_p1;
wire  signed [34:0] OP1_V_18_fu_2100_p1;
wire  signed [34:0] OP2_V_18_fu_2105_p1;
wire   [7:0] next_mul_fu_2110_p2;
reg   [7:0] next_mul_reg_3083;
reg   [17:0] tmp_47_reg_3098;
wire  signed [34:0] OP1_V_19_fu_2170_p1;
wire  signed [34:0] OP2_V_19_fu_2175_p1;
wire  signed [34:0] OP1_V_20_fu_2180_p1;
wire  signed [34:0] OP2_V_20_fu_2185_p1;
wire   [0:0] tmp_fu_2190_p2;
reg   [17:0] tmp_49_reg_3137;
wire  signed [34:0] OP1_V_21_fu_2243_p1;
wire  signed [34:0] OP2_V_21_fu_2248_p1;
wire  signed [34:0] OP1_V_22_fu_2253_p1;
wire  signed [34:0] OP2_V_22_fu_2258_p1;
reg   [17:0] tmp_51_reg_3162;
wire  signed [34:0] OP1_V_23_fu_2310_p1;
wire  signed [34:0] OP2_V_23_fu_2315_p1;
wire  signed [34:0] OP1_V_24_fu_2320_p1;
wire  signed [34:0] OP2_V_24_fu_2325_p1;
reg   [17:0] tmp_53_reg_3187;
reg   [17:0] acc_V_s_reg_3192;
wire   [3:0] m_fu_2429_p2;
reg    rewind_ap_ready;
reg    rewind_ap_ready_reg;
reg    rewind_enable;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_state1;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage4_subdone;
reg   [7:0] ap_phi_mux_phi_mul_phi_fu_635_p6;
wire    ap_block_pp0_stage0;
wire   [63:0] phi_mul_cast_fu_1304_p1;
wire   [63:0] tmp_12_cast_fu_1315_p1;
wire   [63:0] tmp_13_cast_fu_1332_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_14_cast_fu_1336_p1;
wire   [63:0] tmp_15_cast_fu_1352_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_16_cast_fu_1356_p1;
wire   [63:0] tmp_17_cast_fu_1392_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_18_cast_fu_1396_p1;
wire   [63:0] tmp_19_cast_fu_1442_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_20_cast_fu_1446_p1;
wire   [63:0] tmp_21_cast_fu_1505_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_22_cast_fu_1509_p1;
wire   [63:0] tmp_23_cast_fu_1592_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_24_cast_fu_1596_p1;
wire   [63:0] tmp_25_cast_fu_1679_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_26_cast_fu_1683_p1;
wire   [63:0] tmp_27_cast_fu_1766_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] tmp_28_cast_fu_1770_p1;
wire   [63:0] tmp_29_cast_fu_1853_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] tmp_30_cast_fu_1857_p1;
wire   [63:0] tmp_31_cast_fu_1942_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] tmp_32_cast_fu_1946_p1;
wire   [63:0] tmp_33_cast_fu_2027_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] tmp_34_cast_fu_2031_p1;
wire   [63:0] tmp_35_cast_fu_2116_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] tmp_36_cast_fu_2120_p1;
wire   [63:0] tmp_s_fu_2424_p1;
reg  signed [17:0] grp_fu_677_p0;
reg  signed [17:0] grp_fu_677_p1;
reg  signed [17:0] grp_fu_678_p0;
reg  signed [17:0] grp_fu_678_p1;
reg  signed [17:0] grp_fu_680_p0;
reg  signed [17:0] grp_fu_680_p1;
reg  signed [17:0] grp_fu_681_p0;
reg  signed [17:0] grp_fu_681_p1;
reg  signed [17:0] grp_fu_682_p0;
reg  signed [17:0] grp_fu_682_p1;
reg  signed [17:0] grp_fu_685_p0;
reg  signed [17:0] grp_fu_685_p1;
reg  signed [17:0] grp_fu_688_p0;
reg  signed [17:0] grp_fu_688_p1;
reg  signed [17:0] grp_fu_689_p0;
reg  signed [17:0] grp_fu_689_p1;
reg  signed [17:0] grp_fu_690_p0;
reg  signed [17:0] grp_fu_690_p1;
reg  signed [17:0] grp_fu_691_p0;
reg  signed [17:0] grp_fu_691_p1;
wire   [7:0] tmp_4_fu_1309_p2;
wire   [34:0] tmp_41_1_fu_1462_p3;
wire   [34:0] p_Val2_15_1_fu_1469_p2;
wire   [34:0] tmp_41_2_fu_1525_p3;
wire   [34:0] p_Val2_15_2_fu_1532_p2;
wire   [17:0] tmp_32_fu_1538_p4;
wire   [34:0] tmp_41_3_fu_1548_p3;
wire   [34:0] p_Val2_15_3_fu_1556_p2;
wire   [34:0] tmp_41_4_fu_1612_p3;
wire   [34:0] p_Val2_15_4_fu_1619_p2;
wire   [17:0] tmp_34_fu_1625_p4;
wire   [34:0] tmp_41_5_fu_1635_p3;
wire   [34:0] p_Val2_15_5_fu_1643_p2;
wire   [34:0] tmp_41_6_fu_1699_p3;
wire   [34:0] p_Val2_15_6_fu_1706_p2;
wire   [17:0] tmp_36_fu_1712_p4;
wire   [34:0] tmp_41_7_fu_1722_p3;
wire   [34:0] p_Val2_15_7_fu_1730_p2;
wire   [34:0] tmp_41_8_fu_1786_p3;
wire   [34:0] p_Val2_15_8_fu_1793_p2;
wire   [17:0] tmp_38_fu_1799_p4;
wire   [34:0] tmp_41_9_fu_1809_p3;
wire   [34:0] p_Val2_15_9_fu_1817_p2;
wire   [34:0] tmp_41_s_fu_1873_p3;
wire   [34:0] p_Val2_15_s_fu_1880_p2;
wire   [17:0] tmp_40_fu_1885_p4;
wire   [34:0] tmp_41_10_fu_1895_p3;
wire   [34:0] p_Val2_15_10_fu_1903_p2;
wire   [34:0] tmp_41_11_fu_1962_p3;
wire   [34:0] p_Val2_15_11_fu_1969_p2;
wire   [17:0] tmp_42_fu_1974_p4;
wire   [34:0] tmp_41_12_fu_1984_p3;
wire   [34:0] p_Val2_15_12_fu_1992_p2;
wire   [34:0] tmp_41_13_fu_2045_p3;
wire   [34:0] p_Val2_15_13_fu_2052_p2;
wire   [17:0] tmp_44_fu_2057_p4;
wire   [34:0] tmp_41_14_fu_2067_p3;
wire   [34:0] p_Val2_15_14_fu_2075_p2;
wire   [34:0] tmp_41_15_fu_2124_p3;
wire   [34:0] p_Val2_15_15_fu_2131_p2;
wire   [17:0] tmp_46_fu_2136_p4;
wire   [34:0] tmp_41_16_fu_2146_p3;
wire   [34:0] p_Val2_15_16_fu_2154_p2;
wire   [34:0] tmp_41_17_fu_2196_p3;
wire   [34:0] p_Val2_15_17_fu_2203_p2;
wire   [17:0] tmp_48_fu_2209_p4;
wire   [34:0] tmp_41_18_fu_2219_p3;
wire   [34:0] p_Val2_15_18_fu_2227_p2;
wire   [34:0] tmp_41_19_fu_2263_p3;
wire   [34:0] p_Val2_15_19_fu_2270_p2;
wire   [17:0] tmp_50_fu_2276_p4;
wire   [34:0] tmp_41_20_fu_2286_p3;
wire   [34:0] p_Val2_15_20_fu_2294_p2;
wire   [34:0] tmp_41_21_fu_2330_p3;
wire   [34:0] p_Val2_15_21_fu_2337_p2;
wire   [17:0] tmp_52_fu_2343_p4;
wire   [34:0] tmp_41_22_fu_2353_p3;
wire   [34:0] p_Val2_15_22_fu_2361_p2;
wire   [34:0] tmp_41_23_fu_2377_p3;
wire   [34:0] p_Val2_15_23_fu_2384_p2;
wire   [17:0] tmp_54_fu_2390_p4;
wire   [34:0] tmp_41_24_fu_2400_p3;
wire   [34:0] p_Val2_15_24_fu_2408_p2;
reg    grp_fu_677_ce;
reg    grp_fu_678_ce;
reg    grp_fu_679_ce;
reg    grp_fu_680_ce;
reg    grp_fu_681_ce;
reg    grp_fu_682_ce;
reg    grp_fu_683_ce;
reg    grp_fu_684_ce;
reg    grp_fu_685_ce;
reg    grp_fu_686_ce;
reg    grp_fu_687_ce;
reg    grp_fu_688_ce;
reg    grp_fu_689_ce;
reg    grp_fu_690_ce;
reg    grp_fu_691_ce;
reg    grp_fu_692_ce;
reg   [13:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_623;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 rewind_ap_ready_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U458(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_677_p0),
    .din1(grp_fu_677_p1),
    .ce(grp_fu_677_ce),
    .dout(grp_fu_677_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U459(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_678_p0),
    .din1(grp_fu_678_p1),
    .ce(grp_fu_678_ce),
    .dout(grp_fu_678_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U460(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1260),
    .din1(reg_1264),
    .ce(grp_fu_679_ce),
    .dout(grp_fu_679_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U461(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_680_p0),
    .din1(grp_fu_680_p1),
    .ce(grp_fu_680_ce),
    .dout(grp_fu_680_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U462(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_681_p0),
    .din1(grp_fu_681_p1),
    .ce(grp_fu_681_ce),
    .dout(grp_fu_681_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U463(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_682_p0),
    .din1(grp_fu_682_p1),
    .ce(grp_fu_682_ce),
    .dout(grp_fu_682_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U464(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1252),
    .din1(reg_1256),
    .ce(grp_fu_683_ce),
    .dout(grp_fu_683_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U465(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1252),
    .din1(reg_1256),
    .ce(grp_fu_684_ce),
    .dout(grp_fu_684_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U466(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_685_p0),
    .din1(grp_fu_685_p1),
    .ce(grp_fu_685_ce),
    .dout(grp_fu_685_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U467(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1252),
    .din1(reg_1256),
    .ce(grp_fu_686_ce),
    .dout(grp_fu_686_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U468(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1260),
    .din1(reg_1264),
    .ce(grp_fu_687_ce),
    .dout(grp_fu_687_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U469(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_688_p0),
    .din1(grp_fu_688_p1),
    .ce(grp_fu_688_ce),
    .dout(grp_fu_688_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U470(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_689_p0),
    .din1(grp_fu_689_p1),
    .ce(grp_fu_689_ce),
    .dout(grp_fu_689_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U471(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_690_p0),
    .din1(grp_fu_690_p1),
    .ce(grp_fu_690_ce),
    .dout(grp_fu_690_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U472(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_691_p0),
    .din1(grp_fu_691_p1),
    .ce(grp_fu_691_ce),
    .dout(grp_fu_691_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U473(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1260),
    .din1(reg_1264),
    .ce(grp_fu_692_ce),
    .dout(grp_fu_692_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_reg_3133 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= rewind_enable;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rewind_ap_ready_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (ap_start == 1'b1))) begin
            rewind_ap_ready_reg <= rewind_ap_ready;
        end else begin
            rewind_ap_ready_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_3133 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        m1_reg_662 <= m_fu_2429_p2;
    end else if ((((tmp_reg_3133 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        m1_reg_662 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3133 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_mul_reg_631 <= next_mul_reg_3083;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3133 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        phi_mul_reg_631 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        acc_V_s_reg_3192 <= {{p_Val2_15_24_fu_2408_p2[34:17]}};
        tmp_12_reg_2557 <= tmp_12_fu_1400_p2;
        tmp_13_reg_2562 <= tmp_13_fu_1406_p2;
        tmp_30_reg_2567 <= {{grp_fu_681_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        next_mul_reg_3083 <= next_mul_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        p_Val2_14_10_reg_2852 <= grp_fu_692_p2;
        p_Val2_14_s_reg_2842 <= grp_fu_684_p2;
        tmp_22_reg_2832 <= tmp_22_fu_1774_p2;
        tmp_23_reg_2837 <= tmp_23_fu_1780_p2;
        tmp_39_reg_2847 <= {{p_Val2_15_9_fu_1817_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        p_Val2_14_11_reg_2907 <= grp_fu_683_p2;
        p_Val2_14_12_reg_2917 <= grp_fu_687_p2;
        tmp_24_reg_2897 <= tmp_24_fu_1861_p2;
        tmp_25_reg_2902 <= tmp_25_fu_1867_p2;
        tmp_41_reg_2912 <= {{p_Val2_15_10_fu_1903_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        p_Val2_14_13_reg_2978 <= grp_fu_686_p2;
        p_Val2_14_14_reg_2988 <= grp_fu_679_p2;
        phi_mul_cast2_reg_2952[7 : 0] <= phi_mul_cast2_fu_1938_p1[7 : 0];
        tmp_26_reg_2968 <= tmp_26_fu_1950_p2;
        tmp_27_reg_2973 <= tmp_27_fu_1956_p2;
        tmp_43_reg_2983 <= {{p_Val2_15_12_fu_1992_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_Val2_14_15_reg_3043 <= grp_fu_681_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1252 <= input_V_q0;
        reg_1256 <= matrix_V_q0;
        reg_1260 <= input_V_q1;
        reg_1264 <= matrix_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_1268 <= grp_fu_688_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_1272 <= grp_fu_691_p2;
        reg_1276 <= grp_fu_689_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1280 <= grp_fu_682_p2;
        reg_1284 <= grp_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_1288 <= grp_fu_690_p2;
        reg_1292 <= grp_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_1296 <= grp_fu_678_p2;
        reg_1300 <= grp_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_10_reg_2507 <= tmp_10_fu_1360_p2;
        tmp_11_reg_2512 <= tmp_11_fu_1366_p2;
        tmp_53_reg_3187 <= {{p_Val2_15_22_fu_2361_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_14_reg_2612 <= tmp_14_fu_1450_p2;
        tmp_15_reg_2617 <= tmp_15_fu_1456_p2;
        tmp_31_reg_2622 <= {{p_Val2_15_1_fu_1469_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        tmp_16_reg_2667 <= tmp_16_fu_1513_p2;
        tmp_17_reg_2672 <= tmp_17_fu_1519_p2;
        tmp_33_reg_2677 <= {{p_Val2_15_3_fu_1556_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        tmp_18_reg_2722 <= tmp_18_fu_1600_p2;
        tmp_19_reg_2727 <= tmp_19_fu_1606_p2;
        tmp_35_reg_2732 <= {{p_Val2_15_5_fu_1643_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_20_reg_2777 <= tmp_20_fu_1687_p2;
        tmp_21_reg_2782 <= tmp_21_fu_1693_p2;
        tmp_37_reg_2787 <= {{p_Val2_15_7_fu_1730_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_28_reg_3033 <= tmp_28_fu_2035_p2;
        tmp_29_reg_3038 <= tmp_29_fu_2040_p2;
        tmp_45_reg_3048 <= {{p_Val2_15_14_fu_2075_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_47_reg_3098 <= {{p_Val2_15_16_fu_2154_p2[34:17]}};
        tmp_reg_3133 <= tmp_fu_2190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_49_reg_3137 <= {{p_Val2_15_18_fu_2227_p2[34:17]}};
        tmp_5_reg_2447 <= tmp_5_fu_1320_p2;
        tmp_6_reg_2452 <= tmp_6_fu_1326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_51_reg_3162 <= {{p_Val2_15_20_fu_2294_p2[34:17]}};
        tmp_7_reg_2477 <= tmp_7_fu_1340_p2;
        tmp_9_reg_2482 <= tmp_9_fu_1346_p2;
    end
end

always @ (*) begin
    if (((tmp_reg_3133 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = rewind_enable;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_623)) begin
        if ((tmp_reg_3133 == 1'd1)) begin
            ap_phi_mux_phi_mul_phi_fu_635_p6 = 8'd0;
        end else if ((tmp_reg_3133 == 1'd0)) begin
            ap_phi_mux_phi_mul_phi_fu_635_p6 = next_mul_reg_3083;
        end else begin
            ap_phi_mux_phi_mul_phi_fu_635_p6 = phi_mul_reg_631;
        end
    end else begin
        ap_phi_mux_phi_mul_phi_fu_635_p6 = phi_mul_reg_631;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        grp_fu_677_ce = 1'b1;
    end else begin
        grp_fu_677_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_677_p0 = OP1_V_22_fu_2253_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_677_p0 = OP1_V_7_fu_1582_p1;
    end else begin
        grp_fu_677_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_677_p1 = OP2_V_22_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_677_p1 = OP2_V_7_fu_1587_p1;
    end else begin
        grp_fu_677_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_678_ce = 1'b1;
    end else begin
        grp_fu_678_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_678_p0 = OP1_V_23_fu_2310_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_678_p0 = OP1_V_8_fu_1659_p1;
    end else begin
        grp_fu_678_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_678_p1 = OP2_V_23_fu_2315_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_678_p1 = OP2_V_8_fu_1664_p1;
    end else begin
        grp_fu_678_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        grp_fu_679_ce = 1'b1;
    end else begin
        grp_fu_679_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        grp_fu_680_ce = 1'b1;
    end else begin
        grp_fu_680_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_680_p0 = OP1_V_20_fu_2180_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_680_p0 = OP1_V_5_fu_1495_p1;
        end else begin
            grp_fu_680_p0 = 'bx;
        end
    end else begin
        grp_fu_680_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_680_p1 = OP2_V_20_fu_2185_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_680_p1 = OP2_V_5_fu_1500_p1;
        end else begin
            grp_fu_680_p1 = 'bx;
        end
    end else begin
        grp_fu_680_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_681_ce = 1'b1;
    end else begin
        grp_fu_681_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_681_p0 = OP1_V_15_fu_2007_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_681_p0 = OP1_V_cast_fu_1372_p1;
        end else begin
            grp_fu_681_p0 = 'bx;
        end
    end else begin
        grp_fu_681_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_681_p1 = OP2_V_15_fu_2012_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_681_p1 = OP2_V_cast_fu_1377_p1;
        end else begin
            grp_fu_681_p1 = 'bx;
        end
    end else begin
        grp_fu_681_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        grp_fu_682_ce = 1'b1;
    end else begin
        grp_fu_682_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_682_p0 = OP1_V_19_fu_2170_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_682_p0 = OP1_V_4_fu_1485_p1;
        end else begin
            grp_fu_682_p0 = 'bx;
        end
    end else begin
        grp_fu_682_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_682_p1 = OP2_V_19_fu_2175_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_682_p1 = OP2_V_4_fu_1490_p1;
        end else begin
            grp_fu_682_p1 = 'bx;
        end
    end else begin
        grp_fu_682_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)))) begin
        grp_fu_683_ce = 1'b1;
    end else begin
        grp_fu_683_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        grp_fu_684_ce = 1'b1;
    end else begin
        grp_fu_684_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_685_ce = 1'b1;
    end else begin
        grp_fu_685_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_685_p0 = OP1_V_24_fu_2320_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_685_p0 = OP1_V_9_fu_1669_p1;
    end else begin
        grp_fu_685_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_685_p1 = OP2_V_24_fu_2325_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_685_p1 = OP2_V_9_fu_1674_p1;
    end else begin
        grp_fu_685_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        grp_fu_686_ce = 1'b1;
    end else begin
        grp_fu_686_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)))) begin
        grp_fu_687_ce = 1'b1;
    end else begin
        grp_fu_687_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_688_ce = 1'b1;
    end else begin
        grp_fu_688_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_688_p0 = OP1_V_16_fu_2017_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_688_p0 = OP1_V_1_fu_1382_p1;
        end else begin
            grp_fu_688_p0 = 'bx;
        end
    end else begin
        grp_fu_688_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_688_p1 = OP2_V_16_fu_2022_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_688_p1 = OP2_V_1_fu_1387_p1;
        end else begin
            grp_fu_688_p1 = 'bx;
        end
    end else begin
        grp_fu_688_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_689_ce = 1'b1;
    end else begin
        grp_fu_689_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_689_p0 = OP1_V_18_fu_2100_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_689_p0 = OP1_V_3_fu_1432_p1;
        end else begin
            grp_fu_689_p0 = 'bx;
        end
    end else begin
        grp_fu_689_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_689_p1 = OP2_V_18_fu_2105_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_689_p1 = OP2_V_3_fu_1437_p1;
        end else begin
            grp_fu_689_p1 = 'bx;
        end
    end else begin
        grp_fu_689_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        grp_fu_690_ce = 1'b1;
    end else begin
        grp_fu_690_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_690_p0 = OP1_V_21_fu_2243_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_690_p0 = OP1_V_6_fu_1572_p1;
    end else begin
        grp_fu_690_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_690_p1 = OP2_V_21_fu_2248_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_690_p1 = OP2_V_6_fu_1577_p1;
    end else begin
        grp_fu_690_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_691_ce = 1'b1;
    end else begin
        grp_fu_691_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_691_p0 = OP1_V_17_fu_2090_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_691_p0 = OP1_V_2_fu_1422_p1;
        end else begin
            grp_fu_691_p0 = 'bx;
        end
    end else begin
        grp_fu_691_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_691_p1 = OP2_V_17_fu_2095_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_691_p1 = OP2_V_2_fu_1427_p1;
        end else begin
            grp_fu_691_p1 = 'bx;
        end
    end else begin
        grp_fu_691_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        grp_fu_692_ce = 1'b1;
    end else begin
        grp_fu_692_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            input_V_address0 = 64'd24;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            input_V_address0 = 64'd22;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            input_V_address0 = 64'd20;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            input_V_address0 = 64'd18;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            input_V_address0 = 64'd16;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            input_V_address0 = 64'd14;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            input_V_address0 = 64'd12;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            input_V_address0 = 64'd10;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_V_address0 = 64'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_V_address0 = 64'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_V_address0 = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_V_address0 = 64'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_V_address0 = 64'd0;
        end else begin
            input_V_address0 = 'bx;
        end
    end else begin
        input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            input_V_address1 = 64'd25;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            input_V_address1 = 64'd23;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            input_V_address1 = 64'd21;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            input_V_address1 = 64'd19;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            input_V_address1 = 64'd17;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            input_V_address1 = 64'd15;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            input_V_address1 = 64'd13;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            input_V_address1 = 64'd11;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_V_address1 = 64'd9;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_V_address1 = 64'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_V_address1 = 64'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_V_address1 = 64'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_V_address1 = 64'd1;
        end else begin
            input_V_address1 = 'bx;
        end
    end else begin
        input_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_V_ce1 = 1'b1;
    end else begin
        input_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3133 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            matrix_V_address0 = tmp_35_cast_fu_2116_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            matrix_V_address0 = tmp_33_cast_fu_2027_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            matrix_V_address0 = tmp_31_cast_fu_1942_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            matrix_V_address0 = tmp_29_cast_fu_1853_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            matrix_V_address0 = tmp_27_cast_fu_1766_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matrix_V_address0 = tmp_25_cast_fu_1679_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matrix_V_address0 = tmp_23_cast_fu_1592_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matrix_V_address0 = tmp_21_cast_fu_1505_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matrix_V_address0 = tmp_19_cast_fu_1442_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matrix_V_address0 = tmp_17_cast_fu_1392_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matrix_V_address0 = tmp_15_cast_fu_1352_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matrix_V_address0 = tmp_13_cast_fu_1332_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matrix_V_address0 = phi_mul_cast_fu_1304_p1;
        end else begin
            matrix_V_address0 = 'bx;
        end
    end else begin
        matrix_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            matrix_V_address1 = tmp_36_cast_fu_2120_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            matrix_V_address1 = tmp_34_cast_fu_2031_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            matrix_V_address1 = tmp_32_cast_fu_1946_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            matrix_V_address1 = tmp_30_cast_fu_1857_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            matrix_V_address1 = tmp_28_cast_fu_1770_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matrix_V_address1 = tmp_26_cast_fu_1683_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matrix_V_address1 = tmp_24_cast_fu_1596_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matrix_V_address1 = tmp_22_cast_fu_1509_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matrix_V_address1 = tmp_20_cast_fu_1446_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matrix_V_address1 = tmp_18_cast_fu_1396_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matrix_V_address1 = tmp_16_cast_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matrix_V_address1 = tmp_14_cast_fu_1336_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matrix_V_address1 = tmp_12_cast_fu_1315_p1;
        end else begin
            matrix_V_address1 = 'bx;
        end
    end else begin
        matrix_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrix_V_ce0 = 1'b1;
    end else begin
        matrix_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matrix_V_ce1 = 1'b1;
    end else begin
        matrix_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        result_V_ce0 = 1'b1;
    end else begin
        result_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        result_V_we0 = 1'b1;
    end else begin
        result_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b1) | ((tmp_fu_2190_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        rewind_ap_ready = 1'b1;
    end else begin
        rewind_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b0) & (ap_start == 1'b1))) begin
        rewind_enable = 1'b1;
    end else begin
        rewind_enable = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_15_fu_2007_p1 = reg_1252;

assign OP1_V_16_fu_2017_p1 = reg_1260;

assign OP1_V_17_fu_2090_p1 = reg_1252;

assign OP1_V_18_fu_2100_p1 = reg_1260;

assign OP1_V_19_fu_2170_p1 = reg_1252;

assign OP1_V_1_fu_1382_p1 = reg_1260;

assign OP1_V_20_fu_2180_p1 = reg_1260;

assign OP1_V_21_fu_2243_p1 = reg_1252;

assign OP1_V_22_fu_2253_p1 = reg_1260;

assign OP1_V_23_fu_2310_p1 = reg_1252;

assign OP1_V_24_fu_2320_p1 = reg_1260;

assign OP1_V_2_fu_1422_p1 = reg_1252;

assign OP1_V_3_fu_1432_p1 = reg_1260;

assign OP1_V_4_fu_1485_p1 = reg_1252;

assign OP1_V_5_fu_1495_p1 = reg_1260;

assign OP1_V_6_fu_1572_p1 = reg_1252;

assign OP1_V_7_fu_1582_p1 = reg_1260;

assign OP1_V_8_fu_1659_p1 = reg_1252;

assign OP1_V_9_fu_1669_p1 = reg_1260;

assign OP1_V_cast_fu_1372_p1 = reg_1252;

assign OP2_V_15_fu_2012_p1 = reg_1256;

assign OP2_V_16_fu_2022_p1 = reg_1264;

assign OP2_V_17_fu_2095_p1 = reg_1256;

assign OP2_V_18_fu_2105_p1 = reg_1264;

assign OP2_V_19_fu_2175_p1 = reg_1256;

assign OP2_V_1_fu_1387_p1 = reg_1264;

assign OP2_V_20_fu_2185_p1 = reg_1264;

assign OP2_V_21_fu_2248_p1 = reg_1256;

assign OP2_V_22_fu_2258_p1 = reg_1264;

assign OP2_V_23_fu_2315_p1 = reg_1256;

assign OP2_V_24_fu_2325_p1 = reg_1264;

assign OP2_V_2_fu_1427_p1 = reg_1256;

assign OP2_V_3_fu_1437_p1 = reg_1264;

assign OP2_V_4_fu_1490_p1 = reg_1256;

assign OP2_V_5_fu_1500_p1 = reg_1264;

assign OP2_V_6_fu_1577_p1 = reg_1256;

assign OP2_V_7_fu_1587_p1 = reg_1264;

assign OP2_V_8_fu_1664_p1 = reg_1256;

assign OP2_V_9_fu_1674_p1 = reg_1264;

assign OP2_V_cast_fu_1377_p1 = reg_1256;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_623 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign m_fu_2429_p2 = (m1_reg_662 + 4'd1);

assign next_mul_fu_2110_p2 = (phi_mul_reg_631 + 8'd26);

assign p_Val2_15_10_fu_1903_p2 = (p_Val2_14_10_reg_2852 + tmp_41_10_fu_1895_p3);

assign p_Val2_15_11_fu_1969_p2 = (p_Val2_14_11_reg_2907 + tmp_41_11_fu_1962_p3);

assign p_Val2_15_12_fu_1992_p2 = (p_Val2_14_12_reg_2917 + tmp_41_12_fu_1984_p3);

assign p_Val2_15_13_fu_2052_p2 = (p_Val2_14_13_reg_2978 + tmp_41_13_fu_2045_p3);

assign p_Val2_15_14_fu_2075_p2 = (p_Val2_14_14_reg_2988 + tmp_41_14_fu_2067_p3);

assign p_Val2_15_15_fu_2131_p2 = (p_Val2_14_15_reg_3043 + tmp_41_15_fu_2124_p3);

assign p_Val2_15_16_fu_2154_p2 = (reg_1268 + tmp_41_16_fu_2146_p3);

assign p_Val2_15_17_fu_2203_p2 = (reg_1272 + tmp_41_17_fu_2196_p3);

assign p_Val2_15_18_fu_2227_p2 = (reg_1276 + tmp_41_18_fu_2219_p3);

assign p_Val2_15_19_fu_2270_p2 = (reg_1280 + tmp_41_19_fu_2263_p3);

assign p_Val2_15_1_fu_1469_p2 = (reg_1268 + tmp_41_1_fu_1462_p3);

assign p_Val2_15_20_fu_2294_p2 = (reg_1284 + tmp_41_20_fu_2286_p3);

assign p_Val2_15_21_fu_2337_p2 = (reg_1288 + tmp_41_21_fu_2330_p3);

assign p_Val2_15_22_fu_2361_p2 = (reg_1292 + tmp_41_22_fu_2353_p3);

assign p_Val2_15_23_fu_2384_p2 = (reg_1296 + tmp_41_23_fu_2377_p3);

assign p_Val2_15_24_fu_2408_p2 = (reg_1300 + tmp_41_24_fu_2400_p3);

assign p_Val2_15_2_fu_1532_p2 = (reg_1272 + tmp_41_2_fu_1525_p3);

assign p_Val2_15_3_fu_1556_p2 = (reg_1276 + tmp_41_3_fu_1548_p3);

assign p_Val2_15_4_fu_1619_p2 = (reg_1280 + tmp_41_4_fu_1612_p3);

assign p_Val2_15_5_fu_1643_p2 = (reg_1284 + tmp_41_5_fu_1635_p3);

assign p_Val2_15_6_fu_1706_p2 = (reg_1288 + tmp_41_6_fu_1699_p3);

assign p_Val2_15_7_fu_1730_p2 = (reg_1292 + tmp_41_7_fu_1722_p3);

assign p_Val2_15_8_fu_1793_p2 = (reg_1296 + tmp_41_8_fu_1786_p3);

assign p_Val2_15_9_fu_1817_p2 = (reg_1300 + tmp_41_9_fu_1809_p3);

assign p_Val2_15_s_fu_1880_p2 = (p_Val2_14_s_reg_2842 + tmp_41_s_fu_1873_p3);

assign phi_mul_cast2_fu_1938_p1 = phi_mul_reg_631;

assign phi_mul_cast_fu_1304_p1 = ap_phi_mux_phi_mul_phi_fu_635_p6;

assign result_V_address0 = tmp_s_fu_2424_p1;

assign result_V_d0 = acc_V_s_reg_3192;

assign tmp_10_fu_1360_p2 = (phi_mul_reg_631 + 8'd6);

assign tmp_11_fu_1366_p2 = (phi_mul_reg_631 + 8'd7);

assign tmp_12_cast_fu_1315_p1 = tmp_4_fu_1309_p2;

assign tmp_12_fu_1400_p2 = (phi_mul_reg_631 + 8'd8);

assign tmp_13_cast_fu_1332_p1 = tmp_5_reg_2447;

assign tmp_13_fu_1406_p2 = (phi_mul_reg_631 + 8'd9);

assign tmp_14_cast_fu_1336_p1 = tmp_6_reg_2452;

assign tmp_14_fu_1450_p2 = (phi_mul_reg_631 + 8'd10);

assign tmp_15_cast_fu_1352_p1 = tmp_7_reg_2477;

assign tmp_15_fu_1456_p2 = (phi_mul_reg_631 + 8'd11);

assign tmp_16_cast_fu_1356_p1 = tmp_9_reg_2482;

assign tmp_16_fu_1513_p2 = (phi_mul_reg_631 + 8'd12);

assign tmp_17_cast_fu_1392_p1 = tmp_10_reg_2507;

assign tmp_17_fu_1519_p2 = (phi_mul_reg_631 + 8'd13);

assign tmp_18_cast_fu_1396_p1 = tmp_11_reg_2512;

assign tmp_18_fu_1600_p2 = (phi_mul_reg_631 + 8'd14);

assign tmp_19_cast_fu_1442_p1 = tmp_12_reg_2557;

assign tmp_19_fu_1606_p2 = (phi_mul_reg_631 + 8'd15);

assign tmp_20_cast_fu_1446_p1 = tmp_13_reg_2562;

assign tmp_20_fu_1687_p2 = (phi_mul_reg_631 + 8'd16);

assign tmp_21_cast_fu_1505_p1 = tmp_14_reg_2612;

assign tmp_21_fu_1693_p2 = (phi_mul_reg_631 + 8'd17);

assign tmp_22_cast_fu_1509_p1 = tmp_15_reg_2617;

assign tmp_22_fu_1774_p2 = (phi_mul_reg_631 + 8'd18);

assign tmp_23_cast_fu_1592_p1 = tmp_16_reg_2667;

assign tmp_23_fu_1780_p2 = (phi_mul_reg_631 + 8'd19);

assign tmp_24_cast_fu_1596_p1 = tmp_17_reg_2672;

assign tmp_24_fu_1861_p2 = (phi_mul_reg_631 + 8'd20);

assign tmp_25_cast_fu_1679_p1 = tmp_18_reg_2722;

assign tmp_25_fu_1867_p2 = (phi_mul_reg_631 + 8'd21);

assign tmp_26_cast_fu_1683_p1 = tmp_19_reg_2727;

assign tmp_26_fu_1950_p2 = (phi_mul_cast2_fu_1938_p1 + 9'd22);

assign tmp_27_cast_fu_1766_p1 = tmp_20_reg_2777;

assign tmp_27_fu_1956_p2 = (phi_mul_cast2_fu_1938_p1 + 9'd23);

assign tmp_28_cast_fu_1770_p1 = tmp_21_reg_2782;

assign tmp_28_fu_2035_p2 = (phi_mul_cast2_reg_2952 + 9'd24);

assign tmp_29_cast_fu_1853_p1 = tmp_22_reg_2832;

assign tmp_29_fu_2040_p2 = (phi_mul_cast2_reg_2952 + 9'd25);

assign tmp_30_cast_fu_1857_p1 = tmp_23_reg_2837;

assign tmp_31_cast_fu_1942_p1 = tmp_24_reg_2897;

assign tmp_32_cast_fu_1946_p1 = tmp_25_reg_2902;

assign tmp_32_fu_1538_p4 = {{p_Val2_15_2_fu_1532_p2[34:17]}};

assign tmp_33_cast_fu_2027_p1 = tmp_26_reg_2968;

assign tmp_34_cast_fu_2031_p1 = tmp_27_reg_2973;

assign tmp_34_fu_1625_p4 = {{p_Val2_15_4_fu_1619_p2[34:17]}};

assign tmp_35_cast_fu_2116_p1 = tmp_28_reg_3033;

assign tmp_36_cast_fu_2120_p1 = tmp_29_reg_3038;

assign tmp_36_fu_1712_p4 = {{p_Val2_15_6_fu_1706_p2[34:17]}};

assign tmp_38_fu_1799_p4 = {{p_Val2_15_8_fu_1793_p2[34:17]}};

assign tmp_40_fu_1885_p4 = {{p_Val2_15_s_fu_1880_p2[34:17]}};

assign tmp_41_10_fu_1895_p3 = {{tmp_40_fu_1885_p4}, {17'd0}};

assign tmp_41_11_fu_1962_p3 = {{tmp_41_reg_2912}, {17'd0}};

assign tmp_41_12_fu_1984_p3 = {{tmp_42_fu_1974_p4}, {17'd0}};

assign tmp_41_13_fu_2045_p3 = {{tmp_43_reg_2983}, {17'd0}};

assign tmp_41_14_fu_2067_p3 = {{tmp_44_fu_2057_p4}, {17'd0}};

assign tmp_41_15_fu_2124_p3 = {{tmp_45_reg_3048}, {17'd0}};

assign tmp_41_16_fu_2146_p3 = {{tmp_46_fu_2136_p4}, {17'd0}};

assign tmp_41_17_fu_2196_p3 = {{tmp_47_reg_3098}, {17'd0}};

assign tmp_41_18_fu_2219_p3 = {{tmp_48_fu_2209_p4}, {17'd0}};

assign tmp_41_19_fu_2263_p3 = {{tmp_49_reg_3137}, {17'd0}};

assign tmp_41_1_fu_1462_p3 = {{tmp_30_reg_2567}, {17'd0}};

assign tmp_41_20_fu_2286_p3 = {{tmp_50_fu_2276_p4}, {17'd0}};

assign tmp_41_21_fu_2330_p3 = {{tmp_51_reg_3162}, {17'd0}};

assign tmp_41_22_fu_2353_p3 = {{tmp_52_fu_2343_p4}, {17'd0}};

assign tmp_41_23_fu_2377_p3 = {{tmp_53_reg_3187}, {17'd0}};

assign tmp_41_24_fu_2400_p3 = {{tmp_54_fu_2390_p4}, {17'd0}};

assign tmp_41_2_fu_1525_p3 = {{tmp_31_reg_2622}, {17'd0}};

assign tmp_41_3_fu_1548_p3 = {{tmp_32_fu_1538_p4}, {17'd0}};

assign tmp_41_4_fu_1612_p3 = {{tmp_33_reg_2677}, {17'd0}};

assign tmp_41_5_fu_1635_p3 = {{tmp_34_fu_1625_p4}, {17'd0}};

assign tmp_41_6_fu_1699_p3 = {{tmp_35_reg_2732}, {17'd0}};

assign tmp_41_7_fu_1722_p3 = {{tmp_36_fu_1712_p4}, {17'd0}};

assign tmp_41_8_fu_1786_p3 = {{tmp_37_reg_2787}, {17'd0}};

assign tmp_41_9_fu_1809_p3 = {{tmp_38_fu_1799_p4}, {17'd0}};

assign tmp_41_s_fu_1873_p3 = {{tmp_39_reg_2847}, {17'd0}};

assign tmp_42_fu_1974_p4 = {{p_Val2_15_11_fu_1969_p2[34:17]}};

assign tmp_44_fu_2057_p4 = {{p_Val2_15_13_fu_2052_p2[34:17]}};

assign tmp_46_fu_2136_p4 = {{p_Val2_15_15_fu_2131_p2[34:17]}};

assign tmp_48_fu_2209_p4 = {{p_Val2_15_17_fu_2203_p2[34:17]}};

assign tmp_4_fu_1309_p2 = (ap_phi_mux_phi_mul_phi_fu_635_p6 | 8'd1);

assign tmp_50_fu_2276_p4 = {{p_Val2_15_19_fu_2270_p2[34:17]}};

assign tmp_52_fu_2343_p4 = {{p_Val2_15_21_fu_2337_p2[34:17]}};

assign tmp_54_fu_2390_p4 = {{p_Val2_15_23_fu_2384_p2[34:17]}};

assign tmp_5_fu_1320_p2 = (ap_phi_mux_phi_mul_phi_fu_635_p6 + 8'd2);

assign tmp_6_fu_1326_p2 = (ap_phi_mux_phi_mul_phi_fu_635_p6 + 8'd3);

assign tmp_7_fu_1340_p2 = (phi_mul_reg_631 + 8'd4);

assign tmp_9_fu_1346_p2 = (phi_mul_reg_631 + 8'd5);

assign tmp_fu_2190_p2 = ((m1_reg_662 == 4'd9) ? 1'b1 : 1'b0);

assign tmp_s_fu_2424_p1 = m1_reg_662;

always @ (posedge ap_clk) begin
    phi_mul_cast2_reg_2952[8] <= 1'b0;
end

endmodule //mvprod_layer_2
