# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib work -gui VX_ahb_local_mem_tb -voptargs="+acc" -coverage -do "tb/scripts/ahb_tb_wave.do" -do "run -all" 
# Start time: 18:12:38 on Sep 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.VX_ahb_local_mem_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_cluster(fast)
# Loading work.VX_cache(fast__2)
# Loading work.VX_nc_bypass(fast__1)
# Loading work.VX_priority_encoder(fast__2)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_bits_insert(fast__5)
# Loading work.VX_bits_remove(fast__5)
# Loading work.VX_skid_buffer(fast__22)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_flush_ctrl(fast__2)
# Loading work.VX_core_req_bank_sel(fast__3)
# Loading work.VX_bank(fast__5)
# Loading work.VX_elastic_buffer(fast__9)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tag_access(fast__5)
# Loading work.VX_sp_ram(fast__5)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_data_access(fast__5)
# Loading work.VX_sp_ram(fast__6)
# Loading work.VX_pending_size(fast__2)
# Loading work.VX_miss_resrv(fast__5)
# Loading work.VX_lzc(fast__2)
# Loading work.VX_find_first(fast__4)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_elastic_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__23)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__10)
# Loading work.VX_core_rsp_merge(fast__2)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.ahb_subordinate(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex_mem_slave(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ahb_if'.  Expected 2, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /VX_ahb_local_mem_tb/ahb_if File: tb/VX_ahb_local_mem_tb.sv Line: 91
# ** Warning: (vsim-3722) tb/VX_ahb_local_mem_tb.sv(91): [TFMPC] - Missing connection for port 'HCLK'.
# ** Warning: (vsim-3722) tb/VX_ahb_local_mem_tb.sv(91): [TFMPC] - Missing connection for port 'HRESETn'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /VX_ahb_local_mem_tb/DUT/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /VX_ahb_local_mem_tb/DUT/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /VX_ahb_local_mem_tb/DUT/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /VX_ahb_local_mem_tb/DUT/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /VX_ahb_local_mem_tb/DUT/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/ahb_tb_wave.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/VX_ahb_local_mem_tb/MEM/VORTEX_START_PC_ADDR'.
# Executing ONERROR command at macro ./tb/scripts/ahb_tb_wave.do line 53
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/VX_ahb_local_mem_tb/MEM/VORTEX_LOCAL_MEM_AHB_BASE_ADDR'.
# Executing ONERROR command at macro ./tb/scripts/ahb_tb_wave.do line 54
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/VX_ahb_local_mem_tb/MEM/AHB_bad_address'.
# Executing ONERROR command at macro ./tb/scripts/ahb_tb_wave.do line 71
# run -all
# ** Note: $stop    : tb/VX_ahb_local_mem_tb.sv(264)
#    Time: 30026 ns  Iteration: 0  Instance: /VX_ahb_local_mem_tb
# Break in Module VX_ahb_local_mem_tb at tb/VX_ahb_local_mem_tb.sv line 264
# End time: 18:15:13 on Sep 14,2023, Elapsed time: 0:02:35
# Errors: 0, Warnings: 9
