/**
*   @file    Spi_PBcfg.c
*   @implements Spi_PBcfg.c_Artifact
*   @version 1.0.1
*
*   @brief   AUTOSAR Spi - Post-Build(PB) configuration file code template.
*   @details Code template for Post-Build(PB) configuration file generation.
*
*   @addtogroup [SPI_MODULE]
*   @{
*/
/*==================================================================================================
*   Project              : AUTOSAR 4.2 MCAL
*   Platform             : ARM
*   Peripheral           : LPSPI
*   Dependencies         : 
*
*   Autosar Version      : 4.2.2
*   Autosar Revision     : ASR_REL_4_2_REV_0002
*   Autosar Conf.Variant :
*   SW Version           : 1.0.1
*   Build Version        : S32K14x_MCAL_1_0_1_RTM_ASR_REL_4_2_REV_0002_20180713
*
*   (c) Copyright 2006-2016 Freescale Semiconductor, Inc. 
*       Copyright 2017-2018 NXP
*   All Rights Reserved.
==================================================================================================*/
/*==================================================================================================
==================================================================================================*/

#ifdef __cplusplus
extern "C"{
#endif

/**
* @page misra_violations MISRA-C:2004 violations
*
* @section [global]
* Violates MISRA 2004 Required Rule 5.1, Identifiers (internal and external) shall not rely
* on the significance of more than 31 characters.
*
* @section Spi_PBcfg_c_REF_1
* Violates MISRA 2004 Advisory Rule 19.1,
* #include statements in a file should only be preceded by other preprocessor directives or comments.
* AUTOSAR imposes the specification of the sections in which certain parts of the driver must be placed.
*
* @section Spi_PBcfg_c_REF_2
* Violates MISRA 2004 Required Rule 19.15,
* Precautions shall be taken in order to prevent the contents of a header file being included twice.
* This comes from the order of includes in the .c file and from include dependencies. As a safe
* approach, any file must include all its dependencies. Header files are already protected against
* double inclusions. The inclusion of MemMap.h is as per Autosar requirement MEMMAP003.
*
* @section Spi_PBcfg_c_REF_3
* Violates MISRA 2004 Required Rule 1.4, The compiler/linker shall be checked to ensure that 31 character
* signifiance and case sensitivity are
* supported for external identifiers.
* This violation is due to the requirement that requests to have a file version check.
*
* @section Spi_PBcfg_c_REF_4
* Violates MISRA 2004 Required Rule 8.10, All declarations and definitions of objects or functions 
* at file scope shall have internal linkage unless external linkage is required.
* The respective code could not be made static because of layers architecture design of the driver.
*
* @section Spi_PBcfg_c_REF_8
* Violates MISRA 2004 Required Rule 8.8,
* An external object or function shall be declared in one and only one file.
*
*/


/*==================================================================================================
*                                        INCLUDE FILES
* 1) system and project includes
* 2) needed interfaces from external units
* 3) internal and external interfaces from this unit
==================================================================================================*/

#include "Spi.h"
#include "Reg_eSys_LPspi.h"

#if (SPI_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF)
#include "Dem.h"
#endif /* SPI_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF */

/*==================================================================================================
*                                    SOURCE FILE VERSION INFORMATION
==================================================================================================*/

#define SPI_MODULE_ID_PBCFG_C                        83
#define SPI_VENDOR_ID_PBCFG_C                        43
#define SPI_AR_RELEASE_MAJOR_VERSION_PBCFG_C         4
#define SPI_AR_RELEASE_MINOR_VERSION_PBCFG_C         2
/*
* @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character 
* signifiance and case sensitivity are supported for external identifiers.
*/

#define SPI_AR_RELEASE_REVISION_VERSION_PBCFG_C      2
#define SPI_SW_MAJOR_VERSION_PBCFG_C                 1
#define SPI_SW_MINOR_VERSION_PBCFG_C                 0
#define SPI_SW_PATCH_VERSION_PBCFG_C                 1

/*==================================================================================================
*                                     FILE VERSION CHECKS
==================================================================================================*/


/* Check if current file and SPI header file are of the same vendor */
#if (SPI_VENDOR_ID_PBCFG_C != SPI_VENDOR_ID)
    #error "Spi_PBCfg.c and Spi.h have different vendor ids"
#endif
/* Check if current file and SPI header file are of the same Autosar version */
#if ((SPI_AR_RELEASE_MAJOR_VERSION_PBCFG_C    != SPI_AR_RELEASE_MAJOR_VERSION) || \
     (SPI_AR_RELEASE_MINOR_VERSION_PBCFG_C    != SPI_AR_RELEASE_MINOR_VERSION) || \
     (SPI_AR_RELEASE_REVISION_VERSION_PBCFG_C != SPI_AR_RELEASE_REVISION_VERSION))
    #error "AutoSar Version Numbers of Spi_PBCfg.c and Spi.h are different"
#endif
/* Check if current file and SPI header file are of the same Software version */
#if ((SPI_SW_MAJOR_VERSION_PBCFG_C != SPI_SW_MAJOR_VERSION) || \
     (SPI_SW_MINOR_VERSION_PBCFG_C != SPI_SW_MINOR_VERSION) || \
     (SPI_SW_PATCH_VERSION_PBCFG_C != SPI_SW_PATCH_VERSION))
    #error "Software Version Numbers of Spi_PBCfg.c and Spi.h are different"
#endif

/* Check if current file and Reg_eSys_LPspi.h file are of the same vendor */
#if (SPI_VENDOR_ID_PBCFG_C != SPI_VENDOR_ID_REGFLEX)
    #error "Spi_PBCfg.c and Reg_eSys_LPspi.h have different vendor ids"
#endif
/* Check if current file and Reg_eSys_LPspi.h file are of the same Autosar version */
#if ((SPI_AR_RELEASE_MAJOR_VERSION_PBCFG_C    != SPI_AR_RELEASE_MAJOR_VERSION_REGFLEX) || \
     (SPI_AR_RELEASE_MINOR_VERSION_PBCFG_C    != SPI_AR_RELEASE_MINOR_VERSION_REGFLEX) || \
     (SPI_AR_RELEASE_REVISION_VERSION_PBCFG_C != SPI_AR_RELEASE_REVISION_VERSION_REGFLEX))
    #error "AutoSar Version Numbers of Spi_PBCfg.c and Reg_eSys_LPspi.h are different"
#endif
/* Check if current file and Reg_eSys_LPspi.h file are of the same Software version */
#if ((SPI_SW_MAJOR_VERSION_PBCFG_C != SPI_SW_MAJOR_VERSION_REGFLEX) || \
     (SPI_SW_MINOR_VERSION_PBCFG_C != SPI_SW_MINOR_VERSION_REGFLEX) || \
     (SPI_SW_PATCH_VERSION_PBCFG_C != SPI_SW_PATCH_VERSION_REGFLEX))
    #error "Software Version Numbers of Spi_PBCfg.c and Reg_eSys_LPspi.h are different"
#endif

#ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
    #if (SPI_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF)
    /* Check if current file and Dem.h file are of the same Autosar version */
    #if ((SPI_AR_RELEASE_MAJOR_VERSION_PBCFG_C    != DEM_AR_RELEASE_MAJOR_VERSION) || \
        (SPI_AR_RELEASE_MINOR_VERSION_PBCFG_C    != DEM_AR_RELEASE_MINOR_VERSION))
        #error "AutoSar Version Numbers of Spi_PBCfg.c and Dem.h are different"
    #endif
    #endif /* SPI_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF */
#endif  


/*==================================================================================================
*                         LOCAL TYPEDEFS (STRUCTURES, UNIONS, ENUMS)
==================================================================================================*/


/*==================================================================================================
*                                       LOCAL MACROS
==================================================================================================*/


/*==================================================================================================
*                                  LOCAL FUNCTION PROTOTYPES
==================================================================================================*/


/*==================================================================================================
*                                      LOCAL FUNCTIONS
==================================================================================================*/

/*==================================================================================================
*                                      GLOBAL FUNCTIONS
==================================================================================================*/
#define SPI_START_SEC_CODE
/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"






#define SPI_STOP_SEC_CODE
/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"


/*==================================================================================================
*                                      GLOBAL VARIABLES
==================================================================================================*/

/*==================================================================================================
*                                      LOCAL VARIABLES
==================================================================================================*/
#if ((SPI_DMA_USED == STD_ON) && \
    ((SPI_LEVEL_DELIVERED == LEVEL1) || (SPI_LEVEL_DELIVERED == LEVEL2)))
    /*
    * @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character 
    * signifiance and case sensitivity are supported for external identifiers.
    */    
    #define SPI_START_SEC_VAR_NO_INIT_UNSPECIFIED_NO_CACHEABLE
#else
    /*
    * @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character 
    * signifiance and case sensitivity are supported for external identifiers.
    */
    #define SPI_START_SEC_VAR_NO_INIT_UNSPECIFIED
#endif /* ((SPI_DMA_USED == STD_ON) && ((SPI_LEVEL_DELIVERED == LEVEL1) ||
        (SPI_LEVEL_DELIVERED == LEVEL2))) */

/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"



/*  Buffers Descriptors for EB Channels (if any) */
static VAR(Spi_BufferDescriptorType, SPI_VAR) Buffer_PBSpiChannel_test0;
static VAR(Spi_BufferDescriptorType, SPI_VAR) Buffer_PBSpiChannel_test1;
static VAR(Spi_BufferDescriptorType, SPI_VAR) Buffer_PBSpiChannel_test2;
static VAR(Spi_BufferDescriptorType, SPI_VAR) Buffer_PBSpiChannel_test3;
static VAR(Spi_BufferDescriptorType, SPI_VAR) Buffer_PBSpiChannel_test4;
static VAR(Spi_BufferDescriptorType, SPI_VAR) Buffer_PBSpiChannel_test5;


#if ((SPI_DMA_USED == STD_ON) && \
    ((SPI_LEVEL_DELIVERED == LEVEL1) || (SPI_LEVEL_DELIVERED == LEVEL2)))  
    /*
    * @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character 
    * signifiance and case sensitivity are supported for external identifiers.
    */    
    #define SPI_STOP_SEC_VAR_NO_INIT_UNSPECIFIED_NO_CACHEABLE
#else
    /*
    * @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character 
    * signifiance and case sensitivity are supported for external identifiers.
    */
    #define SPI_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#endif /* ((SPI_DMA_USED == STD_ON) && ((SPI_LEVEL_DELIVERED == LEVEL1) ||
        (SPI_LEVEL_DELIVERED == LEVEL2))) */

/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"

#define SPI_START_SEC_VAR_INIT_UNSPECIFIED
/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"



/*  Buffers Descriptors for IB Channels (if any) */


#define SPI_STOP_SEC_VAR_INIT_UNSPECIFIED
/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"
/*==================================================================================================
*                                      LOCAL CONSTANTS
==================================================================================================*/
/*
* @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character 
* signifiance and case sensitivity are supported for external identifiers.
*/
#define SPI_START_SEC_CONFIG_DATA_UNSPECIFIED
/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"



/* SpiChannelConfig_PB0 Channel Configuration of Spi*/
static CONST(Spi_ChannelConfigType, SPI_CONST) SpiChannelConfig_PB0[6] =
{
    {
        /* SpiChannel_test0*/
        EB,
        (Spi_DataBufferType)0x55u,

        4U,
        &Buffer_PBSpiChannel_test0,
        &Spi_aSpiChannelState[0]
    },

    {
        /* SpiChannel_test1*/
        EB,
        (Spi_DataBufferType)0x55u,

        5U,
        &Buffer_PBSpiChannel_test1,
        &Spi_aSpiChannelState[1]
    },

    {
        /* SpiChannel_test2*/
        EB,
        (Spi_DataBufferType)0x55u,

        6U,
        &Buffer_PBSpiChannel_test2,
        &Spi_aSpiChannelState[2]
    },

    {
        /* SpiChannel_test3*/
        EB,
        (Spi_DataBufferType)0x55u,

        4U,
        &Buffer_PBSpiChannel_test3,
        &Spi_aSpiChannelState[3]
    },

    {
        /* SpiChannel_test4*/
        EB,
        (Spi_DataBufferType)0x55u,

        4U,
        &Buffer_PBSpiChannel_test4,
        &Spi_aSpiChannelState[4]
    },

    {
        /* SpiChannel_test5*/
        EB,
        (Spi_DataBufferType)0x55u,

        4U,
        &Buffer_PBSpiChannel_test5,
        &Spi_aSpiChannelState[5]
    }


};



/* Channel to Job Assignment */

static CONST(Spi_ChannelType, SPI_CONST) SpiJob_LPSPI1_0_ChannelAssignment_PB[2] = {SpiConf_SpiChannel_SpiChannel_test0,SpiConf_SpiChannel_SpiChannel_test1};
static CONST(Spi_ChannelType, SPI_CONST) SpiJob_LPSPI1_1_ChannelAssignment_PB[2] = {SpiConf_SpiChannel_SpiChannel_test2,SpiConf_SpiChannel_SpiChannel_test3};
static CONST(Spi_ChannelType, SPI_CONST) SpiJob_LPSPI0_0_ChannelAssignment_PB[1] = {SpiConf_SpiChannel_SpiChannel_test4};
static CONST(Spi_ChannelType, SPI_CONST) SpiJob_LPSPI0_1_ChannelAssignment_PB[1] = {SpiConf_SpiChannel_SpiChannel_test5};



/* SpiJobConfig_PB0 Job Configuration of Spi*/
static CONST(Spi_JobConfigType, SPI_CONST) SpiJobConfig_PB0[4] =
{
    {


        /* SpiJob_LPSPI1_0 */
        (Spi_ChannelType)2u,
        SpiJob_LPSPI1_0_ChannelAssignment_PB, /* List of Channels */
        NULL_PTR, /* End Notification */
        NULL_PTR, /* Start Notification */
        (sint8)0, /* Priority */
        &Spi_aSpiJobState[0], /* JobState instance */
        CSIB1, /* HWUnit index */
        LPSPI_1_OFFSET, /* LPspi device HW unit offset */
        /* External Device Settings */
        
                SPI_SpiExternalDevice_LPSPI1_PCS3, /* External Device */
        {
                                                                                                        
            
                
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS3_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32

        }
        
    },

    {


        /* SpiJob_LPSPI1_1 */
        (Spi_ChannelType)2u,
        SpiJob_LPSPI1_1_ChannelAssignment_PB, /* List of Channels */
        NULL_PTR, /* End Notification */
        NULL_PTR, /* Start Notification */
        (sint8)1, /* Priority */
        &Spi_aSpiJobState[1], /* JobState instance */
        CSIB1, /* HWUnit index */
        LPSPI_1_OFFSET, /* LPspi device HW unit offset */
        /* External Device Settings */
        
                SPI_SpiExternalDevice_LPSPI1_PCS0, /* External Device */
        {
                                                                                                        
            
                
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS0_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32

        }
        
    },

    {


        /* SpiJob_LPSPI0_0 */
        (Spi_ChannelType)1u,
        SpiJob_LPSPI0_0_ChannelAssignment_PB, /* List of Channels */
        NULL_PTR, /* End Notification */
        NULL_PTR, /* Start Notification */
        (sint8)2, /* Priority */
        &Spi_aSpiJobState[2], /* JobState instance */
        CSIB0, /* HWUnit index */
        LPSPI_0_OFFSET, /* LPspi device HW unit offset */
        /* External Device Settings */
        
                SPI_SpiExternalDevice_LPSPI0_PCS0, /* External Device */
        {
                                                                                                        
            
                
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS0_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32

        }
        
    },

    {


        /* SpiJob_LPSPI0_1 */
        (Spi_ChannelType)1u,
        SpiJob_LPSPI0_1_ChannelAssignment_PB, /* List of Channels */
        NULL_PTR, /* End Notification */
        NULL_PTR, /* Start Notification */
        (sint8)3, /* Priority */
        &Spi_aSpiJobState[3], /* JobState instance */
        CSIB0, /* HWUnit index */
        LPSPI_0_OFFSET, /* LPspi device HW unit offset */
        /* External Device Settings */
        
                SPI_SpiExternalDevice_LPSPI0_PCS1, /* External Device */
        {
                                                                                                        
            
                
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS1_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32

        }
        
    }


};



/* Job to Sequence Assignment */
static CONST(Spi_JobType, SPI_CONST) SpiSequence_0_JobAssignment_PB[1] = {SpiConf_SpiJob_SpiJob_LPSPI1_0};
static CONST(Spi_JobType, SPI_CONST) SpiSequence_1_JobAssignment_PB[1] = {SpiConf_SpiJob_SpiJob_LPSPI1_1};
static CONST(Spi_JobType, SPI_CONST) SpiSequence_2_JobAssignment_PB[2] = {SpiConf_SpiJob_SpiJob_LPSPI0_1,SpiConf_SpiJob_SpiJob_LPSPI0_0};



/* SpiSequenceConfig_PB0 Sequence Configuration of Spi*/
static CONST(Spi_SequenceConfigType, SPI_CONST) SpiSequenceConfig_PB0[3] =
{
    {  /* SpiSequence_0 */

        (Spi_JobType)1u,
        SpiSequence_0_JobAssignment_PB, /* List of Jobs */
        NULL_PTR, /* End Notification */
                (uint8)FALSE /* Interruptible */
    },

    {  /* SpiSequence_1 */

        (Spi_JobType)1u,
        SpiSequence_1_JobAssignment_PB, /* List of Jobs */
        NULL_PTR, /* End Notification */
                (uint8)FALSE /* Interruptible */
    },

    {  /* SpiSequence_2 */

        (Spi_JobType)2u,
        SpiSequence_2_JobAssignment_PB, /* List of Jobs */
        NULL_PTR, /* End Notification */
                (uint8)FALSE /* Interruptible */
    }


};



/* LPspiChannelAttributesConfig_PB0 Channel Attribute Configuration of Spi*/
/*
* @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character
* signifiance and case sensitivity are supported for external identifiers.
*/
static CONST(Spi_Ipw_ChannelAttributesConfigType, SPI_CONST) LPspiChannelAttributesConfig_PB0[6] =
{
{ 
    /* Channel attribution on TCR register */
    (uint32)(LPSPI_TCR_MSB_U32 | LPSPI_TCR_WIDTH_1_U32 | ((uint32)(7.0))),
    /* FCR register attribution */
    (uint32)(((uint32)(0) << 16) | ((uint32)(0))),SPI_DATA_WIDTH_8}
,

{ 
    /* Channel attribution on TCR register */
    (uint32)(LPSPI_TCR_MSB_U32 | LPSPI_TCR_WIDTH_1_U32 | ((uint32)(7.0))),
    /* FCR register attribution */
    (uint32)(((uint32)(0) << 16) | ((uint32)(0))),SPI_DATA_WIDTH_8}
,

{ 
    /* Channel attribution on TCR register */
    (uint32)(LPSPI_TCR_MSB_U32 | LPSPI_TCR_WIDTH_1_U32 | ((uint32)(7.0))),
    /* FCR register attribution */
    (uint32)(((uint32)(0) << 16) | ((uint32)(0))),SPI_DATA_WIDTH_8}
,

{ 
    /* Channel attribution on TCR register */
    (uint32)(LPSPI_TCR_MSB_U32 | LPSPI_TCR_WIDTH_1_U32 | ((uint32)(7.0))),
    /* FCR register attribution */
    (uint32)(((uint32)(0) << 16) | ((uint32)(0))),SPI_DATA_WIDTH_8}
,

{ 
    /* Channel attribution on TCR register */
    (uint32)(LPSPI_TCR_MSB_U32 | LPSPI_TCR_WIDTH_1_U32 | ((uint32)(7.0))),
    /* FCR register attribution */
    (uint32)(((uint32)(0) << 16) | ((uint32)(0))),SPI_DATA_WIDTH_8}
,

{ 
    /* Channel attribution on TCR register */
    (uint32)(LPSPI_TCR_MSB_U32 | LPSPI_TCR_WIDTH_1_U32 | ((uint32)(7.0))),
    /* FCR register attribution */
    (uint32)(((uint32)(0) << 16) | ((uint32)(0))),SPI_DATA_WIDTH_8}



};




/* LPspiDeviceAttributesConfig_PB0 Device Attribute Configuration of Spi*/
static CONST(Spi_Ipw_DeviceAttributesConfigType, SPI_CONST) LPspiDeviceAttributesConfig_PB0[6] =
{
    {  /* SpiExternalDevice_LPSPI1_PCS3 */
                                                                                
            
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS3_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32


    },
    {  /* SpiExternalDevice_LPSPI1_PCS0 */
                                                                                
            
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS0_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32


    },
    {  /* SpiExternalDevice_LPSPI1_PCS1 */
                                                                                
            
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS1_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32


    },
    {  /* SpiExternalDevice_LPSPI1_PCS2 */
                                                                                
            
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS2_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32


    },
    {  /* SpiExternalDevice_LPSPI0_PCS0 */
                                                                                
            
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS0_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32


    },
    {  /* SpiExternalDevice_LPSPI0_PCS1 */
                                                                                
            
            (uint32)(LPSPI_TCR_CPOL_LOW_U32 | /* Clock Polarity (Idle State) */
                            LPSPI_TCR_CPHA_LEADING_U32 | /* Clock Phase */  
            LPSPI_TCR_PRESCALE_1_U32 /* Baudrate: Should=100000.0, Is=100000, Error=0.0% */
          |  LPSPI_TCR_BYSW_DIS_U32 
          | 
                                                (uint32)(LPSPI_TCR_PCS1_EN_U32 | /* Chip Select Pin Via Peripheral Engine*/
                                  LPSPI_TCR_CONT_EN_U32)/* Enable continuous chip select */
                                                            
) & LPSPI_TCR_RESERVED_MASK_U32,
            ( ((uint32)(255) << 24u) | /* TimeClk2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 16u) | /* TimeCs2Clk: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(255) << 8u) | /* TimeCs2Cs: Should=100000ns, Is=64250, Error=-35.75% */
            ((uint32)(38))
            ),

/* CFG1 register configuration */
/* Enable QSPI interface */
#if(SPI_QSPI_COMMUNICATION_ENABLE == STD_ON)
    LPSPI_CFGR1_PCSCFG_MASK_U32 |
#endif
        (uint32)0u  /* Chip select polarity */
     | LPSPI_CFGR1_PINCFG_NORMAL_U32 | LPSPI_CFGR1_MATCFG_DIS_U32 | LPSPI_CFGR1_MASTER_EN_U32


    }
};



/* SpiAttributesConfig_PB0 Attribute Configuration of MODULE-CONFIGURATION */
static CONST(Spi_AttributesConfigType, SPI_CONST) SpiAttributesConfig_PB0 = {
    LPspiChannelAttributesConfig_PB0,
    LPspiDeviceAttributesConfig_PB0
};



/* Array of LPspi Unit configurations */
static CONST(Spi_HWUnitConfigType, SPI_CONST) HWUnitConfig_PB[SPI_MAX_HWUNIT] =
{



    { LPSPI_0_OFFSET, (uint8)0u, (uint8)SPI_MASTER , SPI_PHYUNIT_ASYNC_U32 },



    { LPSPI_1_OFFSET, (uint8)0u, (uint8)SPI_MASTER , SPI_PHYUNIT_SYNC_U32 }
};


/*==================================================================================================
*                                      GLOBAL CONSTANTS
==================================================================================================*/




/* @violates @ref Spi_PBcfg_c_REF_4 MISRA 2004 Required Rule 8.10, external linkage ... */
/* MODULE-CONFIGURATION Configuration */
CONST(Spi_ConfigType, SPI_CONST) Spi_PBCfgVariantPredefined =
{
    6u,
    5u,
    3u,
    2u,
    SpiChannelConfig_PB0,
    SpiJobConfig_PB0,
    SpiSequenceConfig_PB0,
    &SpiAttributesConfig_PB0,
    HWUnitConfig_PB,
    /**
    * @brief   DEM error parameters
    */
#if (SPI_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF)
    { (uint32)STD_OFF, (uint32)0U}/* SPI_E_HARDWARE_ERROR parameters*/ 
#endif /* SPI_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF */
};


/*
* @violates @ref Spi_PBcfg_c_REF_3 The compiler/linker shall be checked to ensure that 31 character
* signifiance and case sensitivity are supported for external identifiers.
*/
#define SPI_STOP_SEC_CONFIG_DATA_UNSPECIFIED
/*
* @violates @ref Spi_PBcfg_c_REF_1 #include statements in a file should only be preceded
*        by other preprocessor directives or comments.
* @violates @ref Spi_PBcfg_c_REF_2 Precautions shall be taken in order to prevent the contents
*        of a header file being included twice.
*/
#include "Spi_MemMap.h"

#ifdef __cplusplus
}
#endif

/** @} */

