TOOL:	ncxlmode	15.20-s077: Started on Sep 07, 2019 at 21:53:16 CDT
ncxlmode
	+delay_mode_path
	+typdelays
	-l
	simout.tmp
	/home/grads/a/amiya_1/ECEN714/lab_01/cadence/4bit_register_run1/testfixture.template
	-f /home/grads/a/amiya_1/ECEN714/lab_01/cadence/4bit_register_run1/verilog.inpfiles
		/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/Dlatch/behavioral/verilog.v
		/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/inv/functional/verilog.v
		ihnl/cds0/netlist
		ihnl/cds1/netlist
	+nostdout
	+nocopyright
	+ncvlogargs+" -neverwarn -nostdout -nocopyright "
	+ncelabargs+" -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright"
	+ncsimargs+" -neverwarn  -nocopyright -gui -input /home/grads/a/amiya_1/ECEN714/lab_01/cadence/4bit_register_run1/.simTmpNCCmd "
	+mpssession+virtuoso32723
	+mpshost+zach-127-09.engr.tamu.edu
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/a/amiya_1/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/a/amiya_1/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/a/amiya_1/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/a/amiya_1/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/a/amiya_1/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/a/amiya_1/cds.lib,1): cds.lib Invalid environment variable ''.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /opt/coe/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open shmWave -shm -default -into shm.db
Created default SHM database shmWave
ncsim> probe -create -shm test  -all   -depth 1
Created probe 1
ncsim> run
                   0IN=0000,OUT=xxxx,CLK=0
                   5IN=0000,OUT=0000,CLK=1
                  10IN=1111,OUT=0000,CLK=0
                  15IN=1111,OUT=1111,CLK=1
                  20IN=0101,OUT=1111,CLK=0
                  25IN=1111,OUT=0101,CLK=1
                  30IN=1111,OUT=0101,CLK=0
Simulation complete via $finish(1) at time 35 NS + 0
./testfixture.verilog:35 #10 $finish;
ncsim> 
