# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../multiplier_mxn_test.srcs/sources_1/imports/new/multiplier_acc_pipeline.v" \
"../../../../multiplier_mxn_test.srcs/sim_1/imports/new/multi_acc_pipeline_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
