# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab16_Task1+2.srcs/sources_1/new/Binary_multiplier_3x3.v" \
"../../../../Lab16_Task1+2.srcs/sim_1/new/Binary_multiplier_3x3_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
