m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/andre/Desktop/LabDigitalElectronics/Lab7/SIM
vAPB_4PWM
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1702549377
!i10b 1
!s100 5QM8`fDbcN]:T^ZzWSDge3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ic3hNOP@R2hAg04czl::j?0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SIM
w1701117019
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_4PWM.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_4PWM.sv
!i122 261
L0 6 74
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1702549376.000000
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_4PWM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_4PWM.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
n@a@p@b_4@p@w@m
vAPB_BUS
R0
Z8 !s110 1702549378
!i10b 1
!s100 e?L7mC10:g3K=G3`ioJ^H2
R2
I?J;AR@7?N<AT_YDkQ>C331
R3
S1
R4
w1702549367
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_BUS.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_BUS.sv
!i122 268
L0 6 73
R5
r1
!s85 0
31
Z9 !s108 1702549378.000000
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_BUS.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_BUS.sv|
!i113 1
R6
R7
n@a@p@b_@b@u@s
vapb_periph_load
R0
R1
!i10b 1
!s100 0lQ]7kjh5?2HRLBkknOzn3
R2
IY75^>A=He2ER93zcn9S;W0
R3
S1
R4
w1701119967
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_load.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_load.sv
!i122 262
L0 6 35
R5
r1
!s85 0
31
Z10 !s108 1702549377.000000
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_load.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_load.sv|
!i113 1
R6
R7
vapb_periph_store
R0
R1
!i10b 1
!s100 5L0B7l47OSjlOdB:[dl_I0
R2
ID=XQWn0`_C3hkR3:K=4Vd3
R3
S1
R4
w1701119930
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_store.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_store.sv
!i122 263
L0 6 37
R5
r1
!s85 0
31
R10
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_store.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/apb_periph_store.sv|
!i113 1
R6
R7
vAPB_PWM
R0
R1
!i10b 1
!s100 `iV]>QnCfIJXPn_G5HW442
R2
IISB>ego@@Hb`@_ZD80O<73
R3
S1
R4
w1702463455
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_PWM.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_PWM.sv
!i122 264
L0 6 92
R5
r1
!s85 0
31
R10
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_PWM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/APB_PWM.sv|
!i113 1
R6
R7
n@a@p@b_@p@w@m
vcounter_clr_en
R0
R8
!i10b 1
!s100 ?INNiQjN2ZCCoee?]_E850
R2
I@Mb_`3bLf[?zdWeENkMoM3
R3
S1
R4
w1700584513
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/counter_clr_en.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/counter_clr_en.sv
!i122 265
L0 6 38
R5
r1
!s85 0
31
R10
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/counter_clr_en.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/counter_clr_en.sv|
!i113 1
R6
R7
vff
R0
R8
!i10b 1
!s100 T2eBg0Y7P`me9];3IA>UV3
R2
IUh1T7ICMPz2XC7^bfPoz?2
R3
S1
R4
w1700580976
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/ff.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/ff.sv
!i122 266
L0 6 18
R5
r1
!s85 0
31
R9
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/ff.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/ff.sv|
!i113 1
R6
R7
vpwm_generator
R0
R8
!i10b 1
!s100 QTN1R7eklZcUNPOD9OVYn0
R2
I1PhKm64Gl_8nCYEh6GJ<P0
R3
S1
R4
w1702463384
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/pwm_generator.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/pwm_generator.sv
!i122 267
L0 6 62
R5
r1
!s85 0
31
R9
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/pwm_generator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/SYS_VERILOG/pwm_generator.sv|
!i113 1
R6
R7
vtestbench
R0
!s110 1702549379
!i10b 1
!s100 _31[A@h=]T5e>F2PNjkh]3
R2
IgBoNelcUC1ZcK9o`cN3lA2
R3
S1
R4
w1702471829
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/TB/tb_apb_4pwm.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab8/TB/tb_apb_4pwm.sv
!i122 269
L0 7 449
R5
r1
!s85 0
31
R9
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/TB/tb_apb_4pwm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab8/TB/tb_apb_4pwm.sv|
!i113 1
R6
R7
