/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8380
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8380_REG_DEFINITION_H__
#define __RTL8380_REG_DEFINITION_H__

/*
 * Feature: Global Memory Control 
 */
#define RTL8380_MEM_CTRL_ADDR                                                                                  (0x1000)
  #define RTL8380_MEM_CTRL_DRAMTYPE_OFFSET                                                                     (31)
  #define RTL8380_MEM_CTRL_DRAMTYPE_MASK                                                                       (0x1 << RTL8380_MEM_CTRL_DRAMTYPE_OFFSET)
  #define RTL8380_MEM_CTRL_BOOTSEL_OFFSET                                                                      (30)
  #define RTL8380_MEM_CTRL_BOOTSEL_MASK                                                                        (0x1 << RTL8380_MEM_CTRL_BOOTSEL_OFFSET)
  #define RTL8380_MEM_CTRL_IPREF_OFFSET                                                                        (29)
  #define RTL8380_MEM_CTRL_IPREF_MASK                                                                          (0x1 << RTL8380_MEM_CTRL_IPREF_OFFSET)
  #define RTL8380_MEM_CTRL_DPREF_OFFSET                                                                        (28)
  #define RTL8380_MEM_CTRL_DPREF_MASK                                                                          (0x1 << RTL8380_MEM_CTRL_DPREF_OFFSET)
  #define RTL8380_MEM_CTRL_IPREF_MODE_OFFSET                                                                   (27)
  #define RTL8380_MEM_CTRL_IPREF_MODE_MASK                                                                     (0x1 << RTL8380_MEM_CTRL_IPREF_MODE_OFFSET)
  #define RTL8380_MEM_CTRL_DPREF_MODE_OFFSET                                                                   (26)
  #define RTL8380_MEM_CTRL_DPREF_MODE_MASK                                                                     (0x1 << RTL8380_MEM_CTRL_DPREF_MODE_OFFSET)
  #define RTL8380_MEM_CTRL_EEPROMTYPE_OFFSET                                                                   (24)
  #define RTL8380_MEM_CTRL_EEPROMTYPE_MASK                                                                     (0x1 << RTL8380_MEM_CTRL_EEPROMTYPE_OFFSET)
  #define RTL8380_MEM_CTRL_D_SIGNAL_OFFSET                                                                     (23)
  #define RTL8380_MEM_CTRL_D_SIGNAL_MASK                                                                       (0x1 << RTL8380_MEM_CTRL_D_SIGNAL_OFFSET)
  #define RTL8380_MEM_CTRL_DDR_TYPE_OFFSET                                                                     (8)
  #define RTL8380_MEM_CTRL_DDR_TYPE_MASK                                                                       (0x1 << RTL8380_MEM_CTRL_DDR_TYPE_OFFSET)
  #define RTL8380_MEM_CTRL_SYNC_LX0_DRAM_OFFSET                                                                (7)
  #define RTL8380_MEM_CTRL_SYNC_LX0_DRAM_MASK                                                                  (0x1 << RTL8380_MEM_CTRL_SYNC_LX0_DRAM_OFFSET)
  #define RTL8380_MEM_CTRL_SYNC_LX1_DRAM_OFFSET                                                                (6)
  #define RTL8380_MEM_CTRL_SYNC_LX1_DRAM_MASK                                                                  (0x1 << RTL8380_MEM_CTRL_SYNC_LX1_DRAM_OFFSET)
  #define RTL8380_MEM_CTRL_SYNC_LX2_DRAM_OFFSET                                                                (5)
  #define RTL8380_MEM_CTRL_SYNC_LX2_DRAM_MASK                                                                  (0x1 << RTL8380_MEM_CTRL_SYNC_LX2_DRAM_OFFSET)
  #define RTL8380_MEM_CTRL_SYNC_LX3_DRAM_OFFSET                                                                (4)
  #define RTL8380_MEM_CTRL_SYNC_LX3_DRAM_MASK                                                                  (0x1 << RTL8380_MEM_CTRL_SYNC_LX3_DRAM_OFFSET)
  #define RTL8380_MEM_CTRL_SYNC_OCP_DRAM_OFFSET                                                                (3)
  #define RTL8380_MEM_CTRL_SYNC_OCP_DRAM_MASK                                                                  (0x1 << RTL8380_MEM_CTRL_SYNC_OCP_DRAM_OFFSET)
  #define RTL8380_MEM_CTRL_DBG_MEM_CTRL_SEL_OFFSET                                                             (0)
  #define RTL8380_MEM_CTRL_DBG_MEM_CTRL_SEL_MASK                                                               (0x7 << RTL8380_MEM_CTRL_DBG_MEM_CTRL_SEL_OFFSET)

#define RTL8380_DRAM_CFG_ADDR                                                                                  (0x1004)
  #define RTL8380_DRAM_CFG_T_CAS_OFFSET                                                                        (30)
  #define RTL8380_DRAM_CFG_T_CAS_MASK                                                                          (0x3 << RTL8380_DRAM_CFG_T_CAS_OFFSET)
  #define RTL8380_DRAM_CFG_DBUSWID_OFFSET                                                                      (28)
  #define RTL8380_DRAM_CFG_DBUSWID_MASK                                                                        (0x3 << RTL8380_DRAM_CFG_DBUSWID_OFFSET)
  #define RTL8380_DRAM_CFG_DCHIPSEL_OFFSET                                                                     (27)
  #define RTL8380_DRAM_CFG_DCHIPSEL_MASK                                                                       (0x1 << RTL8380_DRAM_CFG_DCHIPSEL_OFFSET)
  #define RTL8380_DRAM_CFG_ROWCNT_OFFSET                                                                       (25)
  #define RTL8380_DRAM_CFG_ROWCNT_MASK                                                                         (0x3 << RTL8380_DRAM_CFG_ROWCNT_OFFSET)
  #define RTL8380_DRAM_CFG_COLCNT_OFFSET                                                                       (22)
  #define RTL8380_DRAM_CFG_COLCNT_MASK                                                                         (0x7 << RTL8380_DRAM_CFG_COLCNT_OFFSET)
  #define RTL8380_DRAM_CFG_BSTREF_OFFSET                                                                       (21)
  #define RTL8380_DRAM_CFG_BSTREF_MASK                                                                         (0x1 << RTL8380_DRAM_CFG_BSTREF_OFFSET)
  #define RTL8380_DRAM_CFG_ARBIT_OFFSET                                                                        (20)
  #define RTL8380_DRAM_CFG_ARBIT_MASK                                                                          (0x1 << RTL8380_DRAM_CFG_ARBIT_OFFSET)
  #define RTL8380_DRAM_CFG_BANKCNT_OFFSET                                                                      (19)
  #define RTL8380_DRAM_CFG_BANKCNT_MASK                                                                        (0x1 << RTL8380_DRAM_CFG_BANKCNT_OFFSET)
  #define RTL8380_DRAM_CFG_FAST_RX_OFFSET                                                                      (18)
  #define RTL8380_DRAM_CFG_FAST_RX_MASK                                                                        (0x1 << RTL8380_DRAM_CFG_FAST_RX_OFFSET)
  #define RTL8380_DRAM_CFG_MR_MODE_EN_OFFSET                                                                   (17)
  #define RTL8380_DRAM_CFG_MR_MODE_EN_MASK                                                                     (0x1 << RTL8380_DRAM_CFG_MR_MODE_EN_OFFSET)
  #define RTL8380_DRAM_CFG_MUST_BE_ZERO_OFFSET                                                                 (1)
  #define RTL8380_DRAM_CFG_MUST_BE_ZERO_MASK                                                                   (0x3FFF << RTL8380_DRAM_CFG_MUST_BE_ZERO_OFFSET)
  #define RTL8380_DRAM_CFG_DCR_WR_BUSY_OFFSET                                                                  (0)
  #define RTL8380_DRAM_CFG_DCR_WR_BUSY_MASK                                                                    (0x1 << RTL8380_DRAM_CFG_DCR_WR_BUSY_OFFSET)

#define RTL8380_DRAM_TIMING_ADDR                                                                               (0x1008)
  #define RTL8380_DRAM_TIMING_T_RP_OFFSET                                                                      (29)
  #define RTL8380_DRAM_TIMING_T_RP_MASK                                                                        (0x7 << RTL8380_DRAM_TIMING_T_RP_OFFSET)
  #define RTL8380_DRAM_TIMING_T_RCD_OFFSET                                                                     (26)
  #define RTL8380_DRAM_TIMING_T_RCD_MASK                                                                       (0x7 << RTL8380_DRAM_TIMING_T_RCD_OFFSET)
  #define RTL8380_DRAM_TIMING_T_RAS_OFFSET                                                                     (21)
  #define RTL8380_DRAM_TIMING_T_RAS_MASK                                                                       (0x1F << RTL8380_DRAM_TIMING_T_RAS_OFFSET)
  #define RTL8380_DRAM_TIMING_T_RFC_OFFSET                                                                     (16)
  #define RTL8380_DRAM_TIMING_T_RFC_MASK                                                                       (0x1F << RTL8380_DRAM_TIMING_T_RFC_OFFSET)
  #define RTL8380_DRAM_TIMING_T_REFI_OFFSET                                                                    (12)
  #define RTL8380_DRAM_TIMING_T_REFI_MASK                                                                      (0xF << RTL8380_DRAM_TIMING_T_REFI_OFFSET)
  #define RTL8380_DRAM_TIMING_T_REFI_UNIT_OFFSET                                                               (9)
  #define RTL8380_DRAM_TIMING_T_REFI_UNIT_MASK                                                                 (0x7 << RTL8380_DRAM_TIMING_T_REFI_UNIT_OFFSET)
  #define RTL8380_DRAM_TIMING_T_WR_OFFSET                                                                      (6)
  #define RTL8380_DRAM_TIMING_T_WR_MASK                                                                        (0x7 << RTL8380_DRAM_TIMING_T_WR_OFFSET)

#define RTL8380_EDTCR_ADDR                                                                                     (0x100C)
  #define RTL8380_EDTCR_BANKCNT_OFFSET                                                                         (30)
  #define RTL8380_EDTCR_BANKCNT_MASK                                                                           (0x3 << RTL8380_EDTCR_BANKCNT_OFFSET)
  #define RTL8380_EDTCR_T_WTR_OFFSET                                                                           (27)
  #define RTL8380_EDTCR_T_WTR_MASK                                                                             (0x7 << RTL8380_EDTCR_T_WTR_OFFSET)
  #define RTL8380_EDTCR_MUST_BE_ZERO_OFFSET                                                                    (16)
  #define RTL8380_EDTCR_MUST_BE_ZERO_MASK                                                                      (0x7FF << RTL8380_EDTCR_MUST_BE_ZERO_OFFSET)
  #define RTL8380_EDTCR_MR_MODE_OFFSET                                                                         (14)
  #define RTL8380_EDTCR_MR_MODE_MASK                                                                           (0x3 << RTL8380_EDTCR_MR_MODE_OFFSET)
  #define RTL8380_EDTCR_MR_DATA_OFFSET                                                                         (0)
  #define RTL8380_EDTCR_MR_DATA_MASK                                                                           (0x3FFF << RTL8380_EDTCR_MR_DATA_OFFSET)

#define RTL8380_GLBL_IF_ARBTR_OCP_ADDR                                                                         (0x1010)
  #define RTL8380_GLBL_IF_ARBTR_OCP_OCP_REQ_OFFSET                                                             (0)
  #define RTL8380_GLBL_IF_ARBTR_OCP_OCP_REQ_MASK                                                               (0xFFFFFFFF << RTL8380_GLBL_IF_ARBTR_OCP_OCP_REQ_OFFSET)

#define RTL8380_GLBL_IF_ARBTR_LX_ADDR                                                                          (0x1014)
  #define RTL8380_GLBL_IF_ARBTR_LX_LX_REQ_OFFSET                                                               (0)
  #define RTL8380_GLBL_IF_ARBTR_LX_LX_REQ_MASK                                                                 (0xFFFFFFFF << RTL8380_GLBL_IF_ARBTR_LX_LX_REQ_OFFSET)

#define RTL8380_LX_INTF_ARBTR_0_ADDR                                                                           (0x1018)
  #define RTL8380_LX_INTF_ARBTR_0_LX0_REQ_OFFSET                                                               (0)
  #define RTL8380_LX_INTF_ARBTR_0_LX0_REQ_MASK                                                                 (0xFFFFFFFF << RTL8380_LX_INTF_ARBTR_0_LX0_REQ_OFFSET)

#define RTL8380_LX_INTF_ARBTR_1_ADDR                                                                           (0x101C)
  #define RTL8380_LX_INTF_ARBTR_1_LX1_REQ_OFFSET                                                               (0)
  #define RTL8380_LX_INTF_ARBTR_1_LX1_REQ_MASK                                                                 (0xFFFFFFFF << RTL8380_LX_INTF_ARBTR_1_LX1_REQ_OFFSET)

#define RTL8380_LX_INTF_ARBTR_2_ADDR                                                                           (0x1020)
  #define RTL8380_LX_INTF_ARBTR_2_LX2_REQ_OFFSET                                                               (0)
  #define RTL8380_LX_INTF_ARBTR_2_LX2_REQ_MASK                                                                 (0xFFFFFFFF << RTL8380_LX_INTF_ARBTR_2_LX2_REQ_OFFSET)

#define RTL8380_LX_INTF_ARBTR_3_ADDR                                                                           (0x1024)
  #define RTL8380_LX_INTF_ARBTR_3_LX3_REQ_OFFSET                                                               (0)
  #define RTL8380_LX_INTF_ARBTR_3_LX3_REQ_MASK                                                                 (0xFFFFFFFF << RTL8380_LX_INTF_ARBTR_3_LX3_REQ_OFFSET)

#define RTL8380_MEM_SPCL_REQ_ADDR                                                                              (0x1030)
  #define RTL8380_MEM_SPCL_REQ_FLUSH_OCP_CMD_OFFSET                                                            (31)
  #define RTL8380_MEM_SPCL_REQ_FLUSH_OCP_CMD_MASK                                                              (0x1 << RTL8380_MEM_SPCL_REQ_FLUSH_OCP_CMD_OFFSET)
  #define RTL8380_MEM_SPCL_REQ_DRAM_CMD_GOING_OFFSET                                                           (30)
  #define RTL8380_MEM_SPCL_REQ_DRAM_CMD_GOING_MASK                                                             (0x1 << RTL8380_MEM_SPCL_REQ_DRAM_CMD_GOING_OFFSET)

#define RTL8380_MEM_PWR_MANAG_0_ADDR                                                                           (0x1040)
  #define RTL8380_MEM_PWR_MANAG_0_PM_MODE_OFFSET                                                               (30)
  #define RTL8380_MEM_PWR_MANAG_0_PM_MODE_MASK                                                                 (0x3 << RTL8380_MEM_PWR_MANAG_0_PM_MODE_OFFSET)
  #define RTL8380_MEM_PWR_MANAG_0_TRSD_OFFSET                                                                  (20)
  #define RTL8380_MEM_PWR_MANAG_0_TRSD_MASK                                                                    (0x3FF << RTL8380_MEM_PWR_MANAG_0_TRSD_OFFSET)
  #define RTL8380_MEM_PWR_MANAG_0_T_XSREF_OFFSET                                                               (10)
  #define RTL8380_MEM_PWR_MANAG_0_T_XSREF_MASK                                                                 (0x3FF << RTL8380_MEM_PWR_MANAG_0_T_XSREF_OFFSET)
  #define RTL8380_MEM_PWR_MANAG_0_T_CKE_OFFSET                                                                 (7)
  #define RTL8380_MEM_PWR_MANAG_0_T_CKE_MASK                                                                   (0x7 << RTL8380_MEM_PWR_MANAG_0_T_CKE_OFFSET)

#define RTL8380_MEM_PWR_MANAG_1_ADDR                                                                           (0x1044)
  #define RTL8380_MEM_PWR_MANAG_1_T_XARD_OFFSET                                                                (28)
  #define RTL8380_MEM_PWR_MANAG_1_T_XARD_MASK                                                                  (0xF << RTL8380_MEM_PWR_MANAG_1_T_XARD_OFFSET)
  #define RTL8380_MEM_PWR_MANAG_1_T_AXPD_OFFSET                                                                (24)
  #define RTL8380_MEM_PWR_MANAG_1_T_AXPD_MASK                                                                  (0xF << RTL8380_MEM_PWR_MANAG_1_T_AXPD_OFFSET)
  #define RTL8380_MEM_PWR_MANAG_1_MUST_BE_ZERO_OFFSET                                                          (0)
  #define RTL8380_MEM_PWR_MANAG_1_MUST_BE_ZERO_MASK                                                            (0xFFFFFF << RTL8380_MEM_PWR_MANAG_1_MUST_BE_ZERO_OFFSET)

#define RTL8380_DRAM_CALBRTN_ADDR                                                                              (0x1050)
  #define RTL8380_DRAM_CALBRTN_CAL_MODE_OFFSET                                                                 (31)
  #define RTL8380_DRAM_CALBRTN_CAL_MODE_MASK                                                                   (0x1 << RTL8380_DRAM_CALBRTN_CAL_MODE_OFFSET)
  #define RTL8380_DRAM_CALBRTN_SW_CAL_RDY_OFFSET                                                               (30)
  #define RTL8380_DRAM_CALBRTN_SW_CAL_RDY_MASK                                                                 (0x1 << RTL8380_DRAM_CALBRTN_SW_CAL_RDY_OFFSET)
  #define RTL8380_DRAM_CALBRTN_DQS0_TAP_OFFSET                                                                 (25)
  #define RTL8380_DRAM_CALBRTN_DQS0_TAP_MASK                                                                   (0x1F << RTL8380_DRAM_CALBRTN_DQS0_TAP_OFFSET)
  #define RTL8380_DRAM_CALBRTN_DQS1_TAP_OFFSET                                                                 (20)
  #define RTL8380_DRAM_CALBRTN_DQS1_TAP_MASK                                                                   (0x1F << RTL8380_DRAM_CALBRTN_DQS1_TAP_OFFSET)
  #define RTL8380_DRAM_CALBRTN_DQS0_EN_TAP_OFFSET                                                              (15)
  #define RTL8380_DRAM_CALBRTN_DQS0_EN_TAP_MASK                                                                (0x1F << RTL8380_DRAM_CALBRTN_DQS0_EN_TAP_OFFSET)
  #define RTL8380_DRAM_CALBRTN_DQS1_EN_TAP_OFFSET                                                              (10)
  #define RTL8380_DRAM_CALBRTN_DQS1_EN_TAP_MASK                                                                (0x1F << RTL8380_DRAM_CALBRTN_DQS1_EN_TAP_OFFSET)

#define RTL8380_DRAM_CLK_DLY_ADDR                                                                              (0x1060)
  #define RTL8380_DRAM_CLK_DLY_TX_DELAY_OFFSET                                                                 (27)
  #define RTL8380_DRAM_CLK_DLY_TX_DELAY_MASK                                                                   (0x1F << RTL8380_DRAM_CLK_DLY_TX_DELAY_OFFSET)
  #define RTL8380_DRAM_CLK_DLY_RX_DELAY_OFFSET                                                                 (22)
  #define RTL8380_DRAM_CLK_DLY_RX_DELAY_MASK                                                                   (0x1F << RTL8380_DRAM_CLK_DLY_RX_DELAY_OFFSET)
  #define RTL8380_DRAM_CLK_DLY_PHASE_SHIFT_90_OFFSET                                                           (17)
  #define RTL8380_DRAM_CLK_DLY_PHASE_SHIFT_90_MASK                                                             (0x1F << RTL8380_DRAM_CLK_DLY_PHASE_SHIFT_90_OFFSET)

#define RTL8380_MEM_CTRL_VER_ADDR                                                                              (0x10F8)
  #define RTL8380_MEM_CTRL_VER_MCV_MAJOR_OFFSET                                                                (24)
  #define RTL8380_MEM_CTRL_VER_MCV_MAJOR_MASK                                                                  (0xFF << RTL8380_MEM_CTRL_VER_MCV_MAJOR_OFFSET)
  #define RTL8380_MEM_CTRL_VER_MCV_MINOR_OFFSET                                                                (16)
  #define RTL8380_MEM_CTRL_VER_MCV_MINOR_MASK                                                                  (0xFF << RTL8380_MEM_CTRL_VER_MCV_MINOR_OFFSET)
  #define RTL8380_MEM_CTRL_VER_MUST_BE_ZERO_OFFSET                                                             (0)
  #define RTL8380_MEM_CTRL_VER_MUST_BE_ZERO_MASK                                                               (0xFFFF << RTL8380_MEM_CTRL_VER_MUST_BE_ZERO_OFFSET)

#define RTL8380_SOC_PLAT_NUM_ADDR                                                                              (0x10FC)
  #define RTL8380_SOC_PLAT_NUM_SOC_PLAT_NUM_OFFSET                                                             (16)
  #define RTL8380_SOC_PLAT_NUM_SOC_PLAT_NUM_MASK                                                               (0xFFFF << RTL8380_SOC_PLAT_NUM_SOC_PLAT_NUM_OFFSET)
  #define RTL8380_SOC_PLAT_NUM_SOC_PLAT_CUT_NUM_OFFSET                                                         (12)
  #define RTL8380_SOC_PLAT_NUM_SOC_PLAT_CUT_NUM_MASK                                                           (0xF << RTL8380_SOC_PLAT_NUM_SOC_PLAT_CUT_NUM_OFFSET)
  #define RTL8380_SOC_PLAT_NUM_MUST_BE_ZERO_OFFSET                                                             (0)
  #define RTL8380_SOC_PLAT_NUM_MUST_BE_ZERO_MASK                                                               (0xFFF << RTL8380_SOC_PLAT_NUM_MUST_BE_ZERO_OFFSET)

#define RTL8380_UNMAP_MEM_SEG_ADDR_ADDR                                                                        (0x1300)
  #define RTL8380_UNMAP_MEM_SEG_ADDR_ADDR_OFFSET                                                               (1)
  #define RTL8380_UNMAP_MEM_SEG_ADDR_ADDR_MASK                                                                 (0x7FFFFFFF << RTL8380_UNMAP_MEM_SEG_ADDR_ADDR_OFFSET)
  #define RTL8380_UNMAP_MEM_SEG_ADDR_ENUNMAP_OFFSET                                                            (0)
  #define RTL8380_UNMAP_MEM_SEG_ADDR_ENUNMAP_MASK                                                              (0x1 << RTL8380_UNMAP_MEM_SEG_ADDR_ENUNMAP_OFFSET)

#define RTL8380_UNMAP_MEM_SEG_SIZE_ADDR                                                                        (0x1304)
  #define RTL8380_UNMAP_MEM_SEG_SIZE_SIZE_OFFSET                                                               (0)
  #define RTL8380_UNMAP_MEM_SEG_SIZE_SIZE_MASK                                                                 (0xF << RTL8380_UNMAP_MEM_SEG_SIZE_SIZE_OFFSET)

#define RTL8380_EEPROM_CFG_ADDR                                                                                (0x1400)
  #define RTL8380_EEPROM_CFG_EE_CLK_DIV_SEL_OFFSET                                                             (16)
  #define RTL8380_EEPROM_CFG_EE_CLK_DIV_SEL_MASK                                                               (0xFFFF << RTL8380_EEPROM_CFG_EE_CLK_DIV_SEL_OFFSET)
  #define RTL8380_EEPROM_CFG_RWBO_OFFSET                                                                       (15)
  #define RTL8380_EEPROM_CFG_RWBO_MASK                                                                         (0x1 << RTL8380_EEPROM_CFG_RWBO_OFFSET)

#define RTL8380_EEPROM_CTRL_STS_ADDR                                                                           (0x1404)
  #define RTL8380_EEPROM_CTRL_STS_RW_FAILED_OFFSET                                                             (31)
  #define RTL8380_EEPROM_CTRL_STS_RW_FAILED_MASK                                                               (0x1 << RTL8380_EEPROM_CTRL_STS_RW_FAILED_OFFSET)
  #define RTL8380_EEPROM_CTRL_STS_EE_RDY_OFFSET                                                                (30)
  #define RTL8380_EEPROM_CTRL_STS_EE_RDY_MASK                                                                  (0x1 << RTL8380_EEPROM_CTRL_STS_EE_RDY_OFFSET)

#define RTL8380_EEPROM_ADDR_ADDR                                                                               (0x1408)
  #define RTL8380_EEPROM_ADDR_ADDR_4BYTE_OFFSET                                                                (2)
  #define RTL8380_EEPROM_ADDR_ADDR_4BYTE_MASK                                                                  (0x1FFFF << RTL8380_EEPROM_ADDR_ADDR_4BYTE_OFFSET)
  #define RTL8380_EEPROM_ADDR_ADDR_ZERO_OFFSET                                                                 (0)
  #define RTL8380_EEPROM_ADDR_ADDR_ZERO_MASK                                                                   (0x3 << RTL8380_EEPROM_ADDR_ADDR_ZERO_OFFSET)

#define RTL8380_EEPROM_DATA_ADDR                                                                               (0x140C)
  #define RTL8380_EEPROM_DATA_DATA3_OFFSET                                                                     (24)
  #define RTL8380_EEPROM_DATA_DATA3_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA3_OFFSET)
  #define RTL8380_EEPROM_DATA_DATA2_OFFSET                                                                     (16)
  #define RTL8380_EEPROM_DATA_DATA2_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA2_OFFSET)
  #define RTL8380_EEPROM_DATA_DATA1_OFFSET                                                                     (8)
  #define RTL8380_EEPROM_DATA_DATA1_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA1_OFFSET)
  #define RTL8380_EEPROM_DATA_DATA0_OFFSET                                                                     (0)
  #define RTL8380_EEPROM_DATA_DATA0_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA0_OFFSET)

#define RTL8380_DDR2_OCD_CTRL_ADDR                                                                             (0x1540)
  #define RTL8380_DDR2_OCD_CTRL_OCD_READY_OFFSET                                                               (31)
  #define RTL8380_DDR2_OCD_CTRL_OCD_READY_MASK                                                                 (0x1 << RTL8380_DDR2_OCD_CTRL_OCD_READY_OFFSET)
  #define RTL8380_DDR2_OCD_CTRL_MUST_BE_ZERO_OFFSET                                                            (0)
  #define RTL8380_DDR2_OCD_CTRL_MUST_BE_ZERO_MASK                                                              (0x7FFFFFFF << RTL8380_DDR2_OCD_CTRL_MUST_BE_ZERO_OFFSET)

#define RTL8380_DDR2_OCD_DATA_1_ADDR                                                                           (0x1544)
  #define RTL8380_DDR2_OCD_DATA_1_OCD_DT1_OFFSET                                                               (16)
  #define RTL8380_DDR2_OCD_DATA_1_OCD_DT1_MASK                                                                 (0xFFFF << RTL8380_DDR2_OCD_DATA_1_OCD_DT1_OFFSET)
  #define RTL8380_DDR2_OCD_DATA_1_OCD_DT0_OFFSET                                                               (0)
  #define RTL8380_DDR2_OCD_DATA_1_OCD_DT0_MASK                                                                 (0xFFFF << RTL8380_DDR2_OCD_DATA_1_OCD_DT0_OFFSET)

#define RTL8380_DDR2_OCD_DATA_2_ADDR                                                                           (0x1548)
  #define RTL8380_DDR2_OCD_DATA_2_OCD_DT3_OFFSET                                                               (16)
  #define RTL8380_DDR2_OCD_DATA_2_OCD_DT3_MASK                                                                 (0xFFFF << RTL8380_DDR2_OCD_DATA_2_OCD_DT3_OFFSET)
  #define RTL8380_DDR2_OCD_DATA_2_OCD_DT2_OFFSET                                                               (0)
  #define RTL8380_DDR2_OCD_DATA_2_OCD_DT2_MASK                                                                 (0xFFFF << RTL8380_DDR2_OCD_DATA_2_OCD_DT2_OFFSET)

#define RTL8380_MEM_CACHE_CTRL_CFG_ADDR                                                                        (0x1600)
  #define RTL8380_MEM_CACHE_CTRL_CFG_ENABLE_OFFSET                                                             (31)
  #define RTL8380_MEM_CACHE_CTRL_CFG_ENABLE_MASK                                                               (0x1 << RTL8380_MEM_CACHE_CTRL_CFG_ENABLE_OFFSET)
  #define RTL8380_MEM_CACHE_CTRL_CFG_CACHE_SRC_OFFSET                                                          (28)
  #define RTL8380_MEM_CACHE_CTRL_CFG_CACHE_SRC_MASK                                                            (0x7 << RTL8380_MEM_CACHE_CTRL_CFG_CACHE_SRC_OFFSET)
  #define RTL8380_MEM_CACHE_CTRL_CFG_MUST_BE_ZERO_OFFSET                                                       (1)
  #define RTL8380_MEM_CACHE_CTRL_CFG_MUST_BE_ZERO_MASK                                                         (0x7FFFFFF << RTL8380_MEM_CACHE_CTRL_CFG_MUST_BE_ZERO_OFFSET)
  #define RTL8380_MEM_CACHE_CTRL_CFG_INVALIDATE_OFFSET                                                         (0)
  #define RTL8380_MEM_CACHE_CTRL_CFG_INVALIDATE_MASK                                                           (0x1 << RTL8380_MEM_CACHE_CTRL_CFG_INVALIDATE_OFFSET)

#define RTL8380_MEM_CACHE_BASE_ADDR_ADDR                                                                       (0x1604)
  #define RTL8380_MEM_CACHE_BASE_ADDR_MC_BADR_OFFSET                                                           (0)
  #define RTL8380_MEM_CACHE_BASE_ADDR_MC_BADR_MASK                                                             (0xFFFFFFFF << RTL8380_MEM_CACHE_BASE_ADDR_MC_BADR_OFFSET)

#define RTL8380_MEM_CACHE_MSK_ADDR                                                                             (0x1608)
  #define RTL8380_MEM_CACHE_MSK_MC_MADR_OFFSET                                                                 (0)
  #define RTL8380_MEM_CACHE_MSK_MC_MADR_MASK                                                                   (0xFFFFFFFF << RTL8380_MEM_CACHE_MSK_MC_MADR_OFFSET)

#define RTL8380_MEM_CACHE_DBG_CTRL_CFG_ADDR                                                                    (0x160C)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_TRIGGER_OFFSET                                                        (31)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_TRIGGER_MASK                                                          (0x1 << RTL8380_MEM_CACHE_DBG_CTRL_CFG_TRIGGER_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_TAG_INDEX_OFFSET                                                      (25)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_TAG_INDEX_MASK                                                        (0x3F << RTL8380_MEM_CACHE_DBG_CTRL_CFG_TAG_INDEX_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_DW_INDEX_OFFSET                                                       (19)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_DW_INDEX_MASK                                                         (0x3F << RTL8380_MEM_CACHE_DBG_CTRL_CFG_DW_INDEX_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_MODE_OFFSET                                                           (16)
  #define RTL8380_MEM_CACHE_DBG_CTRL_CFG_MODE_MASK                                                             (0x7 << RTL8380_MEM_CACHE_DBG_CTRL_CFG_MODE_OFFSET)

#define RTL8380_MEM_CACHE_DBG_DATA_0_ADDR                                                                      (0x1610)
  #define RTL8380_MEM_CACHE_DBG_DATA_0_TAG_OFFSET                                                              (1)
  #define RTL8380_MEM_CACHE_DBG_DATA_0_TAG_MASK                                                                (0x7FFFFFFF << RTL8380_MEM_CACHE_DBG_DATA_0_TAG_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_DATA_0_DW_VALID_OFFSET                                                         (0)
  #define RTL8380_MEM_CACHE_DBG_DATA_0_DW_VALID_MASK                                                           (0x1 << RTL8380_MEM_CACHE_DBG_DATA_0_DW_VALID_OFFSET)

#define RTL8380_MEM_CACHE_DBG_DATA_1_ADDR                                                                      (0x1614)
  #define RTL8380_MEM_CACHE_DBG_DATA_1_DW_VALID_OFFSET                                                         (0)
  #define RTL8380_MEM_CACHE_DBG_DATA_1_DW_VALID_MASK                                                           (0xFFFFFFFF << RTL8380_MEM_CACHE_DBG_DATA_1_DW_VALID_OFFSET)

/*
 * Feature: SPI Flash 
 */
#define RTL8380_SPIF_CFG_ADDR                                                                                  (0x1200)
  #define RTL8380_SPIF_CFG_SPI_CLK_DIV_OFFSET                                                                  (29)
  #define RTL8380_SPIF_CFG_SPI_CLK_DIV_MASK                                                                    (0x7 << RTL8380_SPIF_CFG_SPI_CLK_DIV_OFFSET)
  #define RTL8380_SPIF_CFG_RBO_OFFSET                                                                          (28)
  #define RTL8380_SPIF_CFG_RBO_MASK                                                                            (0x1 << RTL8380_SPIF_CFG_RBO_OFFSET)
  #define RTL8380_SPIF_CFG_WBO_OFFSET                                                                          (27)
  #define RTL8380_SPIF_CFG_WBO_MASK                                                                            (0x1 << RTL8380_SPIF_CFG_WBO_OFFSET)
  #define RTL8380_SPIF_CFG_SPI_TCS_OFFSET                                                                      (22)
  #define RTL8380_SPIF_CFG_SPI_TCS_MASK                                                                        (0x1F << RTL8380_SPIF_CFG_SPI_TCS_OFFSET)
  #define RTL8380_SPIF_CFG_DIV_OFFSET                                                                          (21)
  #define RTL8380_SPIF_CFG_DIV_MASK                                                                            (0x1 << RTL8380_SPIF_CFG_DIV_OFFSET)
  #define RTL8380_SPIF_CFG_SPI_TSLCH_OFFSET                                                                    (16)
  #define RTL8380_SPIF_CFG_SPI_TSLCH_MASK                                                                      (0xF << RTL8380_SPIF_CFG_SPI_TSLCH_OFFSET)

#define RTL8380_SPIF_CFG_MMIO_ADDR                                                                             (0x1204)
  #define RTL8380_SPIF_CFG_MMIO_SFCMD_OFFSET                                                                   (24)
  #define RTL8380_SPIF_CFG_MMIO_SFCMD_MASK                                                                     (0xFF << RTL8380_SPIF_CFG_MMIO_SFCMD_OFFSET)
  #define RTL8380_SPIF_CFG_MMIO_SFSIZE_OFFSET                                                                  (21)
  #define RTL8380_SPIF_CFG_MMIO_SFSIZE_MASK                                                                    (0x7 << RTL8380_SPIF_CFG_MMIO_SFSIZE_OFFSET)
  #define RTL8380_SPIF_CFG_MMIO_RDOPT_OFFSET                                                                   (20)
  #define RTL8380_SPIF_CFG_MMIO_RDOPT_MASK                                                                     (0x1 << RTL8380_SPIF_CFG_MMIO_RDOPT_OFFSET)
  #define RTL8380_SPIF_CFG_MMIO_CMD_IO_OFFSET                                                                  (18)
  #define RTL8380_SPIF_CFG_MMIO_CMD_IO_MASK                                                                    (0x3 << RTL8380_SPIF_CFG_MMIO_CMD_IO_OFFSET)
  #define RTL8380_SPIF_CFG_MMIO_ADDR_IO_OFFSET                                                                 (16)
  #define RTL8380_SPIF_CFG_MMIO_ADDR_IO_MASK                                                                   (0x3 << RTL8380_SPIF_CFG_MMIO_ADDR_IO_OFFSET)
  #define RTL8380_SPIF_CFG_MMIO_DUMMY_CYCLES_OFFSET                                                            (13)
  #define RTL8380_SPIF_CFG_MMIO_DUMMY_CYCLES_MASK                                                              (0x7 << RTL8380_SPIF_CFG_MMIO_DUMMY_CYCLES_OFFSET)
  #define RTL8380_SPIF_CFG_MMIO_DATA_IO_OFFSET                                                                 (11)
  #define RTL8380_SPIF_CFG_MMIO_DATA_IO_MASK                                                                   (0x3 << RTL8380_SPIF_CFG_MMIO_DATA_IO_OFFSET)
  #define RTL8380_SPIF_CFG_MMIO_HOLD_TILL_SFDR2_OFFSET                                                         (10)
  #define RTL8380_SPIF_CFG_MMIO_HOLD_TILL_SFDR2_MASK                                                           (0x1 << RTL8380_SPIF_CFG_MMIO_HOLD_TILL_SFDR2_OFFSET)

#define RTL8380_SPIF_CTRL_STS_ADDR                                                                             (0x1208)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB0_OFFSET                                                                (31)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB0_MASK                                                                  (0x1 << RTL8380_SPIF_CTRL_STS_SPI_CSB0_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB1_OFFSET                                                                (30)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB1_MASK                                                                  (0x1 << RTL8380_SPIF_CTRL_STS_SPI_CSB1_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_LEN_OFFSET                                                                     (28)
  #define RTL8380_SPIF_CTRL_STS_LEN_MASK                                                                       (0x3 << RTL8380_SPIF_CTRL_STS_LEN_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_SPI_RDY_OFFSET                                                                 (27)
  #define RTL8380_SPIF_CTRL_STS_SPI_RDY_MASK                                                                   (0x1 << RTL8380_SPIF_CTRL_STS_SPI_RDY_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_IO_WIDTH_OFFSET                                                                (25)
  #define RTL8380_SPIF_CTRL_STS_IO_WIDTH_MASK                                                                  (0x3 << RTL8380_SPIF_CTRL_STS_IO_WIDTH_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_CHIP_SEL_OFFSET                                                                (24)
  #define RTL8380_SPIF_CTRL_STS_CHIP_SEL_MASK                                                                  (0x1 << RTL8380_SPIF_CTRL_STS_CHIP_SEL_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_CMD_BYTE_OFFSET                                                                (16)
  #define RTL8380_SPIF_CTRL_STS_CMD_BYTE_MASK                                                                  (0xFF << RTL8380_SPIF_CTRL_STS_CMD_BYTE_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB2_OFFSET                                                                (15)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB2_MASK                                                                  (0x1 << RTL8380_SPIF_CTRL_STS_SPI_CSB2_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB3_OFFSET                                                                (14)
  #define RTL8380_SPIF_CTRL_STS_SPI_CSB3_MASK                                                                  (0x1 << RTL8380_SPIF_CTRL_STS_SPI_CSB3_OFFSET)
  #define RTL8380_SPIF_CTRL_STS_SPI_ENTER_PIO_OFFSET                                                           (13)
  #define RTL8380_SPIF_CTRL_STS_SPI_ENTER_PIO_MASK                                                             (0x1 << RTL8380_SPIF_CTRL_STS_SPI_ENTER_PIO_OFFSET)

#define RTL8380_SPIF_PIO_DATA_ADDR                                                                             (0x120C)
  #define RTL8380_SPIF_PIO_DATA_DATA3_OFFSET                                                                   (24)
  #define RTL8380_SPIF_PIO_DATA_DATA3_MASK                                                                     (0xFF << RTL8380_SPIF_PIO_DATA_DATA3_OFFSET)
  #define RTL8380_SPIF_PIO_DATA_DATA2_OFFSET                                                                   (16)
  #define RTL8380_SPIF_PIO_DATA_DATA2_MASK                                                                     (0xFF << RTL8380_SPIF_PIO_DATA_DATA2_OFFSET)
  #define RTL8380_SPIF_PIO_DATA_DATA1_OFFSET                                                                   (8)
  #define RTL8380_SPIF_PIO_DATA_DATA1_MASK                                                                     (0xFF << RTL8380_SPIF_PIO_DATA_DATA1_OFFSET)
  #define RTL8380_SPIF_PIO_DATA_DATA0_OFFSET                                                                   (0)
  #define RTL8380_SPIF_PIO_DATA_DATA0_MASK                                                                     (0xFF << RTL8380_SPIF_PIO_DATA_DATA0_OFFSET)

#define RTL8380_SPIF_MMIO_DATA_ADDR                                                                            (0x1210)
  #define RTL8380_SPIF_MMIO_DATA_DATA3_OFFSET                                                                  (24)
  #define RTL8380_SPIF_MMIO_DATA_DATA3_MASK                                                                    (0xFF << RTL8380_SPIF_MMIO_DATA_DATA3_OFFSET)
  #define RTL8380_SPIF_MMIO_DATA_DATA2_OFFSET                                                                  (16)
  #define RTL8380_SPIF_MMIO_DATA_DATA2_MASK                                                                    (0xFF << RTL8380_SPIF_MMIO_DATA_DATA2_OFFSET)
  #define RTL8380_SPIF_MMIO_DATA_DATA1_OFFSET                                                                  (8)
  #define RTL8380_SPIF_MMIO_DATA_DATA1_MASK                                                                    (0xFF << RTL8380_SPIF_MMIO_DATA_DATA1_OFFSET)
  #define RTL8380_SPIF_MMIO_DATA_DATA0_OFFSET                                                                  (0)
  #define RTL8380_SPIF_MMIO_DATA_DATA0_MASK                                                                    (0xFF << RTL8380_SPIF_MMIO_DATA_DATA0_OFFSET)

/*
 * Feature: SRAM Control 
 */
#define RTL8380_SRAM_SEG_ADDR_ADDR                                                                             (0x4000)
  #define RTL8380_SRAM_SEG_ADDR_ADDR_OFFSET                                                                    (17)
  #define RTL8380_SRAM_SEG_ADDR_ADDR_MASK                                                                      (0x7FFF << RTL8380_SRAM_SEG_ADDR_ADDR_OFFSET)
  #define RTL8380_SRAM_SEG_ADDR_ADDR_ZERO_OFFSET                                                               (1)
  #define RTL8380_SRAM_SEG_ADDR_ADDR_ZERO_MASK                                                                 (0xFFFF << RTL8380_SRAM_SEG_ADDR_ADDR_ZERO_OFFSET)
  #define RTL8380_SRAM_SEG_ADDR_ENSRAM_OFFSET                                                                  (0)
  #define RTL8380_SRAM_SEG_ADDR_ENSRAM_MASK                                                                    (0x1 << RTL8380_SRAM_SEG_ADDR_ENSRAM_OFFSET)

#define RTL8380_SRAM_SEG_SIZE_ADDR                                                                             (0x4004)
  #define RTL8380_SRAM_SEG_SIZE_SIZE_OFFSET                                                                    (0)
  #define RTL8380_SRAM_SEG_SIZE_SIZE_MASK                                                                      (0xF << RTL8380_SRAM_SEG_SIZE_SIZE_OFFSET)

#define RTL8380_SRAM_SEG_BASE_ADDR                                                                             (0x4008)
  #define RTL8380_SRAM_SEG_BASE_BASE_OFFSET                                                                    (0)
  #define RTL8380_SRAM_SEG_BASE_BASE_MASK                                                                      (0xFFFF << RTL8380_SRAM_SEG_BASE_BASE_OFFSET)

#define RTL8380_SCRATCHPAD_SRAM_CFG_ADDR                                                                       (0x400C)
  #define RTL8380_SCRATCHPAD_SRAM_CFG_ENSPINF_OFFSET                                                           (0)
  #define RTL8380_SCRATCHPAD_SRAM_CFG_ENSPINF_MASK                                                             (0x1 << RTL8380_SCRATCHPAD_SRAM_CFG_ENSPINF_OFFSET)

/*
 * Feature: UART 
 */
#define RTL8380_UART0_RX_TX_DIV_LSB_ADDR                                                                       (0x2000)
  #define RTL8380_UART0_RX_TX_DIV_LSB_RBR_THR_DLL_OFFSET                                                       (24)
  #define RTL8380_UART0_RX_TX_DIV_LSB_RBR_THR_DLL_MASK                                                         (0xFF << RTL8380_UART0_RX_TX_DIV_LSB_RBR_THR_DLL_OFFSET)

#define RTL8380_UART0_INTR_EN_DIV_MSB_ADDR                                                                     (0x2004)
  #define RTL8380_UART0_INTR_EN_DIV_MSB_IER_DLM_OFFSET                                                         (24)
  #define RTL8380_UART0_INTR_EN_DIV_MSB_IER_DLM_MASK                                                           (0xFF << RTL8380_UART0_INTR_EN_DIV_MSB_IER_DLM_OFFSET)

#define RTL8380_UART0_INTR_ID_FIFO_CTRL_ADDR                                                                   (0x2008)
  #define RTL8380_UART0_INTR_ID_FIFO_CTRL_IIR_FCR_OFFSET                                                       (24)
  #define RTL8380_UART0_INTR_ID_FIFO_CTRL_IIR_FCR_MASK                                                         (0xFF << RTL8380_UART0_INTR_ID_FIFO_CTRL_IIR_FCR_OFFSET)

#define RTL8380_UART0_LINE_CTRL_ADDR                                                                           (0x200C)
  #define RTL8380_UART0_LINE_CTRL_DLAB_OFFSET                                                                  (31)
  #define RTL8380_UART0_LINE_CTRL_DLAB_MASK                                                                    (0x1 << RTL8380_UART0_LINE_CTRL_DLAB_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_BRK_OFFSET                                                                   (30)
  #define RTL8380_UART0_LINE_CTRL_BRK_MASK                                                                     (0x1 << RTL8380_UART0_LINE_CTRL_BRK_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_EPS_OFFSET                                                                   (28)
  #define RTL8380_UART0_LINE_CTRL_EPS_MASK                                                                     (0x3 << RTL8380_UART0_LINE_CTRL_EPS_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_PEN_OFFSET                                                                   (27)
  #define RTL8380_UART0_LINE_CTRL_PEN_MASK                                                                     (0x1 << RTL8380_UART0_LINE_CTRL_PEN_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_STB_OFFSET                                                                   (26)
  #define RTL8380_UART0_LINE_CTRL_STB_MASK                                                                     (0x1 << RTL8380_UART0_LINE_CTRL_STB_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_WLS1_OFFSET                                                                  (24)
  #define RTL8380_UART0_LINE_CTRL_WLS1_MASK                                                                    (0x3 << RTL8380_UART0_LINE_CTRL_WLS1_OFFSET)

#define RTL8380_UART0_MODEM_CTRL_ADDR                                                                          (0x2010)
  #define RTL8380_UART0_MODEM_CTRL_LXCLK_SEL_OFFSET                                                            (30)
  #define RTL8380_UART0_MODEM_CTRL_LXCLK_SEL_MASK                                                              (0x1 << RTL8380_UART0_MODEM_CTRL_LXCLK_SEL_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_AFE_OFFSET                                                                  (29)
  #define RTL8380_UART0_MODEM_CTRL_AFE_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_CTRL_AFE_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_LOOP_OFFSET                                                                 (28)
  #define RTL8380_UART0_MODEM_CTRL_LOOP_MASK                                                                   (0x1 << RTL8380_UART0_MODEM_CTRL_LOOP_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_OUT2_OFFSET                                                                 (27)
  #define RTL8380_UART0_MODEM_CTRL_OUT2_MASK                                                                   (0x1 << RTL8380_UART0_MODEM_CTRL_OUT2_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_OUT1_OFFSET                                                                 (26)
  #define RTL8380_UART0_MODEM_CTRL_OUT1_MASK                                                                   (0x1 << RTL8380_UART0_MODEM_CTRL_OUT1_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_RTS_OFFSET                                                                  (25)
  #define RTL8380_UART0_MODEM_CTRL_RTS_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_CTRL_RTS_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_DTR_OFFSET                                                                  (24)
  #define RTL8380_UART0_MODEM_CTRL_DTR_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_CTRL_DTR_OFFSET)

#define RTL8380_UART0_LINE_STS_ADDR                                                                            (0x2014)
  #define RTL8380_UART0_LINE_STS_RFE_OFFSET                                                                    (31)
  #define RTL8380_UART0_LINE_STS_RFE_MASK                                                                      (0x1 << RTL8380_UART0_LINE_STS_RFE_OFFSET)
  #define RTL8380_UART0_LINE_STS_TEMT_OFFSET                                                                   (30)
  #define RTL8380_UART0_LINE_STS_TEMT_MASK                                                                     (0x1 << RTL8380_UART0_LINE_STS_TEMT_OFFSET)
  #define RTL8380_UART0_LINE_STS_THRE_OFFSET                                                                   (29)
  #define RTL8380_UART0_LINE_STS_THRE_MASK                                                                     (0x1 << RTL8380_UART0_LINE_STS_THRE_OFFSET)
  #define RTL8380_UART0_LINE_STS_BI_OFFSET                                                                     (28)
  #define RTL8380_UART0_LINE_STS_BI_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_BI_OFFSET)
  #define RTL8380_UART0_LINE_STS_FE_OFFSET                                                                     (27)
  #define RTL8380_UART0_LINE_STS_FE_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_FE_OFFSET)
  #define RTL8380_UART0_LINE_STS_PE_OFFSET                                                                     (26)
  #define RTL8380_UART0_LINE_STS_PE_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_PE_OFFSET)
  #define RTL8380_UART0_LINE_STS_OE_OFFSET                                                                     (25)
  #define RTL8380_UART0_LINE_STS_OE_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_OE_OFFSET)
  #define RTL8380_UART0_LINE_STS_DR_OFFSET                                                                     (24)
  #define RTL8380_UART0_LINE_STS_DR_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_DR_OFFSET)

#define RTL8380_UART0_MODEM_STS_ADDR                                                                           (0x2018)
  #define RTL8380_UART0_MODEM_STS_DCTS_OFFSET                                                                  (31)
  #define RTL8380_UART0_MODEM_STS_DCTS_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_DCTS_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DDSR_OFFSET                                                                  (30)
  #define RTL8380_UART0_MODEM_STS_DDSR_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_DDSR_OFFSET)
  #define RTL8380_UART0_MODEM_STS_TERI_OFFSET                                                                  (29)
  #define RTL8380_UART0_MODEM_STS_TERI_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_TERI_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DDCD_OFFSET                                                                  (28)
  #define RTL8380_UART0_MODEM_STS_DDCD_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_DDCD_OFFSET)
  #define RTL8380_UART0_MODEM_STS_CTS_OFFSET                                                                   (27)
  #define RTL8380_UART0_MODEM_STS_CTS_MASK                                                                     (0x1 << RTL8380_UART0_MODEM_STS_CTS_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DSR_OFFSET                                                                   (26)
  #define RTL8380_UART0_MODEM_STS_DSR_MASK                                                                     (0x1 << RTL8380_UART0_MODEM_STS_DSR_OFFSET)
  #define RTL8380_UART0_MODEM_STS_RI_OFFSET                                                                    (25)
  #define RTL8380_UART0_MODEM_STS_RI_MASK                                                                      (0x1 << RTL8380_UART0_MODEM_STS_RI_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DCD_OFFSET                                                                   (24)
  #define RTL8380_UART0_MODEM_STS_DCD_MASK                                                                     (0x1 << RTL8380_UART0_MODEM_STS_DCD_OFFSET)

#define RTL8380_UART0_SCRATCH_ADDR                                                                             (0x201C)
  #define RTL8380_UART0_SCRATCH_TBD_OFFSET                                                                     (0)
  #define RTL8380_UART0_SCRATCH_TBD_MASK                                                                       (0xFFFFFFFF << RTL8380_UART0_SCRATCH_TBD_OFFSET)

/*
 * Feature: INTR 
 */
#define RTL8380_GLBL_INTR_MSK_ADDR                                                                             (0x3000)
  #define RTL8380_GLBL_INTR_MSK_UART0_IE_OFFSET                                                                (31)
  #define RTL8380_GLBL_INTR_MSK_UART0_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_UART0_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_UART1_IE_OFFSET                                                                (30)
  #define RTL8380_GLBL_INTR_MSK_UART1_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_UART1_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC0_IE_OFFSET                                                                  (29)
  #define RTL8380_GLBL_INTR_MSK_TC0_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_TC0_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC1_IE_OFFSET                                                                  (28)
  #define RTL8380_GLBL_INTR_MSK_TC1_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_TC1_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_OCPTO_IE_OFFSET                                                                (27)
  #define RTL8380_GLBL_INTR_MSK_OCPTO_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_OCPTO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_HLXTO_IE_OFFSET                                                                (26)
  #define RTL8380_GLBL_INTR_MSK_HLXTO_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_HLXTO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_SLXTO_IE_OFFSET                                                                (25)
  #define RTL8380_GLBL_INTR_MSK_SLXTO_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_SLXTO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_NIC_IE_OFFSET                                                                  (24)
  #define RTL8380_GLBL_INTR_MSK_NIC_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_NIC_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_GPIO_ABC_IE_OFFSET                                                             (23)
  #define RTL8380_GLBL_INTR_MSK_GPIO_ABC_IE_MASK                                                               (0x1 << RTL8380_GLBL_INTR_MSK_GPIO_ABC_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_SECURITY_IE_OFFSET                                                             (22)
  #define RTL8380_GLBL_INTR_MSK_SECURITY_IE_MASK                                                               (0x1 << RTL8380_GLBL_INTR_MSK_SECURITY_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_SWCORE_IE_OFFSET                                                               (20)
  #define RTL8380_GLBL_INTR_MSK_SWCORE_IE_MASK                                                                 (0x1 << RTL8380_GLBL_INTR_MSK_SWCORE_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_WDT_PH1TO_IE_OFFSET                                                            (19)
  #define RTL8380_GLBL_INTR_MSK_WDT_PH1TO_IE_MASK                                                              (0x1 << RTL8380_GLBL_INTR_MSK_WDT_PH1TO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_WDT_PH2TO_IE_OFFSET                                                            (18)
  #define RTL8380_GLBL_INTR_MSK_WDT_PH2TO_IE_MASK                                                              (0x1 << RTL8380_GLBL_INTR_MSK_WDT_PH2TO_IE_OFFSET)

#define RTL8380_GLBL_INTR_STS_ADDR                                                                             (0x3004)
  #define RTL8380_GLBL_INTR_STS_UART0_IP_OFFSET                                                                (31)
  #define RTL8380_GLBL_INTR_STS_UART0_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_UART0_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_UART1_IP_OFFSET                                                                (30)
  #define RTL8380_GLBL_INTR_STS_UART1_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_UART1_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC0_IP_OFFSET                                                                  (29)
  #define RTL8380_GLBL_INTR_STS_TC0_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_TC0_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC1_IP_OFFSET                                                                  (28)
  #define RTL8380_GLBL_INTR_STS_TC1_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_TC1_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_OCPTO_IP_OFFSET                                                                (27)
  #define RTL8380_GLBL_INTR_STS_OCPTO_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_OCPTO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_HLXTO_IP_OFFSET                                                                (26)
  #define RTL8380_GLBL_INTR_STS_HLXTO_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_HLXTO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_SLXTO_IP_OFFSET                                                                (25)
  #define RTL8380_GLBL_INTR_STS_SLXTO_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_SLXTO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_NIC_IP_OFFSET                                                                  (24)
  #define RTL8380_GLBL_INTR_STS_NIC_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_NIC_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_GPIO_ABC_IP_OFFSET                                                             (23)
  #define RTL8380_GLBL_INTR_STS_GPIO_ABC_IP_MASK                                                               (0x1 << RTL8380_GLBL_INTR_STS_GPIO_ABC_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_SECURITY_IP_OFFSET                                                             (22)
  #define RTL8380_GLBL_INTR_STS_SECURITY_IP_MASK                                                               (0x1 << RTL8380_GLBL_INTR_STS_SECURITY_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_SWCORE_IP_OFFSET                                                               (20)
  #define RTL8380_GLBL_INTR_STS_SWCORE_IP_MASK                                                                 (0x1 << RTL8380_GLBL_INTR_STS_SWCORE_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_WDT_PH1TO_IP_OFFSET                                                            (19)
  #define RTL8380_GLBL_INTR_STS_WDT_PH1TO_IP_MASK                                                              (0x1 << RTL8380_GLBL_INTR_STS_WDT_PH1TO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_WDT_PH2TO_IP_OFFSET                                                            (18)
  #define RTL8380_GLBL_INTR_STS_WDT_PH2TO_IP_MASK                                                              (0x1 << RTL8380_GLBL_INTR_STS_WDT_PH2TO_IP_OFFSET)

#define RTL8380_INTR_ROUTINE_0_ADDR                                                                            (0x3008)
  #define RTL8380_INTR_ROUTINE_0_UART0_RS_OFFSET                                                               (28)
  #define RTL8380_INTR_ROUTINE_0_UART0_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_UART0_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_UART1_RS_OFFSET                                                               (24)
  #define RTL8380_INTR_ROUTINE_0_UART1_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_UART1_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_TC0_RS_OFFSET                                                                 (20)
  #define RTL8380_INTR_ROUTINE_0_TC0_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_0_TC0_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_TC1_RS_OFFSET                                                                 (16)
  #define RTL8380_INTR_ROUTINE_0_TC1_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_0_TC1_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_OCPTO_RS_OFFSET                                                               (12)
  #define RTL8380_INTR_ROUTINE_0_OCPTO_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_OCPTO_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_HLXTO_RS_OFFSET                                                               (8)
  #define RTL8380_INTR_ROUTINE_0_HLXTO_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_HLXTO_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_SLXTO_RS_OFFSET                                                               (4)
  #define RTL8380_INTR_ROUTINE_0_SLXTO_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_SLXTO_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_NIC_RS_OFFSET                                                                 (0)
  #define RTL8380_INTR_ROUTINE_0_NIC_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_0_NIC_RS_OFFSET)

#define RTL8380_INTR_ROUTINE_1_ADDR                                                                            (0x300C)
  #define RTL8380_INTR_ROUTINE_1_GPIO_ABC_RS_OFFSET                                                            (28)
  #define RTL8380_INTR_ROUTINE_1_GPIO_ABC_RS_MASK                                                              (0xF << RTL8380_INTR_ROUTINE_1_GPIO_ABC_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_1_SECURITY_RS_OFFSET                                                            (24)
  #define RTL8380_INTR_ROUTINE_1_SECURITY_RS_MASK                                                              (0xF << RTL8380_INTR_ROUTINE_1_SECURITY_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_1_SWCORE_RS_OFFSET                                                              (16)
  #define RTL8380_INTR_ROUTINE_1_SWCORE_RS_MASK                                                                (0xF << RTL8380_INTR_ROUTINE_1_SWCORE_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_1_WDT_PH1TO_RS_OFFSET                                                           (12)
  #define RTL8380_INTR_ROUTINE_1_WDT_PH1TO_RS_MASK                                                             (0xF << RTL8380_INTR_ROUTINE_1_WDT_PH1TO_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_1_WDT_PH2TO_RS_OFFSET                                                           (8)
  #define RTL8380_INTR_ROUTINE_1_WDT_PH2TO_RS_MASK                                                             (0xF << RTL8380_INTR_ROUTINE_1_WDT_PH2TO_RS_OFFSET)

/*
 * Feature: TIMER 
 */
#define RTL8380_TMR_CNTR_0_DATA_ADDR                                                                           (0x3100)
  #define RTL8380_TMR_CNTR_0_DATA_TC0DATA_OFFSET                                                               (8)
  #define RTL8380_TMR_CNTR_0_DATA_TC0DATA_MASK                                                                 (0xFFFFFF << RTL8380_TMR_CNTR_0_DATA_TC0DATA_OFFSET)

#define RTL8380_TMR_CNTR_1_DATA_ADDR                                                                           (0x3104)
  #define RTL8380_TMR_CNTR_1_DATA_TC1DATA_OFFSET                                                               (8)
  #define RTL8380_TMR_CNTR_1_DATA_TC1DATA_MASK                                                                 (0xFFFFFF << RTL8380_TMR_CNTR_1_DATA_TC1DATA_OFFSET)

#define RTL8380_TMR_CNTR_0_CNTR_ADDR                                                                           (0x3108)
  #define RTL8380_TMR_CNTR_0_CNTR_TC0VALUE_OFFSET                                                              (8)
  #define RTL8380_TMR_CNTR_0_CNTR_TC0VALUE_MASK                                                                (0xFFFFFF << RTL8380_TMR_CNTR_0_CNTR_TC0VALUE_OFFSET)

#define RTL8380_TMR_CNTR_1_CNTR_ADDR                                                                           (0x310C)
  #define RTL8380_TMR_CNTR_1_CNTR_TC1VALUE_OFFSET                                                              (8)
  #define RTL8380_TMR_CNTR_1_CNTR_TC1VALUE_MASK                                                                (0xFFFFFF << RTL8380_TMR_CNTR_1_CNTR_TC1VALUE_OFFSET)

#define RTL8380_TMR_CNTR_CTRL_ADDR                                                                             (0x3110)
  #define RTL8380_TMR_CNTR_CTRL_TC0EN_OFFSET                                                                   (31)
  #define RTL8380_TMR_CNTR_CTRL_TC0EN_MASK                                                                     (0x1 << RTL8380_TMR_CNTR_CTRL_TC0EN_OFFSET)
  #define RTL8380_TMR_CNTR_CTRL_TC0MODE_OFFSET                                                                 (30)
  #define RTL8380_TMR_CNTR_CTRL_TC0MODE_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_CTRL_TC0MODE_OFFSET)
  #define RTL8380_TMR_CNTR_CTRL_TC1EN_OFFSET                                                                   (29)
  #define RTL8380_TMR_CNTR_CTRL_TC1EN_MASK                                                                     (0x1 << RTL8380_TMR_CNTR_CTRL_TC1EN_OFFSET)
  #define RTL8380_TMR_CNTR_CTRL_TC1MODE_OFFSET                                                                 (28)
  #define RTL8380_TMR_CNTR_CTRL_TC1MODE_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_CTRL_TC1MODE_OFFSET)

#define RTL8380_TMR_CNTR_INTR_ADDR                                                                             (0x3114)
  #define RTL8380_TMR_CNTR_INTR_TC0IE_OFFSET                                                                   (31)
  #define RTL8380_TMR_CNTR_INTR_TC0IE_MASK                                                                     (0x1 << RTL8380_TMR_CNTR_INTR_TC0IE_OFFSET)
  #define RTL8380_TMR_CNTR_INTR_TC1IE_OFFSET                                                                   (30)
  #define RTL8380_TMR_CNTR_INTR_TC1IE_MASK                                                                     (0x1 << RTL8380_TMR_CNTR_INTR_TC1IE_OFFSET)
  #define RTL8380_TMR_CNTR_INTR_TC0IP_OFFSET                                                                   (29)
  #define RTL8380_TMR_CNTR_INTR_TC0IP_MASK                                                                     (0x1 << RTL8380_TMR_CNTR_INTR_TC0IP_OFFSET)
  #define RTL8380_TMR_CNTR_INTR_TC1IP_OFFSET                                                                   (28)
  #define RTL8380_TMR_CNTR_INTR_TC1IP_MASK                                                                     (0x1 << RTL8380_TMR_CNTR_INTR_TC1IP_OFFSET)

#define RTL8380_CLK_DIV_BASE_ADDR                                                                              (0x3118)
  #define RTL8380_CLK_DIV_BASE_DIVFACTOR_OFFSET                                                                (16)
  #define RTL8380_CLK_DIV_BASE_DIVFACTOR_MASK                                                                  (0xFFFF << RTL8380_CLK_DIV_BASE_DIVFACTOR_OFFSET)

#define RTL8380_WDOG_CNTR_ADDR                                                                                 (0x311C)
  #define RTL8380_WDOG_CNTR_WDT_KICK_OFFSET                                                                    (31)
  #define RTL8380_WDOG_CNTR_WDT_KICK_MASK                                                                      (0x1 << RTL8380_WDOG_CNTR_WDT_KICK_OFFSET)

#define RTL8380_WDOG_INTR_ADDR                                                                                 (0x3120)
  #define RTL8380_WDOG_INTR_PH1_IP_OFFSET                                                                      (31)
  #define RTL8380_WDOG_INTR_PH1_IP_MASK                                                                        (0x1 << RTL8380_WDOG_INTR_PH1_IP_OFFSET)
  #define RTL8380_WDOG_INTR_PH2_IP_OFFSET                                                                      (30)
  #define RTL8380_WDOG_INTR_PH2_IP_MASK                                                                        (0x1 << RTL8380_WDOG_INTR_PH2_IP_OFFSET)

#define RTL8380_WDOG_CTRL_ADDR                                                                                 (0x3124)
  #define RTL8380_WDOG_CTRL_WDT_E_OFFSET                                                                       (31)
  #define RTL8380_WDOG_CTRL_WDT_E_MASK                                                                         (0x1 << RTL8380_WDOG_CTRL_WDT_E_OFFSET)
  #define RTL8380_WDOG_CTRL_WDT_CLK_SC_OFFSET                                                                  (29)
  #define RTL8380_WDOG_CTRL_WDT_CLK_SC_MASK                                                                    (0x3 << RTL8380_WDOG_CTRL_WDT_CLK_SC_OFFSET)
  #define RTL8380_WDOG_CTRL_PH1_TO_OFFSET                                                                      (22)
  #define RTL8380_WDOG_CTRL_PH1_TO_MASK                                                                        (0x1F << RTL8380_WDOG_CTRL_PH1_TO_OFFSET)
  #define RTL8380_WDOG_CTRL_PH2_TO_OFFSET                                                                      (15)
  #define RTL8380_WDOG_CTRL_PH2_TO_MASK                                                                        (0x1F << RTL8380_WDOG_CTRL_PH2_TO_OFFSET)
  #define RTL8380_WDOG_CTRL_WDT_RESET_MODE_OFFSET                                                              (0)
  #define RTL8380_WDOG_CTRL_WDT_RESET_MODE_MASK                                                                (0x3 << RTL8380_WDOG_CTRL_WDT_RESET_MODE_OFFSET)

/*
 * Feature: OCP & LX Timeout Monitor 
 */
#define RTL8380_HS_LX_TO_CTRL_ADDR                                                                             (0x3400)
  #define RTL8380_HS_LX_TO_CTRL_HLX_TCEN_OFFSET                                                                (31)
  #define RTL8380_HS_LX_TO_CTRL_HLX_TCEN_MASK                                                                  (0x1 << RTL8380_HS_LX_TO_CTRL_HLX_TCEN_OFFSET)
  #define RTL8380_HS_LX_TO_CTRL_HLX_TCT_OFFSET                                                                 (28)
  #define RTL8380_HS_LX_TO_CTRL_HLX_TCT_MASK                                                                   (0x7 << RTL8380_HS_LX_TO_CTRL_HLX_TCT_OFFSET)

#define RTL8380_HS_LX_TO_INTR_ADDR                                                                             (0x3404)
  #define RTL8380_HS_LX_TO_INTR_HLX_IP_OFFSET                                                                  (31)
  #define RTL8380_HS_LX_TO_INTR_HLX_IP_MASK                                                                    (0x1 << RTL8380_HS_LX_TO_INTR_HLX_IP_OFFSET)

#define RTL8380_HS_LX_TO_MONT_ADDR_ADDR                                                                        (0x3408)
  #define RTL8380_HS_LX_TO_MONT_ADDR_HLX_ADDR_OFFSET                                                           (0)
  #define RTL8380_HS_LX_TO_MONT_ADDR_HLX_ADDR_MASK                                                             (0xFFFFFFFF << RTL8380_HS_LX_TO_MONT_ADDR_HLX_ADDR_OFFSET)

#define RTL8380_SLV_LX_TO_CTRL_ADDR                                                                            (0x340C)
  #define RTL8380_SLV_LX_TO_CTRL_SLX_TCEN_OFFSET                                                               (31)
  #define RTL8380_SLV_LX_TO_CTRL_SLX_TCEN_MASK                                                                 (0x1 << RTL8380_SLV_LX_TO_CTRL_SLX_TCEN_OFFSET)
  #define RTL8380_SLV_LX_TO_CTRL_SLX_TCT_OFFSET                                                                (28)
  #define RTL8380_SLV_LX_TO_CTRL_SLX_TCT_MASK                                                                  (0x7 << RTL8380_SLV_LX_TO_CTRL_SLX_TCT_OFFSET)

#define RTL8380_SLV_LX_TO_INTR_ADDR                                                                            (0x3410)
  #define RTL8380_SLV_LX_TO_INTR_SLX_IP_OFFSET                                                                 (31)
  #define RTL8380_SLV_LX_TO_INTR_SLX_IP_MASK                                                                   (0x1 << RTL8380_SLV_LX_TO_INTR_SLX_IP_OFFSET)

#define RTL8380_SLV_LX_TO_MONT_ADDR_ADDR                                                                       (0x3414)
  #define RTL8380_SLV_LX_TO_MONT_ADDR_SLX_ADDR_OFFSET                                                          (0)
  #define RTL8380_SLV_LX_TO_MONT_ADDR_SLX_ADDR_MASK                                                            (0xFFFFFFFF << RTL8380_SLV_LX_TO_MONT_ADDR_SLX_ADDR_OFFSET)

#define RTL8380_OCP_TO_CTRL_ADDR                                                                               (0x5100)
  #define RTL8380_OCP_TO_CTRL_OCP_TCEN_OFFSET                                                                  (31)
  #define RTL8380_OCP_TO_CTRL_OCP_TCEN_MASK                                                                    (0x1 << RTL8380_OCP_TO_CTRL_OCP_TCEN_OFFSET)
  #define RTL8380_OCP_TO_CTRL_OCP_BERR_OFFSET                                                                  (30)
  #define RTL8380_OCP_TO_CTRL_OCP_BERR_MASK                                                                    (0x1 << RTL8380_OCP_TO_CTRL_OCP_BERR_OFFSET)
  #define RTL8380_OCP_TO_CTRL_OCP_TCT_OFFSET                                                                   (27)
  #define RTL8380_OCP_TO_CTRL_OCP_TCT_MASK                                                                     (0x7 << RTL8380_OCP_TO_CTRL_OCP_TCT_OFFSET)

#define RTL8380_OCP_TO_INTR_ADDR                                                                               (0x5104)
  #define RTL8380_OCP_TO_INTR_OCP_IP_OFFSET                                                                    (31)
  #define RTL8380_OCP_TO_INTR_OCP_IP_MASK                                                                      (0x1 << RTL8380_OCP_TO_INTR_OCP_IP_OFFSET)

#define RTL8380_OCP_TO_MONT_ADDR_ADDR                                                                          (0x5108)
  #define RTL8380_OCP_TO_MONT_ADDR_OCP_ADDR_OFFSET                                                             (0)
  #define RTL8380_OCP_TO_MONT_ADDR_OCP_ADDR_MASK                                                               (0xFFFFFFFF << RTL8380_OCP_TO_MONT_ADDR_OCP_ADDR_OFFSET)

/*
 * Feature: GPIO 
 */
#define RTL8380_GPIO_ABC_CTRL_ADDR                                                                             (0x3500)
  #define RTL8380_GPIO_ABC_CTRL_PFC_A_OFFSET                                                                   (24)
  #define RTL8380_GPIO_ABC_CTRL_PFC_A_MASK                                                                     (0xFF << RTL8380_GPIO_ABC_CTRL_PFC_A_OFFSET)
  #define RTL8380_GPIO_ABC_CTRL_PFC_B_OFFSET                                                                   (16)
  #define RTL8380_GPIO_ABC_CTRL_PFC_B_MASK                                                                     (0xFF << RTL8380_GPIO_ABC_CTRL_PFC_B_OFFSET)
  #define RTL8380_GPIO_ABC_CTRL_PFC_C_OFFSET                                                                   (8)
  #define RTL8380_GPIO_ABC_CTRL_PFC_C_MASK                                                                     (0xFF << RTL8380_GPIO_ABC_CTRL_PFC_C_OFFSET)

#define RTL8380_GPIO_ABC_DIR_ADDR                                                                              (0x3508)
  #define RTL8380_GPIO_ABC_DIR_DRC_A_OFFSET                                                                    (24)
  #define RTL8380_GPIO_ABC_DIR_DRC_A_MASK                                                                      (0xFF << RTL8380_GPIO_ABC_DIR_DRC_A_OFFSET)
  #define RTL8380_GPIO_ABC_DIR_DRC_B_OFFSET                                                                    (16)
  #define RTL8380_GPIO_ABC_DIR_DRC_B_MASK                                                                      (0xFF << RTL8380_GPIO_ABC_DIR_DRC_B_OFFSET)
  #define RTL8380_GPIO_ABC_DIR_DRC_C_OFFSET                                                                    (8)
  #define RTL8380_GPIO_ABC_DIR_DRC_C_MASK                                                                      (0xFF << RTL8380_GPIO_ABC_DIR_DRC_C_OFFSET)

#define RTL8380_GPIO_ABC_DATA_ADDR                                                                             (0x350C)
  #define RTL8380_GPIO_ABC_DATA_PD_A_OFFSET                                                                    (24)
  #define RTL8380_GPIO_ABC_DATA_PD_A_MASK                                                                      (0xFF << RTL8380_GPIO_ABC_DATA_PD_A_OFFSET)
  #define RTL8380_GPIO_ABC_DATA_PD_B_OFFSET                                                                    (16)
  #define RTL8380_GPIO_ABC_DATA_PD_B_MASK                                                                      (0xFF << RTL8380_GPIO_ABC_DATA_PD_B_OFFSET)
  #define RTL8380_GPIO_ABC_DATA_PD_C_OFFSET                                                                    (8)
  #define RTL8380_GPIO_ABC_DATA_PD_C_MASK                                                                      (0xFF << RTL8380_GPIO_ABC_DATA_PD_C_OFFSET)

#define RTL8380_GPIO_ABC_INTR_STS_ADDR                                                                         (0x3510)
  #define RTL8380_GPIO_ABC_INTR_STS_IPS_A_OFFSET                                                               (24)
  #define RTL8380_GPIO_ABC_INTR_STS_IPS_A_MASK                                                                 (0xFF << RTL8380_GPIO_ABC_INTR_STS_IPS_A_OFFSET)
  #define RTL8380_GPIO_ABC_INTR_STS_IPS_B_OFFSET                                                               (16)
  #define RTL8380_GPIO_ABC_INTR_STS_IPS_B_MASK                                                                 (0xFF << RTL8380_GPIO_ABC_INTR_STS_IPS_B_OFFSET)
  #define RTL8380_GPIO_ABC_INTR_STS_IPS_C_OFFSET                                                               (8)
  #define RTL8380_GPIO_ABC_INTR_STS_IPS_C_MASK                                                                 (0xFF << RTL8380_GPIO_ABC_INTR_STS_IPS_C_OFFSET)

#define RTL8380_GPIO_AB_INTR_MODE_ADDR                                                                         (0x3514)
  #define RTL8380_GPIO_AB_INTR_MODE_PA7_IM_OFFSET                                                              (30)
  #define RTL8380_GPIO_AB_INTR_MODE_PA7_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA7_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA6_IM_OFFSET                                                              (28)
  #define RTL8380_GPIO_AB_INTR_MODE_PA6_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA6_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA5_IM_OFFSET                                                              (26)
  #define RTL8380_GPIO_AB_INTR_MODE_PA5_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA5_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA4_IM_OFFSET                                                              (24)
  #define RTL8380_GPIO_AB_INTR_MODE_PA4_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA4_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA3_IM_OFFSET                                                              (22)
  #define RTL8380_GPIO_AB_INTR_MODE_PA3_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA3_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA2_IM_OFFSET                                                              (20)
  #define RTL8380_GPIO_AB_INTR_MODE_PA2_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA2_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA1_IM_OFFSET                                                              (18)
  #define RTL8380_GPIO_AB_INTR_MODE_PA1_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA1_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA0_IM_OFFSET                                                              (16)
  #define RTL8380_GPIO_AB_INTR_MODE_PA0_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA0_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB7_IM_OFFSET                                                              (14)
  #define RTL8380_GPIO_AB_INTR_MODE_PB7_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB7_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB6_IM_OFFSET                                                              (12)
  #define RTL8380_GPIO_AB_INTR_MODE_PB6_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB6_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB5_IM_OFFSET                                                              (10)
  #define RTL8380_GPIO_AB_INTR_MODE_PB5_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB5_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB4_IM_OFFSET                                                              (8)
  #define RTL8380_GPIO_AB_INTR_MODE_PB4_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB4_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB3_IM_OFFSET                                                              (6)
  #define RTL8380_GPIO_AB_INTR_MODE_PB3_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB3_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB2_IM_OFFSET                                                              (4)
  #define RTL8380_GPIO_AB_INTR_MODE_PB2_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB2_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB1_IM_OFFSET                                                              (2)
  #define RTL8380_GPIO_AB_INTR_MODE_PB1_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB1_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB0_IM_OFFSET                                                              (0)
  #define RTL8380_GPIO_AB_INTR_MODE_PB0_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB0_IM_OFFSET)

#define RTL8380_GPIO_C_INTR_MODE_ADDR                                                                          (0x3518)
  #define RTL8380_GPIO_C_INTR_MODE_PC7_IM_OFFSET                                                               (30)
  #define RTL8380_GPIO_C_INTR_MODE_PC7_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC7_IM_OFFSET)
  #define RTL8380_GPIO_C_INTR_MODE_PC6_IM_OFFSET                                                               (28)
  #define RTL8380_GPIO_C_INTR_MODE_PC6_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC6_IM_OFFSET)
  #define RTL8380_GPIO_C_INTR_MODE_PC5_IM_OFFSET                                                               (26)
  #define RTL8380_GPIO_C_INTR_MODE_PC5_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC5_IM_OFFSET)
  #define RTL8380_GPIO_C_INTR_MODE_PC4_IM_OFFSET                                                               (24)
  #define RTL8380_GPIO_C_INTR_MODE_PC4_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC4_IM_OFFSET)
  #define RTL8380_GPIO_C_INTR_MODE_PC3_IM_OFFSET                                                               (22)
  #define RTL8380_GPIO_C_INTR_MODE_PC3_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC3_IM_OFFSET)
  #define RTL8380_GPIO_C_INTR_MODE_PC2_IM_OFFSET                                                               (20)
  #define RTL8380_GPIO_C_INTR_MODE_PC2_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC2_IM_OFFSET)
  #define RTL8380_GPIO_C_INTR_MODE_PC1_IM_OFFSET                                                               (18)
  #define RTL8380_GPIO_C_INTR_MODE_PC1_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC1_IM_OFFSET)
  #define RTL8380_GPIO_C_INTR_MODE_PC0_IM_OFFSET                                                               (16)
  #define RTL8380_GPIO_C_INTR_MODE_PC0_IM_MASK                                                                 (0x3 << RTL8380_GPIO_C_INTR_MODE_PC0_IM_OFFSET)

/*
 * Feature: DLL Analog Controllerr 
 */
#define RTL8380_DDR_DLL_CFG_ADDR                                                                               (0x3800)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_DIS_OFFSET                                                               (22)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_DIS_MASK                                                                 (0x1 << RTL8380_DDR_DLL_CFG_REG_DLL_DIS_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_PD_OFFSET                                                                (21)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_PD_MASK                                                                  (0x1 << RTL8380_DDR_DLL_CFG_REG_DLL_PD_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_DL_OFFSET                                                                (19)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_DL_MASK                                                                  (0x3 << RTL8380_DDR_DLL_CFG_REG_DLL_DL_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_STARTB_OFFSET                                                            (18)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_STARTB_MASK                                                              (0x1 << RTL8380_DDR_DLL_CFG_REG_DLL_STARTB_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_PFD_OFFSET                                                               (16)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_PFD_MASK                                                                 (0x3 << RTL8380_DDR_DLL_CFG_REG_DLL_PFD_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_VR_OFFSET                                                                (12)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_VR_MASK                                                                  (0xF << RTL8380_DDR_DLL_CFG_REG_DLL_VR_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_MD_OFFSET                                                                (9)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_MD_MASK                                                                  (0x7 << RTL8380_DDR_DLL_CFG_REG_DLL_MD_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_LF_OFFSET                                                                (6)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_LF_MASK                                                                  (0x7 << RTL8380_DDR_DLL_CFG_REG_DLL_LF_OFFSET)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_CP_OFFSET                                                                (0)
  #define RTL8380_DDR_DLL_CFG_REG_DLL_CP_MASK                                                                  (0x3F << RTL8380_DDR_DLL_CFG_REG_DLL_CP_OFFSET)

/*
 * Feature: DDR Pad Controller 
 */
#define RTL8380_DDR_PAD_ADDR                                                                                   (0x3A00)
  #define RTL8380_DDR_PAD_CLK_DUTY_TRIM_OFFSET                                                                 (30)
  #define RTL8380_DDR_PAD_CLK_DUTY_TRIM_MASK                                                                   (0x3 << RTL8380_DDR_PAD_CLK_DUTY_TRIM_OFFSET)
  #define RTL8380_DDR_PAD_PMOS_TRIM_OFFSET                                                                     (29)
  #define RTL8380_DDR_PAD_PMOS_TRIM_MASK                                                                       (0x1 << RTL8380_DDR_PAD_PMOS_TRIM_OFFSET)
  #define RTL8380_DDR_PAD_NMOS_TRIM_OFFSET                                                                     (28)
  #define RTL8380_DDR_PAD_NMOS_TRIM_MASK                                                                       (0x1 << RTL8380_DDR_PAD_NMOS_TRIM_OFFSET)
  #define RTL8380_DDR_PAD_SLEW_RATE_OFFSET                                                                     (27)
  #define RTL8380_DDR_PAD_SLEW_RATE_MASK                                                                       (0x1 << RTL8380_DDR_PAD_SLEW_RATE_OFFSET)
  #define RTL8380_DDR_PAD_SDR_EN_OFFSET                                                                        (26)
  #define RTL8380_DDR_PAD_SDR_EN_MASK                                                                          (0x1 << RTL8380_DDR_PAD_SDR_EN_OFFSET)
  #define RTL8380_DDR_PAD_CTL_DRVSEL_OFFSET                                                                    (25)
  #define RTL8380_DDR_PAD_CTL_DRVSEL_MASK                                                                      (0x1 << RTL8380_DDR_PAD_CTL_DRVSEL_OFFSET)
  #define RTL8380_DDR_PAD_AD_DRVSEL_OFFSET                                                                     (24)
  #define RTL8380_DDR_PAD_AD_DRVSEL_MASK                                                                       (0x1 << RTL8380_DDR_PAD_AD_DRVSEL_OFFSET)
  #define RTL8380_DDR_PAD_DATA_H_DRVSEL_OFFSET                                                                 (23)
  #define RTL8380_DDR_PAD_DATA_H_DRVSEL_MASK                                                                   (0x1 << RTL8380_DDR_PAD_DATA_H_DRVSEL_OFFSET)
  #define RTL8380_DDR_PAD_DATA_L_DRVSEL_OFFSET                                                                 (22)
  #define RTL8380_DDR_PAD_DATA_L_DRVSEL_MASK                                                                   (0x1 << RTL8380_DDR_PAD_DATA_L_DRVSEL_OFFSET)
  #define RTL8380_DDR_PAD_CLK_DRVSEL_OFFSET                                                                    (21)
  #define RTL8380_DDR_PAD_CLK_DRVSEL_MASK                                                                      (0x1 << RTL8380_DDR_PAD_CLK_DRVSEL_OFFSET)

/*
 * Feature: Performance Monitor 
 */
#define RTL8380_PERF_MONT_CTRL_ADDR                                                                            (0x5000)
  #define RTL8380_PERF_MONT_CTRL_CNTL0_OFFSET                                                                  (31)
  #define RTL8380_PERF_MONT_CTRL_CNTL0_MASK                                                                    (0x1 << RTL8380_PERF_MONT_CTRL_CNTL0_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CLR0_OFFSET                                                                   (30)
  #define RTL8380_PERF_MONT_CTRL_CLR0_MASK                                                                     (0x1 << RTL8380_PERF_MONT_CTRL_CLR0_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CNTL1_OFFSET                                                                  (29)
  #define RTL8380_PERF_MONT_CTRL_CNTL1_MASK                                                                    (0x1 << RTL8380_PERF_MONT_CTRL_CNTL1_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CLR1_OFFSET                                                                   (28)
  #define RTL8380_PERF_MONT_CTRL_CLR1_MASK                                                                     (0x1 << RTL8380_PERF_MONT_CTRL_CLR1_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CNTL2_OFFSET                                                                  (27)
  #define RTL8380_PERF_MONT_CTRL_CNTL2_MASK                                                                    (0x1 << RTL8380_PERF_MONT_CTRL_CNTL2_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CLR2_OFFSET                                                                   (26)
  #define RTL8380_PERF_MONT_CTRL_CLR2_MASK                                                                     (0x1 << RTL8380_PERF_MONT_CTRL_CLR2_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CNTL3_OFFSET                                                                  (25)
  #define RTL8380_PERF_MONT_CTRL_CNTL3_MASK                                                                    (0x1 << RTL8380_PERF_MONT_CTRL_CNTL3_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CLR3_OFFSET                                                                   (24)
  #define RTL8380_PERF_MONT_CTRL_CLR3_MASK                                                                     (0x1 << RTL8380_PERF_MONT_CTRL_CLR3_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CNTL4_OFFSET                                                                  (23)
  #define RTL8380_PERF_MONT_CTRL_CNTL4_MASK                                                                    (0x1 << RTL8380_PERF_MONT_CTRL_CNTL4_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CLR4_OFFSET                                                                   (22)
  #define RTL8380_PERF_MONT_CTRL_CLR4_MASK                                                                     (0x1 << RTL8380_PERF_MONT_CTRL_CLR4_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CNTL5_OFFSET                                                                  (21)
  #define RTL8380_PERF_MONT_CTRL_CNTL5_MASK                                                                    (0x1 << RTL8380_PERF_MONT_CTRL_CNTL5_OFFSET)
  #define RTL8380_PERF_MONT_CTRL_CLR5_OFFSET                                                                   (20)
  #define RTL8380_PERF_MONT_CTRL_CLR5_MASK                                                                     (0x1 << RTL8380_PERF_MONT_CTRL_CLR5_OFFSET)

#define RTL8380_PERF_MONT_EVENT_ADDR                                                                           (0x5004)
  #define RTL8380_PERF_MONT_EVENT_EVENT0_OFFSET                                                                (28)
  #define RTL8380_PERF_MONT_EVENT_EVENT0_MASK                                                                  (0xF << RTL8380_PERF_MONT_EVENT_EVENT0_OFFSET)
  #define RTL8380_PERF_MONT_EVENT_EVENT1_OFFSET                                                                (24)
  #define RTL8380_PERF_MONT_EVENT_EVENT1_MASK                                                                  (0xF << RTL8380_PERF_MONT_EVENT_EVENT1_OFFSET)
  #define RTL8380_PERF_MONT_EVENT_EVENT2_OFFSET                                                                (20)
  #define RTL8380_PERF_MONT_EVENT_EVENT2_MASK                                                                  (0xF << RTL8380_PERF_MONT_EVENT_EVENT2_OFFSET)
  #define RTL8380_PERF_MONT_EVENT_EVENT3_OFFSET                                                                (16)
  #define RTL8380_PERF_MONT_EVENT_EVENT3_MASK                                                                  (0xF << RTL8380_PERF_MONT_EVENT_EVENT3_OFFSET)
  #define RTL8380_PERF_MONT_EVENT_EVENT4_OFFSET                                                                (12)
  #define RTL8380_PERF_MONT_EVENT_EVENT4_MASK                                                                  (0xF << RTL8380_PERF_MONT_EVENT_EVENT4_OFFSET)
  #define RTL8380_PERF_MONT_EVENT_EVENT5_OFFSET                                                                (8)
  #define RTL8380_PERF_MONT_EVENT_EVENT5_MASK                                                                  (0xF << RTL8380_PERF_MONT_EVENT_EVENT5_OFFSET)

/*
 * Feature: IPSEC 
 */
#define RTL8380_IPSEC_SRC_DESC_ADDR_ADDR                                                                       (0xC000)
  #define RTL8380_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET                                                         (0)
  #define RTL8380_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_MASK                                                           (0xFFFFFFFF << RTL8380_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET)

#define RTL8380_IPSEC_DST_DESC_ADDR_ADDR                                                                       (0xC004)
  #define RTL8380_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET                                                         (0)
  #define RTL8380_IPSEC_DST_DESC_ADDR_DDSA_DDCA_MASK                                                           (0xFFFFFFFF << RTL8380_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET)

#define RTL8380_IPSEC_CMD_STS_ADDR                                                                             (0xC008)
  #define RTL8380_IPSEC_CMD_STS_SDUE_OFFSET                                                                    (15)
  #define RTL8380_IPSEC_CMD_STS_SDUE_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_SDUE_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_SDLE_OFFSET                                                                    (14)
  #define RTL8380_IPSEC_CMD_STS_SDLE_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_SDLE_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DDUE_OFFSET                                                                    (13)
  #define RTL8380_IPSEC_CMD_STS_DDUE_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DDUE_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DDOK_OFFSET                                                                    (12)
  #define RTL8380_IPSEC_CMD_STS_DDOK_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DDOK_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DABF_OFFSET                                                                    (11)
  #define RTL8380_IPSEC_CMD_STS_DABF_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DABF_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DBGS_OFFSET                                                                    (8)
  #define RTL8380_IPSEC_CMD_STS_DBGS_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DBGS_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_POLL_OFFSET                                                                    (1)
  #define RTL8380_IPSEC_CMD_STS_POLL_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_POLL_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_SRST_OFFSET                                                                    (0)
  #define RTL8380_IPSEC_CMD_STS_SRST_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_SRST_OFFSET)

#define RTL8380_IPSEC_CTRL_ADDR                                                                                (0xC00C)
  #define RTL8380_IPSEC_CTRL_SDUEM_OFFSET                                                                      (15)
  #define RTL8380_IPSEC_CTRL_SDUEM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_SDUEM_OFFSET)
  #define RTL8380_IPSEC_CTRL_SDLEM_OFFSET                                                                      (14)
  #define RTL8380_IPSEC_CTRL_SDLEM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_SDLEM_OFFSET)
  #define RTL8380_IPSEC_CTRL_DDUEM_OFFSET                                                                      (13)
  #define RTL8380_IPSEC_CTRL_DDUEM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_DDUEM_OFFSET)
  #define RTL8380_IPSEC_CTRL_DDOKM_OFFSET                                                                      (12)
  #define RTL8380_IPSEC_CTRL_DDOKM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_DDOKM_OFFSET)
  #define RTL8380_IPSEC_CTRL_DABFM_OFFSET                                                                      (11)
  #define RTL8380_IPSEC_CTRL_DABFM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_DABFM_OFFSET)
  #define RTL8380_IPSEC_CTRL_LBKM_OFFSET                                                                       (8)
  #define RTL8380_IPSEC_CTRL_LBKM_MASK                                                                         (0x1 << RTL8380_IPSEC_CTRL_LBKM_OFFSET)
  #define RTL8380_IPSEC_CTRL_SAWB_OFFSET                                                                       (7)
  #define RTL8380_IPSEC_CTRL_SAWB_MASK                                                                         (0x1 << RTL8380_IPSEC_CTRL_SAWB_OFFSET)
  #define RTL8380_IPSEC_CTRL_CKE_OFFSET                                                                        (6)
  #define RTL8380_IPSEC_CTRL_CKE_MASK                                                                          (0x1 << RTL8380_IPSEC_CTRL_CKE_OFFSET)
  #define RTL8380_IPSEC_CTRL_DMBS_OFFSET                                                                       (3)
  #define RTL8380_IPSEC_CTRL_DMBS_MASK                                                                         (0x7 << RTL8380_IPSEC_CTRL_DMBS_OFFSET)
  #define RTL8380_IPSEC_CTRL_SMBS_OFFSET                                                                       (0)
  #define RTL8380_IPSEC_CTRL_SMBS_MASK                                                                         (0x7 << RTL8380_IPSEC_CTRL_SMBS_OFFSET)


#endif    /* __RTL8380_REG_DEFINITION_H__ */

