{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646688185492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646688185492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  7 16:23:05 2022 " "Processing started: Mon Mar  7 16:23:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646688185492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688185492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688185492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646688185798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646688185798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(14) " "Verilog HDL warning at ALU.sv(14): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1646688195597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646688195599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646688195650 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(16) " "Verilog HDL Case Statement warning at ALU.sv(16): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646688195651 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALURes ALU.sv(9) " "Verilog HDL Always Construct warning at ALU.sv(9): inferring latch(es) for variable \"ALURes\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[0\] ALU.sv(16) " "Inferred latch for \"ALURes\[0\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[1\] ALU.sv(16) " "Inferred latch for \"ALURes\[1\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[2\] ALU.sv(16) " "Inferred latch for \"ALURes\[2\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[3\] ALU.sv(16) " "Inferred latch for \"ALURes\[3\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[4\] ALU.sv(16) " "Inferred latch for \"ALURes\[4\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[5\] ALU.sv(16) " "Inferred latch for \"ALURes\[5\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[6\] ALU.sv(16) " "Inferred latch for \"ALURes\[6\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[7\] ALU.sv(16) " "Inferred latch for \"ALURes\[7\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[8\] ALU.sv(16) " "Inferred latch for \"ALURes\[8\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALURes\[9\] ALU.sv(16) " "Inferred latch for \"ALURes\[9\]\" at ALU.sv(16)" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688195652 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[0\]\$latch " "Latch ALURes\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196206 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[1\]\$latch " "Latch ALURes\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[2\]\$latch " "Latch ALURes\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[3\]\$latch " "Latch ALURes\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[4\]\$latch " "Latch ALURes\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[5\]\$latch " "Latch ALURes\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[6\]\$latch " "Latch ALURes\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[7\]\$latch " "Latch ALURes\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[8\]\$latch " "Latch ALURes\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALURes\[9\]\$latch " "Latch ALURes\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646688196207 ""}  } { { "ALU.sv" "" { Text "/home/sebusa/Downloads/CPU/ALU/ALU.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646688196207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646688196372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646688196733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646688196733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646688196768 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646688196768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646688196768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646688196768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646688196775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  7 16:23:16 2022 " "Processing ended: Mon Mar  7 16:23:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646688196775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646688196775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646688196775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646688196775 ""}
