From cddb9fcd680deef99c17f432558f6825315d153e Mon Sep 17 00:00:00 2001
From: thanhbui <thanh.bui.fz@renesas.com>
Date: Fri, 23 Oct 2020 11:18:03 +0700
Subject: [PATCH 238/433] ARM: dts: r8a7742-iwg21d-q7: enable scifb2 serial
 port

Signed-off-by: thanhbui <thanh.bui.fz@renesas.com>
---
 arch/arm/boot/dts/r8a7742-iwg21d-q7.dts | 14 ++++++++++++++
 1 file changed, 14 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
index fe7f6c3..fe3cf6c 100644
--- a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
+++ b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
@@ -37,6 +37,7 @@
 
 	aliases {
 		serial2 = &scifa2;
+		serial4 = &scifb2;
 		ethernet0 = &avb;
 	};
 
@@ -309,6 +310,11 @@
 		function = "scifa2";
 	};
 
+	scifb2_pins: serial4 {
+		groups = "scifb2_data", "scifb2_ctrl";
+		function = "scifb2";
+	};
+
 	sdhi2_pins: sd2 {
 		groups = "sdhi2_data4", "sdhi2_ctrl";
 		function = "sdhi2";
@@ -365,6 +371,14 @@
 	status = "okay";
 };
 
+&scifb2 {
+	pinctrl-0 = <&scifb2_pins>;
+	pinctrl-names = "default";
+
+	uart-has-rtscts;
+	status = "okay";
+};
+
 &sdhi2 {
 	pinctrl-0 = <&sdhi2_pins>;
 	pinctrl-1 = <&sdhi2_pins_uhs>;
-- 
2.7.4

