// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/18/2025 18:31:16"

// 
// Device: Altera 10CL006YE144C6G Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpuC (
	memData,
	clk,
	rst_n,
	s,
	zeroout);
input 	[7:0] memData;
input 	clk;
input 	rst_n;
output 	[7:0] s;
output 	zeroout;

// Design Ports Information
// memData[0]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memData[1]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memData[2]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memData[3]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memData[4]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memData[5]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memData[6]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memData[7]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[0]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[1]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[2]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[3]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[4]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[5]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[6]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[7]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zeroout	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \memData[0]~input_o ;
wire \memData[1]~input_o ;
wire \memData[2]~input_o ;
wire \memData[3]~input_o ;
wire \memData[4]~input_o ;
wire \memData[5]~input_o ;
wire \memData[6]~input_o ;
wire \memData[7]~input_o ;
wire \s[0]~output_o ;
wire \s[1]~output_o ;
wire \s[2]~output_o ;
wire \s[3]~output_o ;
wire \s[4]~output_o ;
wire \s[5]~output_o ;
wire \s[6]~output_o ;
wire \s[7]~output_o ;
wire \zeroout~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ROM|addrGen|addr[0]~8_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \ROM|addrGen|addr[0]~9 ;
wire \ROM|addrGen|addr[1]~10_combout ;
wire \ROM|addrGen|addr[1]~11 ;
wire \ROM|addrGen|addr[2]~12_combout ;
wire \ROM|addrGen|addr[2]~13 ;
wire \ROM|addrGen|addr[3]~14_combout ;
wire \ROM|addrGen|addr[3]~15 ;
wire \ROM|addrGen|addr[4]~16_combout ;
wire \ROM|addrGen|addr[4]~17 ;
wire \ROM|addrGen|addr[5]~18_combout ;
wire \ROM|addrGen|addr[5]~19 ;
wire \ROM|addrGen|addr[6]~20_combout ;
wire \ROM|addrGen|addr[6]~21 ;
wire \ROM|addrGen|addr[7]~22_combout ;
wire \controller|LessThan1~0_combout ;
wire \controller|LessThan1~0clkctrl_outclk ;
wire \alu|Mux18~1_combout ;
wire \alu|Mux18~1clkctrl_outclk ;
wire \regfile|Decoder0~1_combout ;
wire \regfile|rf[1][7]~q ;
wire \regfile|rf[2][7]~feeder_combout ;
wire \regfile|Decoder0~0_combout ;
wire \regfile|rf[2][7]~q ;
wire \regfile|rf[0][7]~feeder_combout ;
wire \regfile|Decoder0~2_combout ;
wire \regfile|rf[0][7]~q ;
wire \regfile|Mux0~0_combout ;
wire \regfile|Mux0~1_combout ;
wire \regfile|rf[2][6]~q ;
wire \regfile|rf[1][6]~feeder_combout ;
wire \regfile|rf[1][6]~q ;
wire \regfile|rf[0][6]~q ;
wire \regfile|Mux1~0_combout ;
wire \regfile|Mux1~1_combout ;
wire \regfile|rf[1][5]~feeder_combout ;
wire \regfile|rf[1][5]~q ;
wire \regfile|rf[0][5]~feeder_combout ;
wire \regfile|rf[0][5]~q ;
wire \regfile|rf[2][5]~q ;
wire \regfile|Mux2~0_combout ;
wire \regfile|Mux2~1_combout ;
wire \regfile|rf[2][4]~q ;
wire \regfile|rf[0][4]~feeder_combout ;
wire \regfile|rf[0][4]~q ;
wire \regfile|rf[1][4]~1_combout ;
wire \regfile|rf[1][4]~q ;
wire \regfile|Mux11~0_combout ;
wire \regfile|Mux11~1_combout ;
wire \regfile|rf[1][3]~q ;
wire \regfile|rf[0][3]~2_combout ;
wire \regfile|rf[0][3]~q ;
wire \regfile|rf[2][3]~q ;
wire \regfile|Mux4~0_combout ;
wire \regfile|Mux4~1_combout ;
wire \regfile|rf[3][2]~feeder_combout ;
wire \regfile|Decoder0~3_combout ;
wire \regfile|rf[3][2]~q ;
wire \regfile|rf[1][2]~3_combout ;
wire \regfile|rf[1][2]~q ;
wire \regfile|rf[0][2]~feeder_combout ;
wire \regfile|rf[0][2]~q ;
wire \regfile|Mux13~0_combout ;
wire \regfile|Mux13~1_combout ;
wire \regfile|rf[3][1]~feeder_combout ;
wire \regfile|rf[3][1]~q ;
wire \regfile|rf[0][1]~5_combout ;
wire \regfile|rf[0][1]~q ;
wire \regfile|rf[2][1]~q ;
wire \regfile|Mux14~0_combout ;
wire \regfile|Mux14~1_combout ;
wire \regfile|rf[2][0]~q ;
wire \regfile|rf[3][0]~q ;
wire \regfile|rf[0][0]~0_combout ;
wire \regfile|rf[0][0]~q ;
wire \regfile|rf[1][0]~q ;
wire \regfile|Mux7~0_combout ;
wire \regfile|Mux7~1_combout ;
wire \regfile|Mux15~0_combout ;
wire \regfile|Mux15~1_combout ;
wire \alu|Add8~1 ;
wire \alu|Add8~2_combout ;
wire \alu|Mux11~2_combout ;
wire \alu|Add4~1 ;
wire \alu|Add4~2_combout ;
wire \alu|Mux11~3_combout ;
wire \alu|Add8~0_combout ;
wire \alu|Mux9~0_combout ;
wire \alu|Add8~11 ;
wire \alu|Add8~13 ;
wire \alu|Add8~15 ;
wire \alu|Add8~16_combout ;
wire \alu|Add8~14_combout ;
wire \alu|Add8~12_combout ;
wire \alu|Add8~5 ;
wire \alu|Add8~6_combout ;
wire \alu|Add7~1_cout ;
wire \alu|Add7~3_cout ;
wire \alu|Add7~5_cout ;
wire \alu|Add7~7_cout ;
wire \alu|Add7~9_cout ;
wire \alu|Add7~11_cout ;
wire \alu|Add7~13_cout ;
wire \alu|Add7~15_cout ;
wire \alu|Add7~16_combout ;
wire \alu|Mux8~1_combout ;
wire \alu|LessThan1~1_cout ;
wire \alu|LessThan1~3_cout ;
wire \alu|LessThan1~5_cout ;
wire \alu|LessThan1~7_cout ;
wire \alu|LessThan1~9_cout ;
wire \alu|LessThan1~11_cout ;
wire \alu|LessThan1~13_cout ;
wire \alu|LessThan1~14_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~16_combout ;
wire \alu|Add0~14_combout ;
wire \alu|Add0~12_combout ;
wire \alu|Add0~10_combout ;
wire \alu|Add0~8_combout ;
wire \alu|Add0~6_combout ;
wire \alu|Add0~4_combout ;
wire \alu|Add0~2_combout ;
wire \alu|Add0~0_combout ;
wire \alu|Add1~1 ;
wire \alu|Add1~3 ;
wire \alu|Add1~5 ;
wire \alu|Add1~7 ;
wire \alu|Add1~9 ;
wire \alu|Add1~11 ;
wire \alu|Add1~13 ;
wire \alu|Add1~15 ;
wire \alu|Add1~16_combout ;
wire \alu|Add1~17 ;
wire \alu|Add1~18_combout ;
wire \alu|Add1~14_combout ;
wire \alu|Add1~12_combout ;
wire \alu|Add1~10_combout ;
wire \alu|Add1~8_combout ;
wire \alu|Add1~6_combout ;
wire \alu|Add1~4_combout ;
wire \alu|Add1~2_combout ;
wire \alu|Add1~0_combout ;
wire \alu|LessThan3~1_cout ;
wire \alu|LessThan3~3_cout ;
wire \alu|LessThan3~5_cout ;
wire \alu|LessThan3~7_cout ;
wire \alu|LessThan3~9_cout ;
wire \alu|LessThan3~11_cout ;
wire \alu|LessThan3~13_cout ;
wire \alu|LessThan3~14_combout ;
wire \alu|Mux8~0_combout ;
wire \alu|Mux8~2_combout ;
wire \alu|carry_out~combout ;
wire \controller|always0~0_combout ;
wire \controller|flagwrite~combout ;
wire \flag|flagout~0_combout ;
wire \flag|flagout~q ;
wire \alu|Add9~1 ;
wire \alu|Add9~2_combout ;
wire \alu|Mux11~5_combout ;
wire \alu|Add4~0_combout ;
wire \alu|Add5~1 ;
wire \alu|Add5~2_combout ;
wire \alu|Add5~0_combout ;
wire \alu|Add6~1 ;
wire \alu|Add6~5_combout ;
wire \alu|Add2~1 ;
wire \alu|Add2~2_combout ;
wire \alu|Add2~0_combout ;
wire \alu|Add3~1 ;
wire \alu|Add3~2_combout ;
wire \alu|LessThan3~16_combout ;
wire \alu|Add6~7_combout ;
wire \alu|Mux11~4_combout ;
wire \regfile|rf[1][1]~4_combout ;
wire \regfile|rf[1][1]~q ;
wire \regfile|Mux6~0_combout ;
wire \regfile|Mux6~1_combout ;
wire \alu|Add8~3 ;
wire \alu|Add8~4_combout ;
wire \alu|Mux12~2_combout ;
wire \alu|Add4~3 ;
wire \alu|Add4~4_combout ;
wire \alu|Mux12~3_combout ;
wire \alu|Add9~3 ;
wire \alu|Add9~4_combout ;
wire \alu|Mux12~5_combout ;
wire \alu|Add2~3 ;
wire \alu|Add2~4_combout ;
wire \alu|Add3~3 ;
wire \alu|Add3~4_combout ;
wire \alu|Add5~3 ;
wire \alu|Add5~4_combout ;
wire \alu|Add6~6 ;
wire \alu|Add6~8_combout ;
wire \alu|Add6~10_combout ;
wire \alu|Mux12~4_combout ;
wire \regfile|rf[2][2]~q ;
wire \regfile|Mux5~0_combout ;
wire \regfile|Mux5~1_combout ;
wire \alu|Add4~5 ;
wire \alu|Add4~6_combout ;
wire \alu|Add5~5 ;
wire \alu|Add5~6_combout ;
wire \alu|Add6~9 ;
wire \alu|Add6~11_combout ;
wire \alu|Add2~5 ;
wire \alu|Add2~6_combout ;
wire \alu|Add3~5 ;
wire \alu|Add3~6_combout ;
wire \alu|Add6~13_combout ;
wire \alu|Mux13~2_combout ;
wire \alu|Mux13~3_combout ;
wire \alu|Add9~5 ;
wire \alu|Add9~6_combout ;
wire \alu|Mux13~5_combout ;
wire \alu|Mux13~4_combout ;
wire \regfile|rf[3][3]~q ;
wire \regfile|Mux12~0_combout ;
wire \regfile|Mux12~1_combout ;
wire \alu|Add8~7 ;
wire \alu|Add8~8_combout ;
wire \alu|Add9~7 ;
wire \alu|Add9~8_combout ;
wire \alu|Mux14~2_combout ;
wire \alu|Add4~7 ;
wire \alu|Add4~8_combout ;
wire \alu|Mux14~3_combout ;
wire \alu|Mux14~5_combout ;
wire \alu|Add2~7 ;
wire \alu|Add2~8_combout ;
wire \alu|Add3~7 ;
wire \alu|Add3~8_combout ;
wire \alu|Add5~7 ;
wire \alu|Add5~8_combout ;
wire \alu|Add6~12 ;
wire \alu|Add6~14_combout ;
wire \alu|Add6~16_combout ;
wire \alu|Mux14~4_combout ;
wire \regfile|rf[3][4]~q ;
wire \regfile|Mux3~0_combout ;
wire \regfile|Mux3~1_combout ;
wire \alu|Add8~9 ;
wire \alu|Add8~10_combout ;
wire \alu|Add9~9 ;
wire \alu|Add9~10_combout ;
wire \alu|Mux15~2_combout ;
wire \alu|Add4~9 ;
wire \alu|Add4~10_combout ;
wire \alu|Mux15~3_combout ;
wire \alu|Mux15~5_combout ;
wire \alu|Add5~9 ;
wire \alu|Add5~10_combout ;
wire \alu|Add6~15 ;
wire \alu|Add6~17_combout ;
wire \alu|Add2~9 ;
wire \alu|Add2~10_combout ;
wire \alu|Add3~9 ;
wire \alu|Add3~10_combout ;
wire \alu|Add6~19_combout ;
wire \alu|Mux15~4_combout ;
wire \regfile|rf[3][5]~feeder_combout ;
wire \regfile|rf[3][5]~q ;
wire \regfile|Mux10~0_combout ;
wire \regfile|Mux10~1_combout ;
wire \alu|Add4~11 ;
wire \alu|Add4~12_combout ;
wire \alu|Add5~11 ;
wire \alu|Add5~12_combout ;
wire \alu|Add6~18 ;
wire \alu|Add6~20_combout ;
wire \alu|Add2~11 ;
wire \alu|Add2~12_combout ;
wire \alu|Add3~11 ;
wire \alu|Add3~12_combout ;
wire \alu|Add6~22_combout ;
wire \alu|Mux16~2_combout ;
wire \alu|Mux16~3_combout ;
wire \alu|Add9~11 ;
wire \alu|Add9~12_combout ;
wire \alu|Mux16~5_combout ;
wire \alu|Mux16~4_combout ;
wire \regfile|rf[3][6]~q ;
wire \regfile|Mux9~0_combout ;
wire \regfile|Mux9~1_combout ;
wire \alu|Add4~13 ;
wire \alu|Add4~14_combout ;
wire \alu|Add2~13 ;
wire \alu|Add2~14_combout ;
wire \alu|Add3~13 ;
wire \alu|Add3~14_combout ;
wire \alu|Add5~13 ;
wire \alu|Add5~14_combout ;
wire \alu|Add6~21 ;
wire \alu|Add6~23_combout ;
wire \alu|Add6~25_combout ;
wire \alu|Add9~13 ;
wire \alu|Add9~14_combout ;
wire \alu|Mux17~2_combout ;
wire \alu|Mux17~3_combout ;
wire \alu|Mux17~5_combout ;
wire \alu|Mux17~4_combout ;
wire \regfile|rf[3][7]~q ;
wire \regfile|Mux8~0_combout ;
wire \regfile|Mux8~1_combout ;
wire \alu|LessThan2~1_cout ;
wire \alu|LessThan2~3_cout ;
wire \alu|LessThan2~5_cout ;
wire \alu|LessThan2~7_cout ;
wire \alu|LessThan2~9_cout ;
wire \alu|LessThan2~11_cout ;
wire \alu|LessThan2~13_cout ;
wire \alu|LessThan2~14_combout ;
wire \alu|Add6~0_combout ;
wire \alu|Add3~0_combout ;
wire \alu|Add6~2_combout ;
wire \alu|Add6~3_combout ;
wire \alu|Add6~4_combout ;
wire \alu|Mux10~2_combout ;
wire \alu|Mux10~3_combout ;
wire \alu|Add9~0_combout ;
wire \alu|Mux10~5_combout ;
wire \alu|Mux10~4_combout ;
wire \alu|Mux5~0_combout ;
wire \alu|Mux18~0_combout ;
wire \alu|Mux1~0_combout ;
wire \alu|Mux1~1_combout ;
wire \alu|Mux7~0_combout ;
wire \alu|Mux7~1_combout ;
wire \alu|Equal0~1_combout ;
wire \alu|Equal0~2_combout ;
wire \alu|Equal0~3_combout ;
wire \alu|Equal0~4_combout ;
wire \alu|Mux5~1_combout ;
wire \alu|Mux5~2_combout ;
wire \alu|Mux2~0_combout ;
wire \alu|Mux2~1_combout ;
wire \alu|Mux4~0_combout ;
wire \alu|Mux4~1_combout ;
wire \alu|Mux3~0_combout ;
wire \alu|Mux3~1_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|Equal0~5_combout ;
wire \flag|zeroout~q ;
wire [15:0] \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \ROM|addrGen|addr ;
wire [7:0] \alu|s ;
wire [2:0] \controller|alucs ;

wire [17:0] \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;

assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [12] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];

assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [13] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [14] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];
assign \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [15] = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [2];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X13_Y0_N2
cyclone10lp_io_obuf \s[0]~output (
	.i(\alu|s [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[0]~output .bus_hold = "false";
defparam \s[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cyclone10lp_io_obuf \s[1]~output (
	.i(\alu|s [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[1]~output .bus_hold = "false";
defparam \s[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cyclone10lp_io_obuf \s[2]~output (
	.i(\alu|s [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[2]~output .bus_hold = "false";
defparam \s[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cyclone10lp_io_obuf \s[3]~output (
	.i(\alu|s [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[3]~output .bus_hold = "false";
defparam \s[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cyclone10lp_io_obuf \s[4]~output (
	.i(\alu|s [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[4]~output .bus_hold = "false";
defparam \s[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cyclone10lp_io_obuf \s[5]~output (
	.i(\alu|s [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[5]~output .bus_hold = "false";
defparam \s[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cyclone10lp_io_obuf \s[6]~output (
	.i(\alu|s [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[6]~output .bus_hold = "false";
defparam \s[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cyclone10lp_io_obuf \s[7]~output (
	.i(\alu|s [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[7]~output .bus_hold = "false";
defparam \s[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cyclone10lp_io_obuf \zeroout~output (
	.i(\flag|zeroout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zeroout~output_o ),
	.obar());
// synopsys translate_off
defparam \zeroout~output .bus_hold = "false";
defparam \zeroout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cyclone10lp_lcell_comb \ROM|addrGen|addr[0]~8 (
// Equation(s):
// \ROM|addrGen|addr[0]~8_combout  = \ROM|addrGen|addr [0] $ (VCC)
// \ROM|addrGen|addr[0]~9  = CARRY(\ROM|addrGen|addr [0])

	.dataa(gnd),
	.datab(\ROM|addrGen|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ROM|addrGen|addr[0]~8_combout ),
	.cout(\ROM|addrGen|addr[0]~9 ));
// synopsys translate_off
defparam \ROM|addrGen|addr[0]~8 .lut_mask = 16'h33CC;
defparam \ROM|addrGen|addr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cyclone10lp_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \ROM|addrGen|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[0] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cyclone10lp_lcell_comb \ROM|addrGen|addr[1]~10 (
// Equation(s):
// \ROM|addrGen|addr[1]~10_combout  = (\ROM|addrGen|addr [1] & (!\ROM|addrGen|addr[0]~9 )) # (!\ROM|addrGen|addr [1] & ((\ROM|addrGen|addr[0]~9 ) # (GND)))
// \ROM|addrGen|addr[1]~11  = CARRY((!\ROM|addrGen|addr[0]~9 ) # (!\ROM|addrGen|addr [1]))

	.dataa(gnd),
	.datab(\ROM|addrGen|addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ROM|addrGen|addr[0]~9 ),
	.combout(\ROM|addrGen|addr[1]~10_combout ),
	.cout(\ROM|addrGen|addr[1]~11 ));
// synopsys translate_off
defparam \ROM|addrGen|addr[1]~10 .lut_mask = 16'h3C3F;
defparam \ROM|addrGen|addr[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \ROM|addrGen|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[1] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cyclone10lp_lcell_comb \ROM|addrGen|addr[2]~12 (
// Equation(s):
// \ROM|addrGen|addr[2]~12_combout  = (\ROM|addrGen|addr [2] & (\ROM|addrGen|addr[1]~11  $ (GND))) # (!\ROM|addrGen|addr [2] & (!\ROM|addrGen|addr[1]~11  & VCC))
// \ROM|addrGen|addr[2]~13  = CARRY((\ROM|addrGen|addr [2] & !\ROM|addrGen|addr[1]~11 ))

	.dataa(gnd),
	.datab(\ROM|addrGen|addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ROM|addrGen|addr[1]~11 ),
	.combout(\ROM|addrGen|addr[2]~12_combout ),
	.cout(\ROM|addrGen|addr[2]~13 ));
// synopsys translate_off
defparam \ROM|addrGen|addr[2]~12 .lut_mask = 16'hC30C;
defparam \ROM|addrGen|addr[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \ROM|addrGen|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[2] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cyclone10lp_lcell_comb \ROM|addrGen|addr[3]~14 (
// Equation(s):
// \ROM|addrGen|addr[3]~14_combout  = (\ROM|addrGen|addr [3] & (!\ROM|addrGen|addr[2]~13 )) # (!\ROM|addrGen|addr [3] & ((\ROM|addrGen|addr[2]~13 ) # (GND)))
// \ROM|addrGen|addr[3]~15  = CARRY((!\ROM|addrGen|addr[2]~13 ) # (!\ROM|addrGen|addr [3]))

	.dataa(\ROM|addrGen|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ROM|addrGen|addr[2]~13 ),
	.combout(\ROM|addrGen|addr[3]~14_combout ),
	.cout(\ROM|addrGen|addr[3]~15 ));
// synopsys translate_off
defparam \ROM|addrGen|addr[3]~14 .lut_mask = 16'h5A5F;
defparam \ROM|addrGen|addr[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \ROM|addrGen|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[3] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cyclone10lp_lcell_comb \ROM|addrGen|addr[4]~16 (
// Equation(s):
// \ROM|addrGen|addr[4]~16_combout  = (\ROM|addrGen|addr [4] & (\ROM|addrGen|addr[3]~15  $ (GND))) # (!\ROM|addrGen|addr [4] & (!\ROM|addrGen|addr[3]~15  & VCC))
// \ROM|addrGen|addr[4]~17  = CARRY((\ROM|addrGen|addr [4] & !\ROM|addrGen|addr[3]~15 ))

	.dataa(gnd),
	.datab(\ROM|addrGen|addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ROM|addrGen|addr[3]~15 ),
	.combout(\ROM|addrGen|addr[4]~16_combout ),
	.cout(\ROM|addrGen|addr[4]~17 ));
// synopsys translate_off
defparam \ROM|addrGen|addr[4]~16 .lut_mask = 16'hC30C;
defparam \ROM|addrGen|addr[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \ROM|addrGen|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[4] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cyclone10lp_lcell_comb \ROM|addrGen|addr[5]~18 (
// Equation(s):
// \ROM|addrGen|addr[5]~18_combout  = (\ROM|addrGen|addr [5] & (!\ROM|addrGen|addr[4]~17 )) # (!\ROM|addrGen|addr [5] & ((\ROM|addrGen|addr[4]~17 ) # (GND)))
// \ROM|addrGen|addr[5]~19  = CARRY((!\ROM|addrGen|addr[4]~17 ) # (!\ROM|addrGen|addr [5]))

	.dataa(\ROM|addrGen|addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ROM|addrGen|addr[4]~17 ),
	.combout(\ROM|addrGen|addr[5]~18_combout ),
	.cout(\ROM|addrGen|addr[5]~19 ));
// synopsys translate_off
defparam \ROM|addrGen|addr[5]~18 .lut_mask = 16'h5A5F;
defparam \ROM|addrGen|addr[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \ROM|addrGen|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[5] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cyclone10lp_lcell_comb \ROM|addrGen|addr[6]~20 (
// Equation(s):
// \ROM|addrGen|addr[6]~20_combout  = (\ROM|addrGen|addr [6] & (\ROM|addrGen|addr[5]~19  $ (GND))) # (!\ROM|addrGen|addr [6] & (!\ROM|addrGen|addr[5]~19  & VCC))
// \ROM|addrGen|addr[6]~21  = CARRY((\ROM|addrGen|addr [6] & !\ROM|addrGen|addr[5]~19 ))

	.dataa(\ROM|addrGen|addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ROM|addrGen|addr[5]~19 ),
	.combout(\ROM|addrGen|addr[6]~20_combout ),
	.cout(\ROM|addrGen|addr[6]~21 ));
// synopsys translate_off
defparam \ROM|addrGen|addr[6]~20 .lut_mask = 16'hA50A;
defparam \ROM|addrGen|addr[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \ROM|addrGen|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[6]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[6] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cyclone10lp_lcell_comb \ROM|addrGen|addr[7]~22 (
// Equation(s):
// \ROM|addrGen|addr[7]~22_combout  = \ROM|addrGen|addr [7] $ (\ROM|addrGen|addr[6]~21 )

	.dataa(gnd),
	.datab(\ROM|addrGen|addr [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ROM|addrGen|addr[6]~21 ),
	.combout(\ROM|addrGen|addr[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|addrGen|addr[7]~22 .lut_mask = 16'h3C3C;
defparam \ROM|addrGen|addr[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \ROM|addrGen|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ROM|addrGen|addr[7]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|addrGen|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|addrGen|addr[7] .is_wysiwyg = "true";
defparam \ROM|addrGen|addr[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cyclone10lp_ram_block \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\ROM|addrGen|addr [7],\ROM|addrGen|addr [6],\ROM|addrGen|addr [5],\ROM|addrGen|addr [4],\ROM|addrGen|addr [3],\ROM|addrGen|addr [2],\ROM|addrGen|addr [1],\ROM|addrGen|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "rom.hex";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 18;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 18;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800010000800020000800010000C0001000040001000000000;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cyclone10lp_ram_block \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\ROM|addrGen|addr [7],\ROM|addrGen|addr [6],\ROM|addrGen|addr [5],\ROM|addrGen|addr [4],\ROM|addrGen|addr [3],\ROM|addrGen|addr [2],\ROM|addrGen|addr [1],\ROM|addrGen|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "rom.hex";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|cpu_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000180003000090006C001700020000F0007C000A000300008;
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cyclone10lp_lcell_comb \controller|LessThan1~0 (
// Equation(s):
// \controller|LessThan1~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [15]) # ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [14] & (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [13] & 
// \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\controller|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LessThan1~0 .lut_mask = 16'hF8F0;
defparam \controller|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cyclone10lp_lcell_comb \controller|alucs[1] (
// Equation(s):
// \controller|alucs [1] = (\controller|LessThan1~0_combout  & (\controller|alucs [1])) # (!\controller|LessThan1~0_combout  & ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(gnd),
	.datab(\controller|alucs [1]),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\controller|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\controller|alucs [1]),
	.cout());
// synopsys translate_off
defparam \controller|alucs[1] .lut_mask = 16'hCCF0;
defparam \controller|alucs[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclone10lp_clkctrl \controller|LessThan1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\controller|LessThan1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controller|LessThan1~0clkctrl_outclk ));
// synopsys translate_off
defparam \controller|LessThan1~0clkctrl .clock_type = "global clock";
defparam \controller|LessThan1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cyclone10lp_lcell_comb \controller|alucs[0] (
// Equation(s):
// \controller|alucs [0] = (GLOBAL(\controller|LessThan1~0clkctrl_outclk ) & (\controller|alucs [0])) # (!GLOBAL(\controller|LessThan1~0clkctrl_outclk ) & ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\controller|alucs [0]),
	.datac(\controller|LessThan1~0clkctrl_outclk ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\controller|alucs [0]),
	.cout());
// synopsys translate_off
defparam \controller|alucs[0] .lut_mask = 16'hCFC0;
defparam \controller|alucs[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cyclone10lp_lcell_comb \controller|alucs[2] (
// Equation(s):
// \controller|alucs [2] = (\controller|LessThan1~0_combout  & (\controller|alucs [2])) # (!\controller|LessThan1~0_combout  & ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [14])))

	.dataa(gnd),
	.datab(\controller|alucs [2]),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\controller|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\controller|alucs [2]),
	.cout());
// synopsys translate_off
defparam \controller|alucs[2] .lut_mask = 16'hCCF0;
defparam \controller|alucs[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cyclone10lp_lcell_comb \alu|Mux18~1 (
// Equation(s):
// \alu|Mux18~1_combout  = (\controller|alucs [1] & (\controller|alucs [0] & \controller|alucs [2]))

	.dataa(gnd),
	.datab(\controller|alucs [1]),
	.datac(\controller|alucs [0]),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux18~1 .lut_mask = 16'hC000;
defparam \alu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \alu|Mux18~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\alu|Mux18~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\alu|Mux18~1clkctrl_outclk ));
// synopsys translate_off
defparam \alu|Mux18~1clkctrl .clock_type = "global clock";
defparam \alu|Mux18~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cyclone10lp_lcell_comb \regfile|Decoder0~1 (
// Equation(s):
// \regfile|Decoder0~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & !\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\regfile|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~1 .lut_mask = 16'h00F0;
defparam \regfile|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \regfile|rf[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][7] .is_wysiwyg = "true";
defparam \regfile|rf[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cyclone10lp_lcell_comb \regfile|rf[2][7]~feeder (
// Equation(s):
// \regfile|rf[2][7]~feeder_combout  = \alu|s [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[2][7]~feeder .lut_mask = 16'hF0F0;
defparam \regfile|rf[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cyclone10lp_lcell_comb \regfile|Decoder0~0 (
// Equation(s):
// \regfile|Decoder0~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & !\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~0 .lut_mask = 16'h00CC;
defparam \regfile|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \regfile|rf[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][7] .is_wysiwyg = "true";
defparam \regfile|rf[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cyclone10lp_lcell_comb \regfile|rf[0][7]~feeder (
// Equation(s):
// \regfile|rf[0][7]~feeder_combout  = \alu|s [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[0][7]~feeder .lut_mask = 16'hF0F0;
defparam \regfile|rf[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cyclone10lp_lcell_comb \regfile|Decoder0~2 (
// Equation(s):
// \regfile|Decoder0~2_combout  = (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & !\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~2 .lut_mask = 16'h0033;
defparam \regfile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \regfile|rf[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][7] .is_wysiwyg = "true";
defparam \regfile|rf[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cyclone10lp_lcell_comb \regfile|Mux0~0 (
// Equation(s):
// \regfile|Mux0~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (\regfile|rf[2][7]~q )) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|rf[0][7]~q )))))

	.dataa(\regfile|rf[2][7]~q ),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\regfile|rf[0][7]~q ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\regfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux0~0 .lut_mask = 16'hEE30;
defparam \regfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cyclone10lp_lcell_comb \regfile|Mux0~1 (
// Equation(s):
// \regfile|Mux0~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & ((\regfile|Mux0~0_combout  & (\regfile|rf[3][7]~q )) # (!\regfile|Mux0~0_combout  & ((\regfile|rf[1][7]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\regfile|Mux0~0_combout ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\regfile|rf[3][7]~q ),
	.datac(\regfile|rf[1][7]~q ),
	.datad(\regfile|Mux0~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux0~1 .lut_mask = 16'hDDA0;
defparam \regfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \regfile|rf[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][6] .is_wysiwyg = "true";
defparam \regfile|rf[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cyclone10lp_lcell_comb \regfile|rf[1][6]~feeder (
// Equation(s):
// \regfile|rf[1][6]~feeder_combout  = \alu|s [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[1][6]~feeder .lut_mask = 16'hF0F0;
defparam \regfile|rf[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \regfile|rf[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][6] .is_wysiwyg = "true";
defparam \regfile|rf[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \regfile|rf[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][6] .is_wysiwyg = "true";
defparam \regfile|rf[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cyclone10lp_lcell_comb \regfile|Mux1~0 (
// Equation(s):
// \regfile|Mux1~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & ((\regfile|rf[1][6]~q ) # ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] 
// & (((\regfile|rf[0][6]~q  & !\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\regfile|rf[1][6]~q ),
	.datab(\regfile|rf[0][6]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\regfile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux1~0 .lut_mask = 16'hF0AC;
defparam \regfile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cyclone10lp_lcell_comb \regfile|Mux1~1 (
// Equation(s):
// \regfile|Mux1~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|Mux1~0_combout  & (\regfile|rf[3][6]~q )) # (!\regfile|Mux1~0_combout  & ((\regfile|rf[2][6]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (((\regfile|Mux1~0_combout ))))

	.dataa(\regfile|rf[3][6]~q ),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\regfile|rf[2][6]~q ),
	.datad(\regfile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux1~1 .lut_mask = 16'hBBC0;
defparam \regfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cyclone10lp_lcell_comb \regfile|rf[1][5]~feeder (
// Equation(s):
// \regfile|rf[1][5]~feeder_combout  = \alu|s [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[1][5]~feeder .lut_mask = 16'hF0F0;
defparam \regfile|rf[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \regfile|rf[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][5] .is_wysiwyg = "true";
defparam \regfile|rf[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cyclone10lp_lcell_comb \regfile|rf[0][5]~feeder (
// Equation(s):
// \regfile|rf[0][5]~feeder_combout  = \alu|s [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[0][5]~feeder .lut_mask = 16'hF0F0;
defparam \regfile|rf[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \regfile|rf[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][5] .is_wysiwyg = "true";
defparam \regfile|rf[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \regfile|rf[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][5] .is_wysiwyg = "true";
defparam \regfile|rf[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cyclone10lp_lcell_comb \regfile|Mux2~0 (
// Equation(s):
// \regfile|Mux2~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|rf[2][5]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (\regfile|rf[0][5]~q ))))

	.dataa(\regfile|rf[0][5]~q ),
	.datab(\regfile|rf[2][5]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\regfile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux2~0 .lut_mask = 16'hFC0A;
defparam \regfile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cyclone10lp_lcell_comb \regfile|Mux2~1 (
// Equation(s):
// \regfile|Mux2~1_combout  = (\regfile|Mux2~0_combout  & (((\regfile|rf[3][5]~q ) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10])))) # (!\regfile|Mux2~0_combout  & (\regfile|rf[1][5]~q  & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\regfile|rf[1][5]~q ),
	.datab(\regfile|rf[3][5]~q ),
	.datac(\regfile|Mux2~0_combout ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\regfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux2~1 .lut_mask = 16'hCAF0;
defparam \regfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \regfile|rf[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][4] .is_wysiwyg = "true";
defparam \regfile|rf[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cyclone10lp_lcell_comb \regfile|rf[0][4]~feeder (
// Equation(s):
// \regfile|rf[0][4]~feeder_combout  = \alu|s [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|s [4]),
	.cin(gnd),
	.combout(\regfile|rf[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[0][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|rf[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \regfile|rf[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][4] .is_wysiwyg = "true";
defparam \regfile|rf[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cyclone10lp_lcell_comb \regfile|rf[1][4]~1 (
// Equation(s):
// \regfile|rf[1][4]~1_combout  = !\alu|s [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[1][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[1][4]~1 .lut_mask = 16'h0F0F;
defparam \regfile|rf[1][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \regfile|rf[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[1][4]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][4] .is_wysiwyg = "true";
defparam \regfile|rf[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cyclone10lp_lcell_comb \regfile|Mux11~0 (
// Equation(s):
// \regfile|Mux11~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & ((!\regfile|rf[1][4]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (\regfile|rf[0][4]~q ))))

	.dataa(\regfile|rf[0][4]~q ),
	.datab(\regfile|rf[1][4]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux11~0 .lut_mask = 16'hF30A;
defparam \regfile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cyclone10lp_lcell_comb \regfile|Mux11~1 (
// Equation(s):
// \regfile|Mux11~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|Mux11~0_combout  & ((\regfile|rf[3][4]~q ))) # (!\regfile|Mux11~0_combout  & (\regfile|rf[2][4]~q )))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\regfile|Mux11~0_combout ))))

	.dataa(\regfile|rf[2][4]~q ),
	.datab(\regfile|rf[3][4]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\regfile|Mux11~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux11~1 .lut_mask = 16'hCFA0;
defparam \regfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \regfile|rf[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][3] .is_wysiwyg = "true";
defparam \regfile|rf[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cyclone10lp_lcell_comb \regfile|rf[0][3]~2 (
// Equation(s):
// \regfile|rf[0][3]~2_combout  = !\alu|s [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[0][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[0][3]~2 .lut_mask = 16'h0F0F;
defparam \regfile|rf[0][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \regfile|rf[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[0][3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][3] .is_wysiwyg = "true";
defparam \regfile|rf[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \regfile|rf[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][3] .is_wysiwyg = "true";
defparam \regfile|rf[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cyclone10lp_lcell_comb \regfile|Mux4~0 (
// Equation(s):
// \regfile|Mux4~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|rf[2][3]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (!\regfile|rf[0][3]~q ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\regfile|rf[0][3]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\regfile|rf[2][3]~q ),
	.cin(gnd),
	.combout(\regfile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux4~0 .lut_mask = 16'hF1A1;
defparam \regfile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cyclone10lp_lcell_comb \regfile|Mux4~1 (
// Equation(s):
// \regfile|Mux4~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & ((\regfile|Mux4~0_combout  & (\regfile|rf[3][3]~q )) # (!\regfile|Mux4~0_combout  & ((\regfile|rf[1][3]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\regfile|Mux4~0_combout ))))

	.dataa(\regfile|rf[3][3]~q ),
	.datab(\regfile|rf[1][3]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\regfile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux4~1 .lut_mask = 16'hAFC0;
defparam \regfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cyclone10lp_lcell_comb \regfile|rf[3][2]~feeder (
// Equation(s):
// \regfile|rf[3][2]~feeder_combout  = \alu|s [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|s [2]),
	.cin(gnd),
	.combout(\regfile|rf[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[3][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|rf[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cyclone10lp_lcell_comb \regfile|Decoder0~3 (
// Equation(s):
// \regfile|Decoder0~3_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\regfile|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~3 .lut_mask = 16'hF000;
defparam \regfile|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \regfile|rf[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][2] .is_wysiwyg = "true";
defparam \regfile|rf[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cyclone10lp_lcell_comb \regfile|rf[1][2]~3 (
// Equation(s):
// \regfile|rf[1][2]~3_combout  = !\alu|s [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[1][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[1][2]~3 .lut_mask = 16'h0F0F;
defparam \regfile|rf[1][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \regfile|rf[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[1][2]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][2] .is_wysiwyg = "true";
defparam \regfile|rf[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cyclone10lp_lcell_comb \regfile|rf[0][2]~feeder (
// Equation(s):
// \regfile|rf[0][2]~feeder_combout  = \alu|s [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|s [2]),
	.cin(gnd),
	.combout(\regfile|rf[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[0][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|rf[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \regfile|rf[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][2] .is_wysiwyg = "true";
defparam \regfile|rf[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cyclone10lp_lcell_comb \regfile|Mux13~0 (
// Equation(s):
// \regfile|Mux13~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (!\regfile|rf[1][2]~q )) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & ((\regfile|rf[0][2]~q )))))

	.dataa(\regfile|rf[1][2]~q ),
	.datab(\regfile|rf[0][2]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux13~0 .lut_mask = 16'hF50C;
defparam \regfile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cyclone10lp_lcell_comb \regfile|Mux13~1 (
// Equation(s):
// \regfile|Mux13~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|Mux13~0_combout  & (\regfile|rf[3][2]~q )) # (!\regfile|Mux13~0_combout  & ((\regfile|rf[2][2]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\regfile|Mux13~0_combout ))))

	.dataa(\regfile|rf[3][2]~q ),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\regfile|rf[2][2]~q ),
	.datad(\regfile|Mux13~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux13~1 .lut_mask = 16'hBBC0;
defparam \regfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cyclone10lp_lcell_comb \regfile|rf[3][1]~feeder (
// Equation(s):
// \regfile|rf[3][1]~feeder_combout  = \alu|s [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|s [1]),
	.cin(gnd),
	.combout(\regfile|rf[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[3][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|rf[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \regfile|rf[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][1] .is_wysiwyg = "true";
defparam \regfile|rf[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cyclone10lp_lcell_comb \regfile|rf[0][1]~5 (
// Equation(s):
// \regfile|rf[0][1]~5_combout  = !\alu|s [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|s [1]),
	.cin(gnd),
	.combout(\regfile|rf[0][1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[0][1]~5 .lut_mask = 16'h00FF;
defparam \regfile|rf[0][1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \regfile|rf[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[0][1]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][1] .is_wysiwyg = "true";
defparam \regfile|rf[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \regfile|rf[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][1] .is_wysiwyg = "true";
defparam \regfile|rf[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cyclone10lp_lcell_comb \regfile|Mux14~0 (
// Equation(s):
// \regfile|Mux14~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|rf[2][1]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (!\regfile|rf[0][1]~q ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\regfile|rf[0][1]~q ),
	.datac(\regfile|rf[2][1]~q ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\regfile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux14~0 .lut_mask = 16'hFA11;
defparam \regfile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cyclone10lp_lcell_comb \regfile|Mux14~1 (
// Equation(s):
// \regfile|Mux14~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & ((\regfile|Mux14~0_combout  & ((\regfile|rf[3][1]~q ))) # (!\regfile|Mux14~0_combout  & (!\regfile|rf[1][1]~q )))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (((\regfile|Mux14~0_combout ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\regfile|rf[1][1]~q ),
	.datac(\regfile|rf[3][1]~q ),
	.datad(\regfile|Mux14~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux14~1 .lut_mask = 16'hF522;
defparam \regfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \regfile|rf[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][0] .is_wysiwyg = "true";
defparam \regfile|rf[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \regfile|rf[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][0] .is_wysiwyg = "true";
defparam \regfile|rf[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cyclone10lp_lcell_comb \regfile|rf[0][0]~0 (
// Equation(s):
// \regfile|rf[0][0]~0_combout  = !\alu|s [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[0][0]~0 .lut_mask = 16'h0F0F;
defparam \regfile|rf[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \regfile|rf[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[0][0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[0][0] .is_wysiwyg = "true";
defparam \regfile|rf[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \regfile|rf[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][0] .is_wysiwyg = "true";
defparam \regfile|rf[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cyclone10lp_lcell_comb \regfile|Mux7~0 (
// Equation(s):
// \regfile|Mux7~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\regfile|rf[1][0]~q ) # (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] 
// & (!\regfile|rf[0][0]~q  & ((!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\regfile|rf[0][0]~q ),
	.datab(\regfile|rf[1][0]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\regfile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux7~0 .lut_mask = 16'hF0C5;
defparam \regfile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cyclone10lp_lcell_comb \regfile|Mux7~1 (
// Equation(s):
// \regfile|Mux7~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|Mux7~0_combout  & ((\regfile|rf[3][0]~q ))) # (!\regfile|Mux7~0_combout  & (\regfile|rf[2][0]~q )))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (((\regfile|Mux7~0_combout ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\regfile|rf[2][0]~q ),
	.datac(\regfile|rf[3][0]~q ),
	.datad(\regfile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux7~1 .lut_mask = 16'hF588;
defparam \regfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cyclone10lp_lcell_comb \regfile|Mux15~0 (
// Equation(s):
// \regfile|Mux15~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & ((\regfile|rf[1][0]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (!\regfile|rf[0][0]~q ))))

	.dataa(\regfile|rf[0][0]~q ),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\regfile|rf[1][0]~q ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux15~0 .lut_mask = 16'hFC11;
defparam \regfile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cyclone10lp_lcell_comb \regfile|Mux15~1 (
// Equation(s):
// \regfile|Mux15~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|Mux15~0_combout  & (\regfile|rf[3][0]~q )) # (!\regfile|Mux15~0_combout  & ((\regfile|rf[2][0]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\regfile|Mux15~0_combout ))))

	.dataa(\regfile|rf[3][0]~q ),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\regfile|rf[2][0]~q ),
	.datad(\regfile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux15~1 .lut_mask = 16'hBBC0;
defparam \regfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cyclone10lp_lcell_comb \alu|Add8~0 (
// Equation(s):
// \alu|Add8~0_combout  = (\regfile|Mux7~1_combout  & (\regfile|Mux15~1_combout  $ (VCC))) # (!\regfile|Mux7~1_combout  & (\regfile|Mux15~1_combout  & VCC))
// \alu|Add8~1  = CARRY((\regfile|Mux7~1_combout  & \regfile|Mux15~1_combout ))

	.dataa(\regfile|Mux7~1_combout ),
	.datab(\regfile|Mux15~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add8~0_combout ),
	.cout(\alu|Add8~1 ));
// synopsys translate_off
defparam \alu|Add8~0 .lut_mask = 16'h6688;
defparam \alu|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cyclone10lp_lcell_comb \alu|Add8~2 (
// Equation(s):
// \alu|Add8~2_combout  = (\regfile|Mux6~1_combout  & ((\regfile|Mux14~1_combout  & (\alu|Add8~1  & VCC)) # (!\regfile|Mux14~1_combout  & (!\alu|Add8~1 )))) # (!\regfile|Mux6~1_combout  & ((\regfile|Mux14~1_combout  & (!\alu|Add8~1 )) # 
// (!\regfile|Mux14~1_combout  & ((\alu|Add8~1 ) # (GND)))))
// \alu|Add8~3  = CARRY((\regfile|Mux6~1_combout  & (!\regfile|Mux14~1_combout  & !\alu|Add8~1 )) # (!\regfile|Mux6~1_combout  & ((!\alu|Add8~1 ) # (!\regfile|Mux14~1_combout ))))

	.dataa(\regfile|Mux6~1_combout ),
	.datab(\regfile|Mux14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add8~1 ),
	.combout(\alu|Add8~2_combout ),
	.cout(\alu|Add8~3 ));
// synopsys translate_off
defparam \alu|Add8~2 .lut_mask = 16'h9617;
defparam \alu|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cyclone10lp_lcell_comb \alu|Mux11~2 (
// Equation(s):
// \alu|Mux11~2_combout  = (\regfile|Mux6~1_combout  & ((\controller|alucs [0]) # ((\regfile|Mux14~1_combout  & !\controller|alucs [1])))) # (!\regfile|Mux6~1_combout  & (\controller|alucs [0] & ((\regfile|Mux14~1_combout ) # (\controller|alucs [1]))))

	.dataa(\regfile|Mux6~1_combout ),
	.datab(\regfile|Mux14~1_combout ),
	.datac(\controller|alucs [0]),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~2 .lut_mask = 16'hF0E8;
defparam \alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cyclone10lp_lcell_comb \alu|Add4~0 (
// Equation(s):
// \alu|Add4~0_combout  = (\regfile|Mux15~1_combout  & (\regfile|Mux7~1_combout  $ (VCC))) # (!\regfile|Mux15~1_combout  & ((\regfile|Mux7~1_combout ) # (GND)))
// \alu|Add4~1  = CARRY((\regfile|Mux7~1_combout ) # (!\regfile|Mux15~1_combout ))

	.dataa(\regfile|Mux15~1_combout ),
	.datab(\regfile|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add4~0_combout ),
	.cout(\alu|Add4~1 ));
// synopsys translate_off
defparam \alu|Add4~0 .lut_mask = 16'h66DD;
defparam \alu|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cyclone10lp_lcell_comb \alu|Add4~2 (
// Equation(s):
// \alu|Add4~2_combout  = (\regfile|Mux14~1_combout  & ((\regfile|Mux6~1_combout  & (!\alu|Add4~1 )) # (!\regfile|Mux6~1_combout  & ((\alu|Add4~1 ) # (GND))))) # (!\regfile|Mux14~1_combout  & ((\regfile|Mux6~1_combout  & (\alu|Add4~1  & VCC)) # 
// (!\regfile|Mux6~1_combout  & (!\alu|Add4~1 ))))
// \alu|Add4~3  = CARRY((\regfile|Mux14~1_combout  & ((!\alu|Add4~1 ) # (!\regfile|Mux6~1_combout ))) # (!\regfile|Mux14~1_combout  & (!\regfile|Mux6~1_combout  & !\alu|Add4~1 )))

	.dataa(\regfile|Mux14~1_combout ),
	.datab(\regfile|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add4~1 ),
	.combout(\alu|Add4~2_combout ),
	.cout(\alu|Add4~3 ));
// synopsys translate_off
defparam \alu|Add4~2 .lut_mask = 16'h692B;
defparam \alu|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cyclone10lp_lcell_comb \alu|Mux11~3 (
// Equation(s):
// \alu|Mux11~3_combout  = (\alu|Mux11~2_combout  & (((\alu|Add4~2_combout ) # (!\controller|alucs [1])))) # (!\alu|Mux11~2_combout  & (\alu|Add8~2_combout  & ((\controller|alucs [1]))))

	.dataa(\alu|Add8~2_combout ),
	.datab(\alu|Mux11~2_combout ),
	.datac(\alu|Add4~2_combout ),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~3 .lut_mask = 16'hE2CC;
defparam \alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cyclone10lp_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = \controller|alucs [1] $ (((\controller|alucs [0] & \controller|alucs [2])))

	.dataa(gnd),
	.datab(\controller|alucs [0]),
	.datac(\controller|alucs [1]),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~0 .lut_mask = 16'h3CF0;
defparam \alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cyclone10lp_lcell_comb \alu|Add8~10 (
// Equation(s):
// \alu|Add8~10_combout  = (\regfile|Mux10~1_combout  & ((\regfile|Mux2~1_combout  & (\alu|Add8~9  & VCC)) # (!\regfile|Mux2~1_combout  & (!\alu|Add8~9 )))) # (!\regfile|Mux10~1_combout  & ((\regfile|Mux2~1_combout  & (!\alu|Add8~9 )) # 
// (!\regfile|Mux2~1_combout  & ((\alu|Add8~9 ) # (GND)))))
// \alu|Add8~11  = CARRY((\regfile|Mux10~1_combout  & (!\regfile|Mux2~1_combout  & !\alu|Add8~9 )) # (!\regfile|Mux10~1_combout  & ((!\alu|Add8~9 ) # (!\regfile|Mux2~1_combout ))))

	.dataa(\regfile|Mux10~1_combout ),
	.datab(\regfile|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add8~9 ),
	.combout(\alu|Add8~10_combout ),
	.cout(\alu|Add8~11 ));
// synopsys translate_off
defparam \alu|Add8~10 .lut_mask = 16'h9617;
defparam \alu|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cyclone10lp_lcell_comb \alu|Add8~12 (
// Equation(s):
// \alu|Add8~12_combout  = ((\regfile|Mux9~1_combout  $ (\regfile|Mux1~1_combout  $ (!\alu|Add8~11 )))) # (GND)
// \alu|Add8~13  = CARRY((\regfile|Mux9~1_combout  & ((\regfile|Mux1~1_combout ) # (!\alu|Add8~11 ))) # (!\regfile|Mux9~1_combout  & (\regfile|Mux1~1_combout  & !\alu|Add8~11 )))

	.dataa(\regfile|Mux9~1_combout ),
	.datab(\regfile|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add8~11 ),
	.combout(\alu|Add8~12_combout ),
	.cout(\alu|Add8~13 ));
// synopsys translate_off
defparam \alu|Add8~12 .lut_mask = 16'h698E;
defparam \alu|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cyclone10lp_lcell_comb \alu|Add8~14 (
// Equation(s):
// \alu|Add8~14_combout  = (\regfile|Mux0~1_combout  & ((\regfile|Mux8~1_combout  & (\alu|Add8~13  & VCC)) # (!\regfile|Mux8~1_combout  & (!\alu|Add8~13 )))) # (!\regfile|Mux0~1_combout  & ((\regfile|Mux8~1_combout  & (!\alu|Add8~13 )) # 
// (!\regfile|Mux8~1_combout  & ((\alu|Add8~13 ) # (GND)))))
// \alu|Add8~15  = CARRY((\regfile|Mux0~1_combout  & (!\regfile|Mux8~1_combout  & !\alu|Add8~13 )) # (!\regfile|Mux0~1_combout  & ((!\alu|Add8~13 ) # (!\regfile|Mux8~1_combout ))))

	.dataa(\regfile|Mux0~1_combout ),
	.datab(\regfile|Mux8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add8~13 ),
	.combout(\alu|Add8~14_combout ),
	.cout(\alu|Add8~15 ));
// synopsys translate_off
defparam \alu|Add8~14 .lut_mask = 16'h9617;
defparam \alu|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cyclone10lp_lcell_comb \alu|Add8~16 (
// Equation(s):
// \alu|Add8~16_combout  = !\alu|Add8~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Add8~15 ),
	.combout(\alu|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add8~16 .lut_mask = 16'h0F0F;
defparam \alu|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cyclone10lp_lcell_comb \alu|Add8~4 (
// Equation(s):
// \alu|Add8~4_combout  = ((\regfile|Mux5~1_combout  $ (\regfile|Mux13~1_combout  $ (!\alu|Add8~3 )))) # (GND)
// \alu|Add8~5  = CARRY((\regfile|Mux5~1_combout  & ((\regfile|Mux13~1_combout ) # (!\alu|Add8~3 ))) # (!\regfile|Mux5~1_combout  & (\regfile|Mux13~1_combout  & !\alu|Add8~3 )))

	.dataa(\regfile|Mux5~1_combout ),
	.datab(\regfile|Mux13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add8~3 ),
	.combout(\alu|Add8~4_combout ),
	.cout(\alu|Add8~5 ));
// synopsys translate_off
defparam \alu|Add8~4 .lut_mask = 16'h698E;
defparam \alu|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cyclone10lp_lcell_comb \alu|Add8~6 (
// Equation(s):
// \alu|Add8~6_combout  = (\regfile|Mux12~1_combout  & ((\regfile|Mux4~1_combout  & (\alu|Add8~5  & VCC)) # (!\regfile|Mux4~1_combout  & (!\alu|Add8~5 )))) # (!\regfile|Mux12~1_combout  & ((\regfile|Mux4~1_combout  & (!\alu|Add8~5 )) # 
// (!\regfile|Mux4~1_combout  & ((\alu|Add8~5 ) # (GND)))))
// \alu|Add8~7  = CARRY((\regfile|Mux12~1_combout  & (!\regfile|Mux4~1_combout  & !\alu|Add8~5 )) # (!\regfile|Mux12~1_combout  & ((!\alu|Add8~5 ) # (!\regfile|Mux4~1_combout ))))

	.dataa(\regfile|Mux12~1_combout ),
	.datab(\regfile|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add8~5 ),
	.combout(\alu|Add8~6_combout ),
	.cout(\alu|Add8~7 ));
// synopsys translate_off
defparam \alu|Add8~6 .lut_mask = 16'h9617;
defparam \alu|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cyclone10lp_lcell_comb \alu|Add7~1 (
// Equation(s):
// \alu|Add7~1_cout  = CARRY((\alu|Add8~0_combout  & \flag|flagout~q ))

	.dataa(\alu|Add8~0_combout ),
	.datab(\flag|flagout~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|Add7~1_cout ));
// synopsys translate_off
defparam \alu|Add7~1 .lut_mask = 16'h0088;
defparam \alu|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cyclone10lp_lcell_comb \alu|Add7~3 (
// Equation(s):
// \alu|Add7~3_cout  = CARRY((!\alu|Add7~1_cout ) # (!\alu|Add8~2_combout ))

	.dataa(\alu|Add8~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add7~1_cout ),
	.combout(),
	.cout(\alu|Add7~3_cout ));
// synopsys translate_off
defparam \alu|Add7~3 .lut_mask = 16'h005F;
defparam \alu|Add7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cyclone10lp_lcell_comb \alu|Add7~5 (
// Equation(s):
// \alu|Add7~5_cout  = CARRY((\alu|Add8~4_combout  & !\alu|Add7~3_cout ))

	.dataa(gnd),
	.datab(\alu|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add7~3_cout ),
	.combout(),
	.cout(\alu|Add7~5_cout ));
// synopsys translate_off
defparam \alu|Add7~5 .lut_mask = 16'h000C;
defparam \alu|Add7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cyclone10lp_lcell_comb \alu|Add7~7 (
// Equation(s):
// \alu|Add7~7_cout  = CARRY((!\alu|Add7~5_cout ) # (!\alu|Add8~6_combout ))

	.dataa(\alu|Add8~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add7~5_cout ),
	.combout(),
	.cout(\alu|Add7~7_cout ));
// synopsys translate_off
defparam \alu|Add7~7 .lut_mask = 16'h005F;
defparam \alu|Add7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cyclone10lp_lcell_comb \alu|Add7~9 (
// Equation(s):
// \alu|Add7~9_cout  = CARRY((\alu|Add8~8_combout  & !\alu|Add7~7_cout ))

	.dataa(\alu|Add8~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add7~7_cout ),
	.combout(),
	.cout(\alu|Add7~9_cout ));
// synopsys translate_off
defparam \alu|Add7~9 .lut_mask = 16'h000A;
defparam \alu|Add7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cyclone10lp_lcell_comb \alu|Add7~11 (
// Equation(s):
// \alu|Add7~11_cout  = CARRY((!\alu|Add7~9_cout ) # (!\alu|Add8~10_combout ))

	.dataa(\alu|Add8~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add7~9_cout ),
	.combout(),
	.cout(\alu|Add7~11_cout ));
// synopsys translate_off
defparam \alu|Add7~11 .lut_mask = 16'h005F;
defparam \alu|Add7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cyclone10lp_lcell_comb \alu|Add7~13 (
// Equation(s):
// \alu|Add7~13_cout  = CARRY((\alu|Add8~12_combout  & !\alu|Add7~11_cout ))

	.dataa(gnd),
	.datab(\alu|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add7~11_cout ),
	.combout(),
	.cout(\alu|Add7~13_cout ));
// synopsys translate_off
defparam \alu|Add7~13 .lut_mask = 16'h000C;
defparam \alu|Add7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cyclone10lp_lcell_comb \alu|Add7~15 (
// Equation(s):
// \alu|Add7~15_cout  = CARRY((!\alu|Add7~13_cout ) # (!\alu|Add8~14_combout ))

	.dataa(\alu|Add8~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add7~13_cout ),
	.combout(),
	.cout(\alu|Add7~15_cout ));
// synopsys translate_off
defparam \alu|Add7~15 .lut_mask = 16'h005F;
defparam \alu|Add7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cyclone10lp_lcell_comb \alu|Add7~16 (
// Equation(s):
// \alu|Add7~16_combout  = \alu|Add7~15_cout  $ (!\alu|Add8~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add8~16_combout ),
	.cin(\alu|Add7~15_cout ),
	.combout(\alu|Add7~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add7~16 .lut_mask = 16'hF00F;
defparam \alu|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cyclone10lp_lcell_comb \alu|Mux8~1 (
// Equation(s):
// \alu|Mux8~1_combout  = (\controller|alucs [0] & (((\controller|alucs [2])))) # (!\controller|alucs [0] & ((\controller|alucs [2] & ((\alu|Add7~16_combout ))) # (!\controller|alucs [2] & (\alu|Add8~16_combout ))))

	.dataa(\alu|Add8~16_combout ),
	.datab(\alu|Add7~16_combout ),
	.datac(\controller|alucs [0]),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~1 .lut_mask = 16'hFC0A;
defparam \alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cyclone10lp_lcell_comb \alu|LessThan1~1 (
// Equation(s):
// \alu|LessThan1~1_cout  = CARRY((!\regfile|Mux15~1_combout  & \regfile|Mux7~1_combout ))

	.dataa(\regfile|Mux15~1_combout ),
	.datab(\regfile|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan1~1_cout ));
// synopsys translate_off
defparam \alu|LessThan1~1 .lut_mask = 16'h0044;
defparam \alu|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cyclone10lp_lcell_comb \alu|LessThan1~3 (
// Equation(s):
// \alu|LessThan1~3_cout  = CARRY((\regfile|Mux14~1_combout  & ((!\alu|LessThan1~1_cout ) # (!\regfile|Mux6~1_combout ))) # (!\regfile|Mux14~1_combout  & (!\regfile|Mux6~1_combout  & !\alu|LessThan1~1_cout )))

	.dataa(\regfile|Mux14~1_combout ),
	.datab(\regfile|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan1~1_cout ),
	.combout(),
	.cout(\alu|LessThan1~3_cout ));
// synopsys translate_off
defparam \alu|LessThan1~3 .lut_mask = 16'h002B;
defparam \alu|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cyclone10lp_lcell_comb \alu|LessThan1~5 (
// Equation(s):
// \alu|LessThan1~5_cout  = CARRY((\regfile|Mux5~1_combout  & ((!\alu|LessThan1~3_cout ) # (!\regfile|Mux13~1_combout ))) # (!\regfile|Mux5~1_combout  & (!\regfile|Mux13~1_combout  & !\alu|LessThan1~3_cout )))

	.dataa(\regfile|Mux5~1_combout ),
	.datab(\regfile|Mux13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan1~3_cout ),
	.combout(),
	.cout(\alu|LessThan1~5_cout ));
// synopsys translate_off
defparam \alu|LessThan1~5 .lut_mask = 16'h002B;
defparam \alu|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cyclone10lp_lcell_comb \alu|LessThan1~7 (
// Equation(s):
// \alu|LessThan1~7_cout  = CARRY((\regfile|Mux4~1_combout  & (\regfile|Mux12~1_combout  & !\alu|LessThan1~5_cout )) # (!\regfile|Mux4~1_combout  & ((\regfile|Mux12~1_combout ) # (!\alu|LessThan1~5_cout ))))

	.dataa(\regfile|Mux4~1_combout ),
	.datab(\regfile|Mux12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan1~5_cout ),
	.combout(),
	.cout(\alu|LessThan1~7_cout ));
// synopsys translate_off
defparam \alu|LessThan1~7 .lut_mask = 16'h004D;
defparam \alu|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cyclone10lp_lcell_comb \alu|LessThan1~9 (
// Equation(s):
// \alu|LessThan1~9_cout  = CARRY((\regfile|Mux3~1_combout  & ((!\alu|LessThan1~7_cout ) # (!\regfile|Mux11~1_combout ))) # (!\regfile|Mux3~1_combout  & (!\regfile|Mux11~1_combout  & !\alu|LessThan1~7_cout )))

	.dataa(\regfile|Mux3~1_combout ),
	.datab(\regfile|Mux11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan1~7_cout ),
	.combout(),
	.cout(\alu|LessThan1~9_cout ));
// synopsys translate_off
defparam \alu|LessThan1~9 .lut_mask = 16'h002B;
defparam \alu|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cyclone10lp_lcell_comb \alu|LessThan1~11 (
// Equation(s):
// \alu|LessThan1~11_cout  = CARRY((\regfile|Mux2~1_combout  & (\regfile|Mux10~1_combout  & !\alu|LessThan1~9_cout )) # (!\regfile|Mux2~1_combout  & ((\regfile|Mux10~1_combout ) # (!\alu|LessThan1~9_cout ))))

	.dataa(\regfile|Mux2~1_combout ),
	.datab(\regfile|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan1~9_cout ),
	.combout(),
	.cout(\alu|LessThan1~11_cout ));
// synopsys translate_off
defparam \alu|LessThan1~11 .lut_mask = 16'h004D;
defparam \alu|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cyclone10lp_lcell_comb \alu|LessThan1~13 (
// Equation(s):
// \alu|LessThan1~13_cout  = CARRY((\regfile|Mux9~1_combout  & (\regfile|Mux1~1_combout  & !\alu|LessThan1~11_cout )) # (!\regfile|Mux9~1_combout  & ((\regfile|Mux1~1_combout ) # (!\alu|LessThan1~11_cout ))))

	.dataa(\regfile|Mux9~1_combout ),
	.datab(\regfile|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan1~11_cout ),
	.combout(),
	.cout(\alu|LessThan1~13_cout ));
// synopsys translate_off
defparam \alu|LessThan1~13 .lut_mask = 16'h004D;
defparam \alu|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cyclone10lp_lcell_comb \alu|LessThan1~14 (
// Equation(s):
// \alu|LessThan1~14_combout  = (\regfile|Mux8~1_combout  & (\alu|LessThan1~13_cout  & \regfile|Mux0~1_combout )) # (!\regfile|Mux8~1_combout  & ((\alu|LessThan1~13_cout ) # (\regfile|Mux0~1_combout )))

	.dataa(\regfile|Mux8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|Mux0~1_combout ),
	.cin(\alu|LessThan1~13_cout ),
	.combout(\alu|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan1~14 .lut_mask = 16'hF550;
defparam \alu|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cyclone10lp_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = \regfile|Mux15~1_combout  $ (VCC)
// \alu|Add0~1  = CARRY(\regfile|Mux15~1_combout )

	.dataa(gnd),
	.datab(\regfile|Mux15~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h33CC;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cyclone10lp_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\regfile|Mux14~1_combout  & (!\alu|Add0~1 )) # (!\regfile|Mux14~1_combout  & ((\alu|Add0~1 ) # (GND)))
// \alu|Add0~3  = CARRY((!\alu|Add0~1 ) # (!\regfile|Mux14~1_combout ))

	.dataa(\regfile|Mux14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h5A5F;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cyclone10lp_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = (\regfile|Mux13~1_combout  & (\alu|Add0~3  $ (GND))) # (!\regfile|Mux13~1_combout  & (!\alu|Add0~3  & VCC))
// \alu|Add0~5  = CARRY((\regfile|Mux13~1_combout  & !\alu|Add0~3 ))

	.dataa(\regfile|Mux13~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'hA50A;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cyclone10lp_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\regfile|Mux12~1_combout  & (!\alu|Add0~5 )) # (!\regfile|Mux12~1_combout  & ((\alu|Add0~5 ) # (GND)))
// \alu|Add0~7  = CARRY((!\alu|Add0~5 ) # (!\regfile|Mux12~1_combout ))

	.dataa(\regfile|Mux12~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h5A5F;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cyclone10lp_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = (\regfile|Mux11~1_combout  & (\alu|Add0~7  $ (GND))) # (!\regfile|Mux11~1_combout  & (!\alu|Add0~7  & VCC))
// \alu|Add0~9  = CARRY((\regfile|Mux11~1_combout  & !\alu|Add0~7 ))

	.dataa(\regfile|Mux11~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'hA50A;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cyclone10lp_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\regfile|Mux10~1_combout  & (!\alu|Add0~9 )) # (!\regfile|Mux10~1_combout  & ((\alu|Add0~9 ) # (GND)))
// \alu|Add0~11  = CARRY((!\alu|Add0~9 ) # (!\regfile|Mux10~1_combout ))

	.dataa(gnd),
	.datab(\regfile|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h3C3F;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cyclone10lp_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = (\regfile|Mux9~1_combout  & (\alu|Add0~11  $ (GND))) # (!\regfile|Mux9~1_combout  & (!\alu|Add0~11  & VCC))
// \alu|Add0~13  = CARRY((\regfile|Mux9~1_combout  & !\alu|Add0~11 ))

	.dataa(\regfile|Mux9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'hA50A;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cyclone10lp_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\regfile|Mux8~1_combout  & (!\alu|Add0~13 )) # (!\regfile|Mux8~1_combout  & ((\alu|Add0~13 ) # (GND)))
// \alu|Add0~15  = CARRY((!\alu|Add0~13 ) # (!\regfile|Mux8~1_combout ))

	.dataa(gnd),
	.datab(\regfile|Mux8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h3C3F;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cyclone10lp_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = !\alu|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h0F0F;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cyclone10lp_lcell_comb \alu|Add1~0 (
// Equation(s):
// \alu|Add1~0_combout  = (\alu|Add0~0_combout  & ((GND) # (!\flag|flagout~q ))) # (!\alu|Add0~0_combout  & (\flag|flagout~q  $ (GND)))
// \alu|Add1~1  = CARRY((\alu|Add0~0_combout ) # (!\flag|flagout~q ))

	.dataa(\alu|Add0~0_combout ),
	.datab(\flag|flagout~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add1~0_combout ),
	.cout(\alu|Add1~1 ));
// synopsys translate_off
defparam \alu|Add1~0 .lut_mask = 16'h66BB;
defparam \alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cyclone10lp_lcell_comb \alu|Add1~2 (
// Equation(s):
// \alu|Add1~2_combout  = (\alu|Add0~2_combout  & (\alu|Add1~1  & VCC)) # (!\alu|Add0~2_combout  & (!\alu|Add1~1 ))
// \alu|Add1~3  = CARRY((!\alu|Add0~2_combout  & !\alu|Add1~1 ))

	.dataa(\alu|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~1 ),
	.combout(\alu|Add1~2_combout ),
	.cout(\alu|Add1~3 ));
// synopsys translate_off
defparam \alu|Add1~2 .lut_mask = 16'hA505;
defparam \alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cyclone10lp_lcell_comb \alu|Add1~4 (
// Equation(s):
// \alu|Add1~4_combout  = (\alu|Add0~4_combout  & ((GND) # (!\alu|Add1~3 ))) # (!\alu|Add0~4_combout  & (\alu|Add1~3  $ (GND)))
// \alu|Add1~5  = CARRY((\alu|Add0~4_combout ) # (!\alu|Add1~3 ))

	.dataa(\alu|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~3 ),
	.combout(\alu|Add1~4_combout ),
	.cout(\alu|Add1~5 ));
// synopsys translate_off
defparam \alu|Add1~4 .lut_mask = 16'h5AAF;
defparam \alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cyclone10lp_lcell_comb \alu|Add1~6 (
// Equation(s):
// \alu|Add1~6_combout  = (\alu|Add0~6_combout  & (\alu|Add1~5  & VCC)) # (!\alu|Add0~6_combout  & (!\alu|Add1~5 ))
// \alu|Add1~7  = CARRY((!\alu|Add0~6_combout  & !\alu|Add1~5 ))

	.dataa(gnd),
	.datab(\alu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~5 ),
	.combout(\alu|Add1~6_combout ),
	.cout(\alu|Add1~7 ));
// synopsys translate_off
defparam \alu|Add1~6 .lut_mask = 16'hC303;
defparam \alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cyclone10lp_lcell_comb \alu|Add1~8 (
// Equation(s):
// \alu|Add1~8_combout  = (\alu|Add0~8_combout  & ((GND) # (!\alu|Add1~7 ))) # (!\alu|Add0~8_combout  & (\alu|Add1~7  $ (GND)))
// \alu|Add1~9  = CARRY((\alu|Add0~8_combout ) # (!\alu|Add1~7 ))

	.dataa(gnd),
	.datab(\alu|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~7 ),
	.combout(\alu|Add1~8_combout ),
	.cout(\alu|Add1~9 ));
// synopsys translate_off
defparam \alu|Add1~8 .lut_mask = 16'h3CCF;
defparam \alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cyclone10lp_lcell_comb \alu|Add1~10 (
// Equation(s):
// \alu|Add1~10_combout  = (\alu|Add0~10_combout  & (\alu|Add1~9  & VCC)) # (!\alu|Add0~10_combout  & (!\alu|Add1~9 ))
// \alu|Add1~11  = CARRY((!\alu|Add0~10_combout  & !\alu|Add1~9 ))

	.dataa(gnd),
	.datab(\alu|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~9 ),
	.combout(\alu|Add1~10_combout ),
	.cout(\alu|Add1~11 ));
// synopsys translate_off
defparam \alu|Add1~10 .lut_mask = 16'hC303;
defparam \alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cyclone10lp_lcell_comb \alu|Add1~12 (
// Equation(s):
// \alu|Add1~12_combout  = (\alu|Add0~12_combout  & ((GND) # (!\alu|Add1~11 ))) # (!\alu|Add0~12_combout  & (\alu|Add1~11  $ (GND)))
// \alu|Add1~13  = CARRY((\alu|Add0~12_combout ) # (!\alu|Add1~11 ))

	.dataa(gnd),
	.datab(\alu|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~11 ),
	.combout(\alu|Add1~12_combout ),
	.cout(\alu|Add1~13 ));
// synopsys translate_off
defparam \alu|Add1~12 .lut_mask = 16'h3CCF;
defparam \alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cyclone10lp_lcell_comb \alu|Add1~14 (
// Equation(s):
// \alu|Add1~14_combout  = (\alu|Add0~14_combout  & (\alu|Add1~13  & VCC)) # (!\alu|Add0~14_combout  & (!\alu|Add1~13 ))
// \alu|Add1~15  = CARRY((!\alu|Add0~14_combout  & !\alu|Add1~13 ))

	.dataa(gnd),
	.datab(\alu|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~13 ),
	.combout(\alu|Add1~14_combout ),
	.cout(\alu|Add1~15 ));
// synopsys translate_off
defparam \alu|Add1~14 .lut_mask = 16'hC303;
defparam \alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cyclone10lp_lcell_comb \alu|Add1~16 (
// Equation(s):
// \alu|Add1~16_combout  = (\alu|Add0~16_combout  & ((GND) # (!\alu|Add1~15 ))) # (!\alu|Add0~16_combout  & (\alu|Add1~15  $ (GND)))
// \alu|Add1~17  = CARRY((\alu|Add0~16_combout ) # (!\alu|Add1~15 ))

	.dataa(gnd),
	.datab(\alu|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~15 ),
	.combout(\alu|Add1~16_combout ),
	.cout(\alu|Add1~17 ));
// synopsys translate_off
defparam \alu|Add1~16 .lut_mask = 16'h3CCF;
defparam \alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cyclone10lp_lcell_comb \alu|Add1~18 (
// Equation(s):
// \alu|Add1~18_combout  = !\alu|Add1~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Add1~17 ),
	.combout(\alu|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add1~18 .lut_mask = 16'h0F0F;
defparam \alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cyclone10lp_lcell_comb \alu|LessThan3~1 (
// Equation(s):
// \alu|LessThan3~1_cout  = CARRY((\regfile|Mux7~1_combout  & !\alu|Add1~0_combout ))

	.dataa(\regfile|Mux7~1_combout ),
	.datab(\alu|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan3~1_cout ));
// synopsys translate_off
defparam \alu|LessThan3~1 .lut_mask = 16'h0022;
defparam \alu|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cyclone10lp_lcell_comb \alu|LessThan3~3 (
// Equation(s):
// \alu|LessThan3~3_cout  = CARRY((\regfile|Mux6~1_combout  & (\alu|Add1~2_combout  & !\alu|LessThan3~1_cout )) # (!\regfile|Mux6~1_combout  & ((\alu|Add1~2_combout ) # (!\alu|LessThan3~1_cout ))))

	.dataa(\regfile|Mux6~1_combout ),
	.datab(\alu|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan3~1_cout ),
	.combout(),
	.cout(\alu|LessThan3~3_cout ));
// synopsys translate_off
defparam \alu|LessThan3~3 .lut_mask = 16'h004D;
defparam \alu|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cyclone10lp_lcell_comb \alu|LessThan3~5 (
// Equation(s):
// \alu|LessThan3~5_cout  = CARRY((\regfile|Mux5~1_combout  & ((!\alu|LessThan3~3_cout ) # (!\alu|Add1~4_combout ))) # (!\regfile|Mux5~1_combout  & (!\alu|Add1~4_combout  & !\alu|LessThan3~3_cout )))

	.dataa(\regfile|Mux5~1_combout ),
	.datab(\alu|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan3~3_cout ),
	.combout(),
	.cout(\alu|LessThan3~5_cout ));
// synopsys translate_off
defparam \alu|LessThan3~5 .lut_mask = 16'h002B;
defparam \alu|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cyclone10lp_lcell_comb \alu|LessThan3~7 (
// Equation(s):
// \alu|LessThan3~7_cout  = CARRY((\regfile|Mux4~1_combout  & (\alu|Add1~6_combout  & !\alu|LessThan3~5_cout )) # (!\regfile|Mux4~1_combout  & ((\alu|Add1~6_combout ) # (!\alu|LessThan3~5_cout ))))

	.dataa(\regfile|Mux4~1_combout ),
	.datab(\alu|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan3~5_cout ),
	.combout(),
	.cout(\alu|LessThan3~7_cout ));
// synopsys translate_off
defparam \alu|LessThan3~7 .lut_mask = 16'h004D;
defparam \alu|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cyclone10lp_lcell_comb \alu|LessThan3~9 (
// Equation(s):
// \alu|LessThan3~9_cout  = CARRY((\regfile|Mux3~1_combout  & ((!\alu|LessThan3~7_cout ) # (!\alu|Add1~8_combout ))) # (!\regfile|Mux3~1_combout  & (!\alu|Add1~8_combout  & !\alu|LessThan3~7_cout )))

	.dataa(\regfile|Mux3~1_combout ),
	.datab(\alu|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan3~7_cout ),
	.combout(),
	.cout(\alu|LessThan3~9_cout ));
// synopsys translate_off
defparam \alu|LessThan3~9 .lut_mask = 16'h002B;
defparam \alu|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cyclone10lp_lcell_comb \alu|LessThan3~11 (
// Equation(s):
// \alu|LessThan3~11_cout  = CARRY((\regfile|Mux2~1_combout  & (\alu|Add1~10_combout  & !\alu|LessThan3~9_cout )) # (!\regfile|Mux2~1_combout  & ((\alu|Add1~10_combout ) # (!\alu|LessThan3~9_cout ))))

	.dataa(\regfile|Mux2~1_combout ),
	.datab(\alu|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan3~9_cout ),
	.combout(),
	.cout(\alu|LessThan3~11_cout ));
// synopsys translate_off
defparam \alu|LessThan3~11 .lut_mask = 16'h004D;
defparam \alu|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cyclone10lp_lcell_comb \alu|LessThan3~13 (
// Equation(s):
// \alu|LessThan3~13_cout  = CARRY((\alu|Add1~12_combout  & (\regfile|Mux1~1_combout  & !\alu|LessThan3~11_cout )) # (!\alu|Add1~12_combout  & ((\regfile|Mux1~1_combout ) # (!\alu|LessThan3~11_cout ))))

	.dataa(\alu|Add1~12_combout ),
	.datab(\regfile|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan3~11_cout ),
	.combout(),
	.cout(\alu|LessThan3~13_cout ));
// synopsys translate_off
defparam \alu|LessThan3~13 .lut_mask = 16'h004D;
defparam \alu|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cyclone10lp_lcell_comb \alu|LessThan3~14 (
// Equation(s):
// \alu|LessThan3~14_combout  = (\regfile|Mux0~1_combout  & ((\alu|LessThan3~13_cout ) # (!\alu|Add1~14_combout ))) # (!\regfile|Mux0~1_combout  & (\alu|LessThan3~13_cout  & !\alu|Add1~14_combout ))

	.dataa(\regfile|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add1~14_combout ),
	.cin(\alu|LessThan3~13_cout ),
	.combout(\alu|LessThan3~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan3~14 .lut_mask = 16'hA0FA;
defparam \alu|LessThan3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cyclone10lp_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = (!\alu|Add1~16_combout  & (!\alu|Add1~18_combout  & \alu|LessThan3~14_combout ))

	.dataa(\alu|Add1~16_combout ),
	.datab(gnd),
	.datac(\alu|Add1~18_combout ),
	.datad(\alu|LessThan3~14_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~0 .lut_mask = 16'h0500;
defparam \alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cyclone10lp_lcell_comb \alu|Mux8~2 (
// Equation(s):
// \alu|Mux8~2_combout  = (\alu|Mux8~1_combout  & (((\alu|Mux8~0_combout )) # (!\controller|alucs [0]))) # (!\alu|Mux8~1_combout  & (\controller|alucs [0] & (\alu|LessThan1~14_combout )))

	.dataa(\alu|Mux8~1_combout ),
	.datab(\controller|alucs [0]),
	.datac(\alu|LessThan1~14_combout ),
	.datad(\alu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~2 .lut_mask = 16'hEA62;
defparam \alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cyclone10lp_lcell_comb \alu|carry_out (
// Equation(s):
// \alu|carry_out~combout  = (\alu|Mux9~0_combout  & ((\alu|Mux8~2_combout ))) # (!\alu|Mux9~0_combout  & (\alu|carry_out~combout ))

	.dataa(\alu|Mux9~0_combout ),
	.datab(\alu|carry_out~combout ),
	.datac(\alu|Mux8~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|carry_out~combout ),
	.cout());
// synopsys translate_off
defparam \alu|carry_out .lut_mask = 16'hE4E4;
defparam \alu|carry_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cyclone10lp_lcell_comb \controller|always0~0 (
// Equation(s):
// \controller|always0~0_combout  = \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [13] $ (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [14] & \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|always0~0 .lut_mask = 16'h7878;
defparam \controller|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cyclone10lp_lcell_comb \controller|flagwrite (
// Equation(s):
// \controller|flagwrite~combout  = (GLOBAL(\controller|LessThan1~0clkctrl_outclk ) & (\controller|flagwrite~combout )) # (!GLOBAL(\controller|LessThan1~0clkctrl_outclk ) & ((\controller|always0~0_combout )))

	.dataa(\controller|flagwrite~combout ),
	.datab(gnd),
	.datac(\controller|always0~0_combout ),
	.datad(\controller|LessThan1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\controller|flagwrite~combout ),
	.cout());
// synopsys translate_off
defparam \controller|flagwrite .lut_mask = 16'hAAF0;
defparam \controller|flagwrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cyclone10lp_lcell_comb \flag|flagout~0 (
// Equation(s):
// \flag|flagout~0_combout  = (\controller|flagwrite~combout  & (\alu|carry_out~combout )) # (!\controller|flagwrite~combout  & ((\flag|flagout~q )))

	.dataa(\alu|carry_out~combout ),
	.datab(gnd),
	.datac(\flag|flagout~q ),
	.datad(\controller|flagwrite~combout ),
	.cin(gnd),
	.combout(\flag|flagout~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag|flagout~0 .lut_mask = 16'hAAF0;
defparam \flag|flagout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \flag|flagout (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\flag|flagout~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag|flagout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag|flagout .is_wysiwyg = "true";
defparam \flag|flagout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cyclone10lp_lcell_comb \alu|Add9~0 (
// Equation(s):
// \alu|Add9~0_combout  = (\alu|Add8~0_combout  & (\flag|flagout~q  $ (VCC))) # (!\alu|Add8~0_combout  & (\flag|flagout~q  & VCC))
// \alu|Add9~1  = CARRY((\alu|Add8~0_combout  & \flag|flagout~q ))

	.dataa(\alu|Add8~0_combout ),
	.datab(\flag|flagout~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add9~0_combout ),
	.cout(\alu|Add9~1 ));
// synopsys translate_off
defparam \alu|Add9~0 .lut_mask = 16'h6688;
defparam \alu|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cyclone10lp_lcell_comb \alu|Add9~2 (
// Equation(s):
// \alu|Add9~2_combout  = (\alu|Add8~2_combout  & (!\alu|Add9~1 )) # (!\alu|Add8~2_combout  & ((\alu|Add9~1 ) # (GND)))
// \alu|Add9~3  = CARRY((!\alu|Add9~1 ) # (!\alu|Add8~2_combout ))

	.dataa(gnd),
	.datab(\alu|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add9~1 ),
	.combout(\alu|Add9~2_combout ),
	.cout(\alu|Add9~3 ));
// synopsys translate_off
defparam \alu|Add9~2 .lut_mask = 16'h3C3F;
defparam \alu|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cyclone10lp_lcell_comb \alu|Mux11~5 (
// Equation(s):
// \alu|Mux11~5_combout  = (\controller|alucs [2] & (((\alu|Add9~2_combout  & \controller|alucs [1])))) # (!\controller|alucs [2] & (\alu|Mux11~3_combout ))

	.dataa(\controller|alucs [2]),
	.datab(\alu|Mux11~3_combout ),
	.datac(\alu|Add9~2_combout ),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~5 .lut_mask = 16'hE444;
defparam \alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cyclone10lp_lcell_comb \alu|Add5~0 (
// Equation(s):
// \alu|Add5~0_combout  = (\alu|Add4~0_combout  & (\flag|flagout~q  $ (VCC))) # (!\alu|Add4~0_combout  & (\flag|flagout~q  & VCC))
// \alu|Add5~1  = CARRY((\alu|Add4~0_combout  & \flag|flagout~q ))

	.dataa(\alu|Add4~0_combout ),
	.datab(\flag|flagout~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add5~0_combout ),
	.cout(\alu|Add5~1 ));
// synopsys translate_off
defparam \alu|Add5~0 .lut_mask = 16'h6688;
defparam \alu|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cyclone10lp_lcell_comb \alu|Add5~2 (
// Equation(s):
// \alu|Add5~2_combout  = (\alu|Add4~2_combout  & (!\alu|Add5~1 )) # (!\alu|Add4~2_combout  & ((\alu|Add5~1 ) # (GND)))
// \alu|Add5~3  = CARRY((!\alu|Add5~1 ) # (!\alu|Add4~2_combout ))

	.dataa(\alu|Add4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add5~1 ),
	.combout(\alu|Add5~2_combout ),
	.cout(\alu|Add5~3 ));
// synopsys translate_off
defparam \alu|Add5~2 .lut_mask = 16'h5A5F;
defparam \alu|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cyclone10lp_lcell_comb \alu|Add6~0 (
// Equation(s):
// \alu|Add6~0_combout  = \alu|Add5~0_combout  $ (VCC)
// \alu|Add6~1  = CARRY(\alu|Add5~0_combout )

	.dataa(gnd),
	.datab(\alu|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add6~0_combout ),
	.cout(\alu|Add6~1 ));
// synopsys translate_off
defparam \alu|Add6~0 .lut_mask = 16'h33CC;
defparam \alu|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cyclone10lp_lcell_comb \alu|Add6~5 (
// Equation(s):
// \alu|Add6~5_combout  = (\alu|Add5~2_combout  & (\alu|Add6~1  & VCC)) # (!\alu|Add5~2_combout  & (!\alu|Add6~1 ))
// \alu|Add6~6  = CARRY((!\alu|Add5~2_combout  & !\alu|Add6~1 ))

	.dataa(gnd),
	.datab(\alu|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add6~1 ),
	.combout(\alu|Add6~5_combout ),
	.cout(\alu|Add6~6 ));
// synopsys translate_off
defparam \alu|Add6~5 .lut_mask = 16'hC303;
defparam \alu|Add6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cyclone10lp_lcell_comb \alu|Add2~0 (
// Equation(s):
// \alu|Add2~0_combout  = (\flag|flagout~q  & (\alu|Add4~0_combout  $ (VCC))) # (!\flag|flagout~q  & (\alu|Add4~0_combout  & VCC))
// \alu|Add2~1  = CARRY((\flag|flagout~q  & \alu|Add4~0_combout ))

	.dataa(\flag|flagout~q ),
	.datab(\alu|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add2~0_combout ),
	.cout(\alu|Add2~1 ));
// synopsys translate_off
defparam \alu|Add2~0 .lut_mask = 16'h6688;
defparam \alu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cyclone10lp_lcell_comb \alu|Add2~2 (
// Equation(s):
// \alu|Add2~2_combout  = (\alu|Add4~2_combout  & (!\alu|Add2~1 )) # (!\alu|Add4~2_combout  & ((\alu|Add2~1 ) # (GND)))
// \alu|Add2~3  = CARRY((!\alu|Add2~1 ) # (!\alu|Add4~2_combout ))

	.dataa(gnd),
	.datab(\alu|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add2~1 ),
	.combout(\alu|Add2~2_combout ),
	.cout(\alu|Add2~3 ));
// synopsys translate_off
defparam \alu|Add2~2 .lut_mask = 16'h3C3F;
defparam \alu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cyclone10lp_lcell_comb \alu|Add3~0 (
// Equation(s):
// \alu|Add3~0_combout  = \alu|Add2~0_combout  $ (VCC)
// \alu|Add3~1  = CARRY(\alu|Add2~0_combout )

	.dataa(gnd),
	.datab(\alu|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add3~0_combout ),
	.cout(\alu|Add3~1 ));
// synopsys translate_off
defparam \alu|Add3~0 .lut_mask = 16'h33CC;
defparam \alu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cyclone10lp_lcell_comb \alu|Add3~2 (
// Equation(s):
// \alu|Add3~2_combout  = (\alu|Add2~2_combout  & (\alu|Add3~1  & VCC)) # (!\alu|Add2~2_combout  & (!\alu|Add3~1 ))
// \alu|Add3~3  = CARRY((!\alu|Add2~2_combout  & !\alu|Add3~1 ))

	.dataa(\alu|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add3~1 ),
	.combout(\alu|Add3~2_combout ),
	.cout(\alu|Add3~3 ));
// synopsys translate_off
defparam \alu|Add3~2 .lut_mask = 16'hA505;
defparam \alu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cyclone10lp_lcell_comb \alu|LessThan3~16 (
// Equation(s):
// \alu|LessThan3~16_combout  = (!\alu|Add1~18_combout  & (!\alu|Add1~16_combout  & \alu|LessThan3~14_combout ))

	.dataa(gnd),
	.datab(\alu|Add1~18_combout ),
	.datac(\alu|Add1~16_combout ),
	.datad(\alu|LessThan3~14_combout ),
	.cin(gnd),
	.combout(\alu|LessThan3~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan3~16 .lut_mask = 16'h0300;
defparam \alu|LessThan3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cyclone10lp_lcell_comb \alu|Add6~7 (
// Equation(s):
// \alu|Add6~7_combout  = (\controller|alucs [0] & ((\alu|LessThan3~16_combout  & ((\alu|Add3~2_combout ))) # (!\alu|LessThan3~16_combout  & (\alu|Add6~5_combout ))))

	.dataa(\alu|Add6~5_combout ),
	.datab(\controller|alucs [0]),
	.datac(\alu|Add3~2_combout ),
	.datad(\alu|LessThan3~16_combout ),
	.cin(gnd),
	.combout(\alu|Add6~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~7 .lut_mask = 16'hC088;
defparam \alu|Add6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cyclone10lp_lcell_comb \alu|Mux11~4 (
// Equation(s):
// \alu|Mux11~4_combout  = (\alu|Mux11~5_combout ) # ((\controller|alucs [2] & (!\controller|alucs [1] & \alu|Add6~7_combout )))

	.dataa(\controller|alucs [2]),
	.datab(\controller|alucs [1]),
	.datac(\alu|Mux11~5_combout ),
	.datad(\alu|Add6~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~4 .lut_mask = 16'hF2F0;
defparam \alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cyclone10lp_lcell_comb \alu|s[1] (
// Equation(s):
// \alu|s [1] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|s [1]))) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|Mux11~4_combout ))

	.dataa(\alu|Mux11~4_combout ),
	.datab(gnd),
	.datac(\alu|Mux18~1clkctrl_outclk ),
	.datad(\alu|s [1]),
	.cin(gnd),
	.combout(\alu|s [1]),
	.cout());
// synopsys translate_off
defparam \alu|s[1] .lut_mask = 16'hFA0A;
defparam \alu|s[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cyclone10lp_lcell_comb \regfile|rf[1][1]~4 (
// Equation(s):
// \regfile|rf[1][1]~4_combout  = !\alu|s [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|s [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile|rf[1][1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[1][1]~4 .lut_mask = 16'h0F0F;
defparam \regfile|rf[1][1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \regfile|rf[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[1][1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[1][1] .is_wysiwyg = "true";
defparam \regfile|rf[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cyclone10lp_lcell_comb \regfile|Mux6~0 (
// Equation(s):
// \regfile|Mux6~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|rf[2][1]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (!\regfile|rf[0][1]~q ))))

	.dataa(\regfile|rf[0][1]~q ),
	.datab(\regfile|rf[2][1]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\regfile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux6~0 .lut_mask = 16'hFC05;
defparam \regfile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cyclone10lp_lcell_comb \regfile|Mux6~1 (
// Equation(s):
// \regfile|Mux6~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & ((\regfile|Mux6~0_combout  & ((\regfile|rf[3][1]~q ))) # (!\regfile|Mux6~0_combout  & (!\regfile|rf[1][1]~q )))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\regfile|Mux6~0_combout ))))

	.dataa(\regfile|rf[1][1]~q ),
	.datab(\regfile|rf[3][1]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\regfile|Mux6~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux6~1 .lut_mask = 16'hCF50;
defparam \regfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cyclone10lp_lcell_comb \alu|Mux12~2 (
// Equation(s):
// \alu|Mux12~2_combout  = (\regfile|Mux5~1_combout  & ((\controller|alucs [0]) # ((\regfile|Mux13~1_combout  & !\controller|alucs [1])))) # (!\regfile|Mux5~1_combout  & (\controller|alucs [0] & ((\regfile|Mux13~1_combout ) # (\controller|alucs [1]))))

	.dataa(\regfile|Mux5~1_combout ),
	.datab(\regfile|Mux13~1_combout ),
	.datac(\controller|alucs [1]),
	.datad(\controller|alucs [0]),
	.cin(gnd),
	.combout(\alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~2 .lut_mask = 16'hFE08;
defparam \alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cyclone10lp_lcell_comb \alu|Add4~4 (
// Equation(s):
// \alu|Add4~4_combout  = ((\regfile|Mux5~1_combout  $ (\regfile|Mux13~1_combout  $ (\alu|Add4~3 )))) # (GND)
// \alu|Add4~5  = CARRY((\regfile|Mux5~1_combout  & ((!\alu|Add4~3 ) # (!\regfile|Mux13~1_combout ))) # (!\regfile|Mux5~1_combout  & (!\regfile|Mux13~1_combout  & !\alu|Add4~3 )))

	.dataa(\regfile|Mux5~1_combout ),
	.datab(\regfile|Mux13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add4~3 ),
	.combout(\alu|Add4~4_combout ),
	.cout(\alu|Add4~5 ));
// synopsys translate_off
defparam \alu|Add4~4 .lut_mask = 16'h962B;
defparam \alu|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cyclone10lp_lcell_comb \alu|Mux12~3 (
// Equation(s):
// \alu|Mux12~3_combout  = (\alu|Mux12~2_combout  & (((\alu|Add4~4_combout ) # (!\controller|alucs [1])))) # (!\alu|Mux12~2_combout  & (\alu|Add8~4_combout  & (\controller|alucs [1])))

	.dataa(\alu|Add8~4_combout ),
	.datab(\alu|Mux12~2_combout ),
	.datac(\controller|alucs [1]),
	.datad(\alu|Add4~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~3 .lut_mask = 16'hEC2C;
defparam \alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cyclone10lp_lcell_comb \alu|Add9~4 (
// Equation(s):
// \alu|Add9~4_combout  = (\alu|Add8~4_combout  & (\alu|Add9~3  $ (GND))) # (!\alu|Add8~4_combout  & (!\alu|Add9~3  & VCC))
// \alu|Add9~5  = CARRY((\alu|Add8~4_combout  & !\alu|Add9~3 ))

	.dataa(gnd),
	.datab(\alu|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add9~3 ),
	.combout(\alu|Add9~4_combout ),
	.cout(\alu|Add9~5 ));
// synopsys translate_off
defparam \alu|Add9~4 .lut_mask = 16'hC30C;
defparam \alu|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cyclone10lp_lcell_comb \alu|Mux12~5 (
// Equation(s):
// \alu|Mux12~5_combout  = (\controller|alucs [2] & (((\controller|alucs [1] & \alu|Add9~4_combout )))) # (!\controller|alucs [2] & (\alu|Mux12~3_combout ))

	.dataa(\controller|alucs [2]),
	.datab(\alu|Mux12~3_combout ),
	.datac(\controller|alucs [1]),
	.datad(\alu|Add9~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~5 .lut_mask = 16'hE444;
defparam \alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cyclone10lp_lcell_comb \alu|Add2~4 (
// Equation(s):
// \alu|Add2~4_combout  = (\alu|Add4~4_combout  & (\alu|Add2~3  $ (GND))) # (!\alu|Add4~4_combout  & (!\alu|Add2~3  & VCC))
// \alu|Add2~5  = CARRY((\alu|Add4~4_combout  & !\alu|Add2~3 ))

	.dataa(gnd),
	.datab(\alu|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add2~3 ),
	.combout(\alu|Add2~4_combout ),
	.cout(\alu|Add2~5 ));
// synopsys translate_off
defparam \alu|Add2~4 .lut_mask = 16'hC30C;
defparam \alu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cyclone10lp_lcell_comb \alu|Add3~4 (
// Equation(s):
// \alu|Add3~4_combout  = (\alu|Add2~4_combout  & ((GND) # (!\alu|Add3~3 ))) # (!\alu|Add2~4_combout  & (\alu|Add3~3  $ (GND)))
// \alu|Add3~5  = CARRY((\alu|Add2~4_combout ) # (!\alu|Add3~3 ))

	.dataa(\alu|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add3~3 ),
	.combout(\alu|Add3~4_combout ),
	.cout(\alu|Add3~5 ));
// synopsys translate_off
defparam \alu|Add3~4 .lut_mask = 16'h5AAF;
defparam \alu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cyclone10lp_lcell_comb \alu|Add5~4 (
// Equation(s):
// \alu|Add5~4_combout  = (\alu|Add4~4_combout  & (\alu|Add5~3  $ (GND))) # (!\alu|Add4~4_combout  & (!\alu|Add5~3  & VCC))
// \alu|Add5~5  = CARRY((\alu|Add4~4_combout  & !\alu|Add5~3 ))

	.dataa(gnd),
	.datab(\alu|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add5~3 ),
	.combout(\alu|Add5~4_combout ),
	.cout(\alu|Add5~5 ));
// synopsys translate_off
defparam \alu|Add5~4 .lut_mask = 16'hC30C;
defparam \alu|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cyclone10lp_lcell_comb \alu|Add6~8 (
// Equation(s):
// \alu|Add6~8_combout  = (\alu|Add5~4_combout  & ((GND) # (!\alu|Add6~6 ))) # (!\alu|Add5~4_combout  & (\alu|Add6~6  $ (GND)))
// \alu|Add6~9  = CARRY((\alu|Add5~4_combout ) # (!\alu|Add6~6 ))

	.dataa(gnd),
	.datab(\alu|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add6~6 ),
	.combout(\alu|Add6~8_combout ),
	.cout(\alu|Add6~9 ));
// synopsys translate_off
defparam \alu|Add6~8 .lut_mask = 16'h3CCF;
defparam \alu|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cyclone10lp_lcell_comb \alu|Add6~10 (
// Equation(s):
// \alu|Add6~10_combout  = (\controller|alucs [0] & ((\alu|LessThan3~16_combout  & (\alu|Add3~4_combout )) # (!\alu|LessThan3~16_combout  & ((\alu|Add6~8_combout )))))

	.dataa(\alu|Add3~4_combout ),
	.datab(\controller|alucs [0]),
	.datac(\alu|Add6~8_combout ),
	.datad(\alu|LessThan3~16_combout ),
	.cin(gnd),
	.combout(\alu|Add6~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~10 .lut_mask = 16'h88C0;
defparam \alu|Add6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cyclone10lp_lcell_comb \alu|Mux12~4 (
// Equation(s):
// \alu|Mux12~4_combout  = (\alu|Mux12~5_combout ) # ((\controller|alucs [2] & (!\controller|alucs [1] & \alu|Add6~10_combout )))

	.dataa(\controller|alucs [2]),
	.datab(\controller|alucs [1]),
	.datac(\alu|Mux12~5_combout ),
	.datad(\alu|Add6~10_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~4 .lut_mask = 16'hF2F0;
defparam \alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cyclone10lp_lcell_comb \alu|s[2] (
// Equation(s):
// \alu|s [2] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|s [2]))) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|Mux12~4_combout ))

	.dataa(gnd),
	.datab(\alu|Mux12~4_combout ),
	.datac(\alu|Mux18~1clkctrl_outclk ),
	.datad(\alu|s [2]),
	.cin(gnd),
	.combout(\alu|s [2]),
	.cout());
// synopsys translate_off
defparam \alu|s[2] .lut_mask = 16'hFC0C;
defparam \alu|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \regfile|rf[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|s [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[2][2] .is_wysiwyg = "true";
defparam \regfile|rf[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cyclone10lp_lcell_comb \regfile|Mux5~0 (
// Equation(s):
// \regfile|Mux5~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11])) # (!\regfile|rf[1][2]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] 
// & (((\regfile|rf[0][2]~q  & !\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\regfile|rf[1][2]~q ),
	.datab(\regfile|rf[0][2]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\regfile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux5~0 .lut_mask = 16'hF05C;
defparam \regfile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cyclone10lp_lcell_comb \regfile|Mux5~1 (
// Equation(s):
// \regfile|Mux5~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|Mux5~0_combout  & ((\regfile|rf[3][2]~q ))) # (!\regfile|Mux5~0_combout  & (\regfile|rf[2][2]~q )))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (((\regfile|Mux5~0_combout ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\regfile|rf[2][2]~q ),
	.datac(\regfile|rf[3][2]~q ),
	.datad(\regfile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux5~1 .lut_mask = 16'hF588;
defparam \regfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cyclone10lp_lcell_comb \alu|Add4~6 (
// Equation(s):
// \alu|Add4~6_combout  = (\regfile|Mux12~1_combout  & ((\regfile|Mux4~1_combout  & (!\alu|Add4~5 )) # (!\regfile|Mux4~1_combout  & ((\alu|Add4~5 ) # (GND))))) # (!\regfile|Mux12~1_combout  & ((\regfile|Mux4~1_combout  & (\alu|Add4~5  & VCC)) # 
// (!\regfile|Mux4~1_combout  & (!\alu|Add4~5 ))))
// \alu|Add4~7  = CARRY((\regfile|Mux12~1_combout  & ((!\alu|Add4~5 ) # (!\regfile|Mux4~1_combout ))) # (!\regfile|Mux12~1_combout  & (!\regfile|Mux4~1_combout  & !\alu|Add4~5 )))

	.dataa(\regfile|Mux12~1_combout ),
	.datab(\regfile|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add4~5 ),
	.combout(\alu|Add4~6_combout ),
	.cout(\alu|Add4~7 ));
// synopsys translate_off
defparam \alu|Add4~6 .lut_mask = 16'h692B;
defparam \alu|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cyclone10lp_lcell_comb \alu|Add5~6 (
// Equation(s):
// \alu|Add5~6_combout  = (\alu|Add4~6_combout  & (!\alu|Add5~5 )) # (!\alu|Add4~6_combout  & ((\alu|Add5~5 ) # (GND)))
// \alu|Add5~7  = CARRY((!\alu|Add5~5 ) # (!\alu|Add4~6_combout ))

	.dataa(gnd),
	.datab(\alu|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add5~5 ),
	.combout(\alu|Add5~6_combout ),
	.cout(\alu|Add5~7 ));
// synopsys translate_off
defparam \alu|Add5~6 .lut_mask = 16'h3C3F;
defparam \alu|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cyclone10lp_lcell_comb \alu|Add6~11 (
// Equation(s):
// \alu|Add6~11_combout  = (\alu|Add5~6_combout  & (\alu|Add6~9  & VCC)) # (!\alu|Add5~6_combout  & (!\alu|Add6~9 ))
// \alu|Add6~12  = CARRY((!\alu|Add5~6_combout  & !\alu|Add6~9 ))

	.dataa(\alu|Add5~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add6~9 ),
	.combout(\alu|Add6~11_combout ),
	.cout(\alu|Add6~12 ));
// synopsys translate_off
defparam \alu|Add6~11 .lut_mask = 16'hA505;
defparam \alu|Add6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cyclone10lp_lcell_comb \alu|Add2~6 (
// Equation(s):
// \alu|Add2~6_combout  = (\alu|Add4~6_combout  & (!\alu|Add2~5 )) # (!\alu|Add4~6_combout  & ((\alu|Add2~5 ) # (GND)))
// \alu|Add2~7  = CARRY((!\alu|Add2~5 ) # (!\alu|Add4~6_combout ))

	.dataa(\alu|Add4~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add2~5 ),
	.combout(\alu|Add2~6_combout ),
	.cout(\alu|Add2~7 ));
// synopsys translate_off
defparam \alu|Add2~6 .lut_mask = 16'h5A5F;
defparam \alu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cyclone10lp_lcell_comb \alu|Add3~6 (
// Equation(s):
// \alu|Add3~6_combout  = (\alu|Add2~6_combout  & (\alu|Add3~5  & VCC)) # (!\alu|Add2~6_combout  & (!\alu|Add3~5 ))
// \alu|Add3~7  = CARRY((!\alu|Add2~6_combout  & !\alu|Add3~5 ))

	.dataa(gnd),
	.datab(\alu|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add3~5 ),
	.combout(\alu|Add3~6_combout ),
	.cout(\alu|Add3~7 ));
// synopsys translate_off
defparam \alu|Add3~6 .lut_mask = 16'hC303;
defparam \alu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cyclone10lp_lcell_comb \alu|Add6~13 (
// Equation(s):
// \alu|Add6~13_combout  = (\controller|alucs [0] & ((\alu|LessThan3~16_combout  & ((\alu|Add3~6_combout ))) # (!\alu|LessThan3~16_combout  & (\alu|Add6~11_combout ))))

	.dataa(\controller|alucs [0]),
	.datab(\alu|Add6~11_combout ),
	.datac(\alu|LessThan3~16_combout ),
	.datad(\alu|Add3~6_combout ),
	.cin(gnd),
	.combout(\alu|Add6~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~13 .lut_mask = 16'hA808;
defparam \alu|Add6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cyclone10lp_lcell_comb \alu|Mux13~2 (
// Equation(s):
// \alu|Mux13~2_combout  = (\regfile|Mux4~1_combout  & ((\controller|alucs [0]) # ((\regfile|Mux12~1_combout  & !\controller|alucs [1])))) # (!\regfile|Mux4~1_combout  & (\controller|alucs [0] & ((\regfile|Mux12~1_combout ) # (\controller|alucs [1]))))

	.dataa(\regfile|Mux4~1_combout ),
	.datab(\regfile|Mux12~1_combout ),
	.datac(\controller|alucs [0]),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~2 .lut_mask = 16'hF0E8;
defparam \alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cyclone10lp_lcell_comb \alu|Mux13~3 (
// Equation(s):
// \alu|Mux13~3_combout  = (\alu|Mux13~2_combout  & (((\alu|Add4~6_combout )) # (!\controller|alucs [1]))) # (!\alu|Mux13~2_combout  & (\controller|alucs [1] & (\alu|Add8~6_combout )))

	.dataa(\alu|Mux13~2_combout ),
	.datab(\controller|alucs [1]),
	.datac(\alu|Add8~6_combout ),
	.datad(\alu|Add4~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~3 .lut_mask = 16'hEA62;
defparam \alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cyclone10lp_lcell_comb \alu|Add9~6 (
// Equation(s):
// \alu|Add9~6_combout  = (\alu|Add8~6_combout  & (!\alu|Add9~5 )) # (!\alu|Add8~6_combout  & ((\alu|Add9~5 ) # (GND)))
// \alu|Add9~7  = CARRY((!\alu|Add9~5 ) # (!\alu|Add8~6_combout ))

	.dataa(gnd),
	.datab(\alu|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add9~5 ),
	.combout(\alu|Add9~6_combout ),
	.cout(\alu|Add9~7 ));
// synopsys translate_off
defparam \alu|Add9~6 .lut_mask = 16'h3C3F;
defparam \alu|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cyclone10lp_lcell_comb \alu|Mux13~5 (
// Equation(s):
// \alu|Mux13~5_combout  = (\controller|alucs [2] & (\controller|alucs [1] & ((\alu|Add9~6_combout )))) # (!\controller|alucs [2] & (((\alu|Mux13~3_combout ))))

	.dataa(\controller|alucs [2]),
	.datab(\controller|alucs [1]),
	.datac(\alu|Mux13~3_combout ),
	.datad(\alu|Add9~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~5 .lut_mask = 16'hD850;
defparam \alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cyclone10lp_lcell_comb \alu|Mux13~4 (
// Equation(s):
// \alu|Mux13~4_combout  = (\alu|Mux13~5_combout ) # ((\alu|Add6~13_combout  & (!\controller|alucs [1] & \controller|alucs [2])))

	.dataa(\alu|Add6~13_combout ),
	.datab(\alu|Mux13~5_combout ),
	.datac(\controller|alucs [1]),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~4 .lut_mask = 16'hCECC;
defparam \alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cyclone10lp_lcell_comb \alu|s[3] (
// Equation(s):
// \alu|s [3] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|s [3]))) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|Mux13~4_combout ))

	.dataa(gnd),
	.datab(\alu|Mux13~4_combout ),
	.datac(\alu|Mux18~1clkctrl_outclk ),
	.datad(\alu|s [3]),
	.cin(gnd),
	.combout(\alu|s [3]),
	.cout());
// synopsys translate_off
defparam \alu|s[3] .lut_mask = 16'hFC0C;
defparam \alu|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \regfile|rf[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|s [3]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][3] .is_wysiwyg = "true";
defparam \regfile|rf[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cyclone10lp_lcell_comb \regfile|Mux12~0 (
// Equation(s):
// \regfile|Mux12~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|rf[2][3]~q ))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (!\regfile|rf[0][3]~q ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\regfile|rf[0][3]~q ),
	.datac(\regfile|rf[2][3]~q ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\regfile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux12~0 .lut_mask = 16'hFA11;
defparam \regfile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cyclone10lp_lcell_comb \regfile|Mux12~1 (
// Equation(s):
// \regfile|Mux12~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & ((\regfile|Mux12~0_combout  & (\regfile|rf[3][3]~q )) # (!\regfile|Mux12~0_combout  & ((\regfile|rf[1][3]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (((\regfile|Mux12~0_combout ))))

	.dataa(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\regfile|rf[3][3]~q ),
	.datac(\regfile|rf[1][3]~q ),
	.datad(\regfile|Mux12~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux12~1 .lut_mask = 16'hDDA0;
defparam \regfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cyclone10lp_lcell_comb \alu|Add8~8 (
// Equation(s):
// \alu|Add8~8_combout  = ((\regfile|Mux3~1_combout  $ (\regfile|Mux11~1_combout  $ (!\alu|Add8~7 )))) # (GND)
// \alu|Add8~9  = CARRY((\regfile|Mux3~1_combout  & ((\regfile|Mux11~1_combout ) # (!\alu|Add8~7 ))) # (!\regfile|Mux3~1_combout  & (\regfile|Mux11~1_combout  & !\alu|Add8~7 )))

	.dataa(\regfile|Mux3~1_combout ),
	.datab(\regfile|Mux11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add8~7 ),
	.combout(\alu|Add8~8_combout ),
	.cout(\alu|Add8~9 ));
// synopsys translate_off
defparam \alu|Add8~8 .lut_mask = 16'h698E;
defparam \alu|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cyclone10lp_lcell_comb \alu|Add9~8 (
// Equation(s):
// \alu|Add9~8_combout  = (\alu|Add8~8_combout  & (\alu|Add9~7  $ (GND))) # (!\alu|Add8~8_combout  & (!\alu|Add9~7  & VCC))
// \alu|Add9~9  = CARRY((\alu|Add8~8_combout  & !\alu|Add9~7 ))

	.dataa(gnd),
	.datab(\alu|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add9~7 ),
	.combout(\alu|Add9~8_combout ),
	.cout(\alu|Add9~9 ));
// synopsys translate_off
defparam \alu|Add9~8 .lut_mask = 16'hC30C;
defparam \alu|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cyclone10lp_lcell_comb \alu|Mux14~2 (
// Equation(s):
// \alu|Mux14~2_combout  = (\regfile|Mux11~1_combout  & ((\controller|alucs [0]) # ((\regfile|Mux3~1_combout  & !\controller|alucs [1])))) # (!\regfile|Mux11~1_combout  & (\controller|alucs [0] & ((\regfile|Mux3~1_combout ) # (\controller|alucs [1]))))

	.dataa(\regfile|Mux11~1_combout ),
	.datab(\controller|alucs [0]),
	.datac(\regfile|Mux3~1_combout ),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~2 .lut_mask = 16'hCCE8;
defparam \alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cyclone10lp_lcell_comb \alu|Add4~8 (
// Equation(s):
// \alu|Add4~8_combout  = ((\regfile|Mux3~1_combout  $ (\regfile|Mux11~1_combout  $ (\alu|Add4~7 )))) # (GND)
// \alu|Add4~9  = CARRY((\regfile|Mux3~1_combout  & ((!\alu|Add4~7 ) # (!\regfile|Mux11~1_combout ))) # (!\regfile|Mux3~1_combout  & (!\regfile|Mux11~1_combout  & !\alu|Add4~7 )))

	.dataa(\regfile|Mux3~1_combout ),
	.datab(\regfile|Mux11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add4~7 ),
	.combout(\alu|Add4~8_combout ),
	.cout(\alu|Add4~9 ));
// synopsys translate_off
defparam \alu|Add4~8 .lut_mask = 16'h962B;
defparam \alu|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cyclone10lp_lcell_comb \alu|Mux14~3 (
// Equation(s):
// \alu|Mux14~3_combout  = (\alu|Mux14~2_combout  & ((\alu|Add4~8_combout ) # ((!\controller|alucs [1])))) # (!\alu|Mux14~2_combout  & (((\controller|alucs [1] & \alu|Add8~8_combout ))))

	.dataa(\alu|Mux14~2_combout ),
	.datab(\alu|Add4~8_combout ),
	.datac(\controller|alucs [1]),
	.datad(\alu|Add8~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~3 .lut_mask = 16'hDA8A;
defparam \alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cyclone10lp_lcell_comb \alu|Mux14~5 (
// Equation(s):
// \alu|Mux14~5_combout  = (\controller|alucs [2] & (\controller|alucs [1] & (\alu|Add9~8_combout ))) # (!\controller|alucs [2] & (((\alu|Mux14~3_combout ))))

	.dataa(\controller|alucs [1]),
	.datab(\alu|Add9~8_combout ),
	.datac(\alu|Mux14~3_combout ),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~5 .lut_mask = 16'h88F0;
defparam \alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cyclone10lp_lcell_comb \alu|Add2~8 (
// Equation(s):
// \alu|Add2~8_combout  = (\alu|Add4~8_combout  & (\alu|Add2~7  $ (GND))) # (!\alu|Add4~8_combout  & (!\alu|Add2~7  & VCC))
// \alu|Add2~9  = CARRY((\alu|Add4~8_combout  & !\alu|Add2~7 ))

	.dataa(gnd),
	.datab(\alu|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add2~7 ),
	.combout(\alu|Add2~8_combout ),
	.cout(\alu|Add2~9 ));
// synopsys translate_off
defparam \alu|Add2~8 .lut_mask = 16'hC30C;
defparam \alu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cyclone10lp_lcell_comb \alu|Add3~8 (
// Equation(s):
// \alu|Add3~8_combout  = (\alu|Add2~8_combout  & ((GND) # (!\alu|Add3~7 ))) # (!\alu|Add2~8_combout  & (\alu|Add3~7  $ (GND)))
// \alu|Add3~9  = CARRY((\alu|Add2~8_combout ) # (!\alu|Add3~7 ))

	.dataa(gnd),
	.datab(\alu|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add3~7 ),
	.combout(\alu|Add3~8_combout ),
	.cout(\alu|Add3~9 ));
// synopsys translate_off
defparam \alu|Add3~8 .lut_mask = 16'h3CCF;
defparam \alu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cyclone10lp_lcell_comb \alu|Add5~8 (
// Equation(s):
// \alu|Add5~8_combout  = (\alu|Add4~8_combout  & (\alu|Add5~7  $ (GND))) # (!\alu|Add4~8_combout  & (!\alu|Add5~7  & VCC))
// \alu|Add5~9  = CARRY((\alu|Add4~8_combout  & !\alu|Add5~7 ))

	.dataa(\alu|Add4~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add5~7 ),
	.combout(\alu|Add5~8_combout ),
	.cout(\alu|Add5~9 ));
// synopsys translate_off
defparam \alu|Add5~8 .lut_mask = 16'hA50A;
defparam \alu|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cyclone10lp_lcell_comb \alu|Add6~14 (
// Equation(s):
// \alu|Add6~14_combout  = (\alu|Add5~8_combout  & ((GND) # (!\alu|Add6~12 ))) # (!\alu|Add5~8_combout  & (\alu|Add6~12  $ (GND)))
// \alu|Add6~15  = CARRY((\alu|Add5~8_combout ) # (!\alu|Add6~12 ))

	.dataa(gnd),
	.datab(\alu|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add6~12 ),
	.combout(\alu|Add6~14_combout ),
	.cout(\alu|Add6~15 ));
// synopsys translate_off
defparam \alu|Add6~14 .lut_mask = 16'h3CCF;
defparam \alu|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cyclone10lp_lcell_comb \alu|Add6~16 (
// Equation(s):
// \alu|Add6~16_combout  = (\controller|alucs [0] & ((\alu|LessThan3~16_combout  & (\alu|Add3~8_combout )) # (!\alu|LessThan3~16_combout  & ((\alu|Add6~14_combout )))))

	.dataa(\alu|Add3~8_combout ),
	.datab(\controller|alucs [0]),
	.datac(\alu|Add6~14_combout ),
	.datad(\alu|LessThan3~16_combout ),
	.cin(gnd),
	.combout(\alu|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~16 .lut_mask = 16'h88C0;
defparam \alu|Add6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cyclone10lp_lcell_comb \alu|Mux14~4 (
// Equation(s):
// \alu|Mux14~4_combout  = (\alu|Mux14~5_combout ) # ((\controller|alucs [2] & (\alu|Add6~16_combout  & !\controller|alucs [1])))

	.dataa(\alu|Mux14~5_combout ),
	.datab(\controller|alucs [2]),
	.datac(\alu|Add6~16_combout ),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~4 .lut_mask = 16'hAAEA;
defparam \alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cyclone10lp_lcell_comb \alu|s[4] (
// Equation(s):
// \alu|s [4] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|s [4]))) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|Mux14~4_combout ))

	.dataa(\alu|Mux14~4_combout ),
	.datab(\alu|s [4]),
	.datac(gnd),
	.datad(\alu|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\alu|s [4]),
	.cout());
// synopsys translate_off
defparam \alu|s[4] .lut_mask = 16'hCCAA;
defparam \alu|s[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \regfile|rf[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|s [4]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][4] .is_wysiwyg = "true";
defparam \regfile|rf[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cyclone10lp_lcell_comb \regfile|Mux3~0 (
// Equation(s):
// \regfile|Mux3~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]) # (!\regfile|rf[1][4]~q )))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10] 
// & (\regfile|rf[0][4]~q  & ((!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\regfile|rf[0][4]~q ),
	.datab(\regfile|rf[1][4]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\regfile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux3~0 .lut_mask = 16'hF03A;
defparam \regfile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cyclone10lp_lcell_comb \regfile|Mux3~1 (
// Equation(s):
// \regfile|Mux3~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & ((\regfile|Mux3~0_combout  & (\regfile|rf[3][4]~q )) # (!\regfile|Mux3~0_combout  & ((\regfile|rf[2][4]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11] & (((\regfile|Mux3~0_combout ))))

	.dataa(\regfile|rf[3][4]~q ),
	.datab(\regfile|rf[2][4]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\regfile|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux3~1 .lut_mask = 16'hAFC0;
defparam \regfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cyclone10lp_lcell_comb \alu|Add9~10 (
// Equation(s):
// \alu|Add9~10_combout  = (\alu|Add8~10_combout  & (!\alu|Add9~9 )) # (!\alu|Add8~10_combout  & ((\alu|Add9~9 ) # (GND)))
// \alu|Add9~11  = CARRY((!\alu|Add9~9 ) # (!\alu|Add8~10_combout ))

	.dataa(\alu|Add8~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add9~9 ),
	.combout(\alu|Add9~10_combout ),
	.cout(\alu|Add9~11 ));
// synopsys translate_off
defparam \alu|Add9~10 .lut_mask = 16'h5A5F;
defparam \alu|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cyclone10lp_lcell_comb \alu|Mux15~2 (
// Equation(s):
// \alu|Mux15~2_combout  = (\regfile|Mux2~1_combout  & ((\controller|alucs [0]) # ((\regfile|Mux10~1_combout  & !\controller|alucs [1])))) # (!\regfile|Mux2~1_combout  & (\controller|alucs [0] & ((\regfile|Mux10~1_combout ) # (\controller|alucs [1]))))

	.dataa(\regfile|Mux2~1_combout ),
	.datab(\regfile|Mux10~1_combout ),
	.datac(\controller|alucs [1]),
	.datad(\controller|alucs [0]),
	.cin(gnd),
	.combout(\alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~2 .lut_mask = 16'hFE08;
defparam \alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cyclone10lp_lcell_comb \alu|Add4~10 (
// Equation(s):
// \alu|Add4~10_combout  = (\regfile|Mux10~1_combout  & ((\regfile|Mux2~1_combout  & (!\alu|Add4~9 )) # (!\regfile|Mux2~1_combout  & ((\alu|Add4~9 ) # (GND))))) # (!\regfile|Mux10~1_combout  & ((\regfile|Mux2~1_combout  & (\alu|Add4~9  & VCC)) # 
// (!\regfile|Mux2~1_combout  & (!\alu|Add4~9 ))))
// \alu|Add4~11  = CARRY((\regfile|Mux10~1_combout  & ((!\alu|Add4~9 ) # (!\regfile|Mux2~1_combout ))) # (!\regfile|Mux10~1_combout  & (!\regfile|Mux2~1_combout  & !\alu|Add4~9 )))

	.dataa(\regfile|Mux10~1_combout ),
	.datab(\regfile|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add4~9 ),
	.combout(\alu|Add4~10_combout ),
	.cout(\alu|Add4~11 ));
// synopsys translate_off
defparam \alu|Add4~10 .lut_mask = 16'h692B;
defparam \alu|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cyclone10lp_lcell_comb \alu|Mux15~3 (
// Equation(s):
// \alu|Mux15~3_combout  = (\alu|Mux15~2_combout  & (((\alu|Add4~10_combout ) # (!\controller|alucs [1])))) # (!\alu|Mux15~2_combout  & (\alu|Add8~10_combout  & (\controller|alucs [1])))

	.dataa(\alu|Add8~10_combout ),
	.datab(\alu|Mux15~2_combout ),
	.datac(\controller|alucs [1]),
	.datad(\alu|Add4~10_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~3 .lut_mask = 16'hEC2C;
defparam \alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cyclone10lp_lcell_comb \alu|Mux15~5 (
// Equation(s):
// \alu|Mux15~5_combout  = (\controller|alucs [2] & (\alu|Add9~10_combout  & ((\controller|alucs [1])))) # (!\controller|alucs [2] & (((\alu|Mux15~3_combout ))))

	.dataa(\alu|Add9~10_combout ),
	.datab(\alu|Mux15~3_combout ),
	.datac(\controller|alucs [1]),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~5 .lut_mask = 16'hA0CC;
defparam \alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cyclone10lp_lcell_comb \alu|Add5~10 (
// Equation(s):
// \alu|Add5~10_combout  = (\alu|Add4~10_combout  & (!\alu|Add5~9 )) # (!\alu|Add4~10_combout  & ((\alu|Add5~9 ) # (GND)))
// \alu|Add5~11  = CARRY((!\alu|Add5~9 ) # (!\alu|Add4~10_combout ))

	.dataa(\alu|Add4~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add5~9 ),
	.combout(\alu|Add5~10_combout ),
	.cout(\alu|Add5~11 ));
// synopsys translate_off
defparam \alu|Add5~10 .lut_mask = 16'h5A5F;
defparam \alu|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cyclone10lp_lcell_comb \alu|Add6~17 (
// Equation(s):
// \alu|Add6~17_combout  = (\alu|Add5~10_combout  & (\alu|Add6~15  & VCC)) # (!\alu|Add5~10_combout  & (!\alu|Add6~15 ))
// \alu|Add6~18  = CARRY((!\alu|Add5~10_combout  & !\alu|Add6~15 ))

	.dataa(\alu|Add5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add6~15 ),
	.combout(\alu|Add6~17_combout ),
	.cout(\alu|Add6~18 ));
// synopsys translate_off
defparam \alu|Add6~17 .lut_mask = 16'hA505;
defparam \alu|Add6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cyclone10lp_lcell_comb \alu|Add2~10 (
// Equation(s):
// \alu|Add2~10_combout  = (\alu|Add4~10_combout  & (!\alu|Add2~9 )) # (!\alu|Add4~10_combout  & ((\alu|Add2~9 ) # (GND)))
// \alu|Add2~11  = CARRY((!\alu|Add2~9 ) # (!\alu|Add4~10_combout ))

	.dataa(\alu|Add4~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add2~9 ),
	.combout(\alu|Add2~10_combout ),
	.cout(\alu|Add2~11 ));
// synopsys translate_off
defparam \alu|Add2~10 .lut_mask = 16'h5A5F;
defparam \alu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cyclone10lp_lcell_comb \alu|Add3~10 (
// Equation(s):
// \alu|Add3~10_combout  = (\alu|Add2~10_combout  & (\alu|Add3~9  & VCC)) # (!\alu|Add2~10_combout  & (!\alu|Add3~9 ))
// \alu|Add3~11  = CARRY((!\alu|Add2~10_combout  & !\alu|Add3~9 ))

	.dataa(\alu|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add3~9 ),
	.combout(\alu|Add3~10_combout ),
	.cout(\alu|Add3~11 ));
// synopsys translate_off
defparam \alu|Add3~10 .lut_mask = 16'hA505;
defparam \alu|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cyclone10lp_lcell_comb \alu|Add6~19 (
// Equation(s):
// \alu|Add6~19_combout  = (\controller|alucs [0] & ((\alu|LessThan3~16_combout  & ((\alu|Add3~10_combout ))) # (!\alu|LessThan3~16_combout  & (\alu|Add6~17_combout ))))

	.dataa(\controller|alucs [0]),
	.datab(\alu|Add6~17_combout ),
	.datac(\alu|Add3~10_combout ),
	.datad(\alu|LessThan3~16_combout ),
	.cin(gnd),
	.combout(\alu|Add6~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~19 .lut_mask = 16'hA088;
defparam \alu|Add6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cyclone10lp_lcell_comb \alu|Mux15~4 (
// Equation(s):
// \alu|Mux15~4_combout  = (\alu|Mux15~5_combout ) # ((!\controller|alucs [1] & (\controller|alucs [2] & \alu|Add6~19_combout )))

	.dataa(\controller|alucs [1]),
	.datab(\controller|alucs [2]),
	.datac(\alu|Mux15~5_combout ),
	.datad(\alu|Add6~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~4 .lut_mask = 16'hF4F0;
defparam \alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cyclone10lp_lcell_comb \alu|s[5] (
// Equation(s):
// \alu|s [5] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|s [5]))) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|Mux15~4_combout ))

	.dataa(gnd),
	.datab(\alu|Mux15~4_combout ),
	.datac(\alu|Mux18~1clkctrl_outclk ),
	.datad(\alu|s [5]),
	.cin(gnd),
	.combout(\alu|s [5]),
	.cout());
// synopsys translate_off
defparam \alu|s[5] .lut_mask = 16'hFC0C;
defparam \alu|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cyclone10lp_lcell_comb \regfile|rf[3][5]~feeder (
// Equation(s):
// \regfile|rf[3][5]~feeder_combout  = \alu|s [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|s [5]),
	.cin(gnd),
	.combout(\regfile|rf[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|rf[3][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|rf[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \regfile|rf[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile|rf[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][5] .is_wysiwyg = "true";
defparam \regfile|rf[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cyclone10lp_lcell_comb \regfile|Mux10~0 (
// Equation(s):
// \regfile|Mux10~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (\regfile|rf[2][5]~q )) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|rf[0][5]~q )))))

	.dataa(\regfile|rf[2][5]~q ),
	.datab(\regfile|rf[0][5]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\regfile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux10~0 .lut_mask = 16'hFA0C;
defparam \regfile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cyclone10lp_lcell_comb \regfile|Mux10~1 (
// Equation(s):
// \regfile|Mux10~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & ((\regfile|Mux10~0_combout  & (\regfile|rf[3][5]~q )) # (!\regfile|Mux10~0_combout  & ((\regfile|rf[1][5]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (((\regfile|Mux10~0_combout ))))

	.dataa(\regfile|rf[3][5]~q ),
	.datab(\regfile|rf[1][5]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\regfile|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux10~1 .lut_mask = 16'hAFC0;
defparam \regfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cyclone10lp_lcell_comb \alu|Add4~12 (
// Equation(s):
// \alu|Add4~12_combout  = ((\regfile|Mux9~1_combout  $ (\regfile|Mux1~1_combout  $ (\alu|Add4~11 )))) # (GND)
// \alu|Add4~13  = CARRY((\regfile|Mux9~1_combout  & (\regfile|Mux1~1_combout  & !\alu|Add4~11 )) # (!\regfile|Mux9~1_combout  & ((\regfile|Mux1~1_combout ) # (!\alu|Add4~11 ))))

	.dataa(\regfile|Mux9~1_combout ),
	.datab(\regfile|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add4~11 ),
	.combout(\alu|Add4~12_combout ),
	.cout(\alu|Add4~13 ));
// synopsys translate_off
defparam \alu|Add4~12 .lut_mask = 16'h964D;
defparam \alu|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cyclone10lp_lcell_comb \alu|Add5~12 (
// Equation(s):
// \alu|Add5~12_combout  = (\alu|Add4~12_combout  & (\alu|Add5~11  $ (GND))) # (!\alu|Add4~12_combout  & (!\alu|Add5~11  & VCC))
// \alu|Add5~13  = CARRY((\alu|Add4~12_combout  & !\alu|Add5~11 ))

	.dataa(\alu|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add5~11 ),
	.combout(\alu|Add5~12_combout ),
	.cout(\alu|Add5~13 ));
// synopsys translate_off
defparam \alu|Add5~12 .lut_mask = 16'hA50A;
defparam \alu|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cyclone10lp_lcell_comb \alu|Add6~20 (
// Equation(s):
// \alu|Add6~20_combout  = (\alu|Add5~12_combout  & ((GND) # (!\alu|Add6~18 ))) # (!\alu|Add5~12_combout  & (\alu|Add6~18  $ (GND)))
// \alu|Add6~21  = CARRY((\alu|Add5~12_combout ) # (!\alu|Add6~18 ))

	.dataa(gnd),
	.datab(\alu|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add6~18 ),
	.combout(\alu|Add6~20_combout ),
	.cout(\alu|Add6~21 ));
// synopsys translate_off
defparam \alu|Add6~20 .lut_mask = 16'h3CCF;
defparam \alu|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cyclone10lp_lcell_comb \alu|Add2~12 (
// Equation(s):
// \alu|Add2~12_combout  = (\alu|Add4~12_combout  & (\alu|Add2~11  $ (GND))) # (!\alu|Add4~12_combout  & (!\alu|Add2~11  & VCC))
// \alu|Add2~13  = CARRY((\alu|Add4~12_combout  & !\alu|Add2~11 ))

	.dataa(\alu|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add2~11 ),
	.combout(\alu|Add2~12_combout ),
	.cout(\alu|Add2~13 ));
// synopsys translate_off
defparam \alu|Add2~12 .lut_mask = 16'hA50A;
defparam \alu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cyclone10lp_lcell_comb \alu|Add3~12 (
// Equation(s):
// \alu|Add3~12_combout  = (\alu|Add2~12_combout  & ((GND) # (!\alu|Add3~11 ))) # (!\alu|Add2~12_combout  & (\alu|Add3~11  $ (GND)))
// \alu|Add3~13  = CARRY((\alu|Add2~12_combout ) # (!\alu|Add3~11 ))

	.dataa(gnd),
	.datab(\alu|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add3~11 ),
	.combout(\alu|Add3~12_combout ),
	.cout(\alu|Add3~13 ));
// synopsys translate_off
defparam \alu|Add3~12 .lut_mask = 16'h3CCF;
defparam \alu|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cyclone10lp_lcell_comb \alu|Add6~22 (
// Equation(s):
// \alu|Add6~22_combout  = (\controller|alucs [0] & ((\alu|LessThan3~16_combout  & ((\alu|Add3~12_combout ))) # (!\alu|LessThan3~16_combout  & (\alu|Add6~20_combout ))))

	.dataa(\controller|alucs [0]),
	.datab(\alu|Add6~20_combout ),
	.datac(\alu|LessThan3~16_combout ),
	.datad(\alu|Add3~12_combout ),
	.cin(gnd),
	.combout(\alu|Add6~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~22 .lut_mask = 16'hA808;
defparam \alu|Add6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cyclone10lp_lcell_comb \alu|Mux16~2 (
// Equation(s):
// \alu|Mux16~2_combout  = (\regfile|Mux1~1_combout  & ((\controller|alucs [0]) # ((\regfile|Mux9~1_combout  & !\controller|alucs [1])))) # (!\regfile|Mux1~1_combout  & (\controller|alucs [0] & ((\regfile|Mux9~1_combout ) # (\controller|alucs [1]))))

	.dataa(\regfile|Mux1~1_combout ),
	.datab(\regfile|Mux9~1_combout ),
	.datac(\controller|alucs [0]),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~2 .lut_mask = 16'hF0E8;
defparam \alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cyclone10lp_lcell_comb \alu|Mux16~3 (
// Equation(s):
// \alu|Mux16~3_combout  = (\alu|Mux16~2_combout  & (((\alu|Add4~12_combout ) # (!\controller|alucs [1])))) # (!\alu|Mux16~2_combout  & (\alu|Add8~12_combout  & ((\controller|alucs [1]))))

	.dataa(\alu|Add8~12_combout ),
	.datab(\alu|Add4~12_combout ),
	.datac(\alu|Mux16~2_combout ),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~3 .lut_mask = 16'hCAF0;
defparam \alu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cyclone10lp_lcell_comb \alu|Add9~12 (
// Equation(s):
// \alu|Add9~12_combout  = (\alu|Add8~12_combout  & (\alu|Add9~11  $ (GND))) # (!\alu|Add8~12_combout  & (!\alu|Add9~11  & VCC))
// \alu|Add9~13  = CARRY((\alu|Add8~12_combout  & !\alu|Add9~11 ))

	.dataa(gnd),
	.datab(\alu|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add9~11 ),
	.combout(\alu|Add9~12_combout ),
	.cout(\alu|Add9~13 ));
// synopsys translate_off
defparam \alu|Add9~12 .lut_mask = 16'hC30C;
defparam \alu|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cyclone10lp_lcell_comb \alu|Mux16~5 (
// Equation(s):
// \alu|Mux16~5_combout  = (\controller|alucs [2] & (((\controller|alucs [1] & \alu|Add9~12_combout )))) # (!\controller|alucs [2] & (\alu|Mux16~3_combout ))

	.dataa(\controller|alucs [2]),
	.datab(\alu|Mux16~3_combout ),
	.datac(\controller|alucs [1]),
	.datad(\alu|Add9~12_combout ),
	.cin(gnd),
	.combout(\alu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~5 .lut_mask = 16'hE444;
defparam \alu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cyclone10lp_lcell_comb \alu|Mux16~4 (
// Equation(s):
// \alu|Mux16~4_combout  = (\alu|Mux16~5_combout ) # ((\controller|alucs [2] & (!\controller|alucs [1] & \alu|Add6~22_combout )))

	.dataa(\controller|alucs [2]),
	.datab(\controller|alucs [1]),
	.datac(\alu|Add6~22_combout ),
	.datad(\alu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~4 .lut_mask = 16'hFF20;
defparam \alu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cyclone10lp_lcell_comb \alu|s[6] (
// Equation(s):
// \alu|s [6] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|s [6]))) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|Mux16~4_combout ))

	.dataa(gnd),
	.datab(\alu|Mux16~4_combout ),
	.datac(\alu|Mux18~1clkctrl_outclk ),
	.datad(\alu|s [6]),
	.cin(gnd),
	.combout(\alu|s [6]),
	.cout());
// synopsys translate_off
defparam \alu|s[6] .lut_mask = 16'hFC0C;
defparam \alu|s[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \regfile|rf[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|s [6]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][6] .is_wysiwyg = "true";
defparam \regfile|rf[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cyclone10lp_lcell_comb \regfile|Mux9~0 (
// Equation(s):
// \regfile|Mux9~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & 
// ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & (\regfile|rf[1][6]~q )) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8] & ((\regfile|rf[0][6]~q )))))

	.dataa(\regfile|rf[1][6]~q ),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\regfile|rf[0][6]~q ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux9~0 .lut_mask = 16'hEE30;
defparam \regfile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cyclone10lp_lcell_comb \regfile|Mux9~1 (
// Equation(s):
// \regfile|Mux9~1_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|Mux9~0_combout  & (\regfile|rf[3][6]~q )) # (!\regfile|Mux9~0_combout  & ((\regfile|rf[2][6]~q ))))) # 
// (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & (((\regfile|Mux9~0_combout ))))

	.dataa(\regfile|rf[3][6]~q ),
	.datab(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\regfile|rf[2][6]~q ),
	.datad(\regfile|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux9~1 .lut_mask = 16'hBBC0;
defparam \regfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cyclone10lp_lcell_comb \alu|Add4~14 (
// Equation(s):
// \alu|Add4~14_combout  = \regfile|Mux8~1_combout  $ (\alu|Add4~13  $ (!\regfile|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\regfile|Mux8~1_combout ),
	.datac(gnd),
	.datad(\regfile|Mux0~1_combout ),
	.cin(\alu|Add4~13 ),
	.combout(\alu|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add4~14 .lut_mask = 16'h3CC3;
defparam \alu|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cyclone10lp_lcell_comb \alu|Add2~14 (
// Equation(s):
// \alu|Add2~14_combout  = \alu|Add2~13  $ (\alu|Add4~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add4~14_combout ),
	.cin(\alu|Add2~13 ),
	.combout(\alu|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add2~14 .lut_mask = 16'h0FF0;
defparam \alu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cyclone10lp_lcell_comb \alu|Add3~14 (
// Equation(s):
// \alu|Add3~14_combout  = \alu|Add3~13  $ (!\alu|Add2~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add2~14_combout ),
	.cin(\alu|Add3~13 ),
	.combout(\alu|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add3~14 .lut_mask = 16'hF00F;
defparam \alu|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cyclone10lp_lcell_comb \alu|Add5~14 (
// Equation(s):
// \alu|Add5~14_combout  = \alu|Add5~13  $ (\alu|Add4~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add4~14_combout ),
	.cin(\alu|Add5~13 ),
	.combout(\alu|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add5~14 .lut_mask = 16'h0FF0;
defparam \alu|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cyclone10lp_lcell_comb \alu|Add6~23 (
// Equation(s):
// \alu|Add6~23_combout  = \alu|Add6~21  $ (!\alu|Add5~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add5~14_combout ),
	.cin(\alu|Add6~21 ),
	.combout(\alu|Add6~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~23 .lut_mask = 16'hF00F;
defparam \alu|Add6~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cyclone10lp_lcell_comb \alu|Add6~25 (
// Equation(s):
// \alu|Add6~25_combout  = (\controller|alucs [0] & ((\alu|LessThan3~16_combout  & (\alu|Add3~14_combout )) # (!\alu|LessThan3~16_combout  & ((\alu|Add6~23_combout )))))

	.dataa(\controller|alucs [0]),
	.datab(\alu|Add3~14_combout ),
	.datac(\alu|Add6~23_combout ),
	.datad(\alu|LessThan3~16_combout ),
	.cin(gnd),
	.combout(\alu|Add6~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~25 .lut_mask = 16'h88A0;
defparam \alu|Add6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cyclone10lp_lcell_comb \alu|Add9~14 (
// Equation(s):
// \alu|Add9~14_combout  = \alu|Add9~13  $ (\alu|Add8~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add8~14_combout ),
	.cin(\alu|Add9~13 ),
	.combout(\alu|Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add9~14 .lut_mask = 16'h0FF0;
defparam \alu|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cyclone10lp_lcell_comb \alu|Mux17~2 (
// Equation(s):
// \alu|Mux17~2_combout  = (\regfile|Mux0~1_combout  & ((\controller|alucs [0]) # ((\regfile|Mux8~1_combout  & !\controller|alucs [1])))) # (!\regfile|Mux0~1_combout  & (\controller|alucs [0] & ((\regfile|Mux8~1_combout ) # (\controller|alucs [1]))))

	.dataa(\regfile|Mux0~1_combout ),
	.datab(\controller|alucs [0]),
	.datac(\regfile|Mux8~1_combout ),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~2 .lut_mask = 16'hCCE8;
defparam \alu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cyclone10lp_lcell_comb \alu|Mux17~3 (
// Equation(s):
// \alu|Mux17~3_combout  = (\alu|Mux17~2_combout  & (((\alu|Add4~14_combout ) # (!\controller|alucs [1])))) # (!\alu|Mux17~2_combout  & (\alu|Add8~14_combout  & ((\controller|alucs [1]))))

	.dataa(\alu|Mux17~2_combout ),
	.datab(\alu|Add8~14_combout ),
	.datac(\alu|Add4~14_combout ),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~3 .lut_mask = 16'hE4AA;
defparam \alu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cyclone10lp_lcell_comb \alu|Mux17~5 (
// Equation(s):
// \alu|Mux17~5_combout  = (\controller|alucs [2] & (\alu|Add9~14_combout  & (\controller|alucs [1]))) # (!\controller|alucs [2] & (((\alu|Mux17~3_combout ))))

	.dataa(\alu|Add9~14_combout ),
	.datab(\controller|alucs [1]),
	.datac(\alu|Mux17~3_combout ),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~5 .lut_mask = 16'h88F0;
defparam \alu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cyclone10lp_lcell_comb \alu|Mux17~4 (
// Equation(s):
// \alu|Mux17~4_combout  = (\alu|Mux17~5_combout ) # ((!\controller|alucs [1] & (\alu|Add6~25_combout  & \controller|alucs [2])))

	.dataa(\controller|alucs [1]),
	.datab(\alu|Add6~25_combout ),
	.datac(\alu|Mux17~5_combout ),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~4 .lut_mask = 16'hF4F0;
defparam \alu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cyclone10lp_lcell_comb \alu|s[7] (
// Equation(s):
// \alu|s [7] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|s [7])) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|Mux17~4_combout )))

	.dataa(gnd),
	.datab(\alu|s [7]),
	.datac(\alu|Mux18~1clkctrl_outclk ),
	.datad(\alu|Mux17~4_combout ),
	.cin(gnd),
	.combout(\alu|s [7]),
	.cout());
// synopsys translate_off
defparam \alu|s[7] .lut_mask = 16'hCFC0;
defparam \alu|s[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \regfile|rf[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|s [7]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|rf[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|rf[3][7] .is_wysiwyg = "true";
defparam \regfile|rf[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cyclone10lp_lcell_comb \regfile|Mux8~0 (
// Equation(s):
// \regfile|Mux8~0_combout  = (\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & ((\regfile|rf[2][7]~q ) # ((\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])))) # (!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9] & 
// (((\regfile|rf[0][7]~q  & !\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\regfile|rf[2][7]~q ),
	.datab(\regfile|rf[0][7]~q ),
	.datac(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux8~0 .lut_mask = 16'hF0AC;
defparam \regfile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cyclone10lp_lcell_comb \regfile|Mux8~1 (
// Equation(s):
// \regfile|Mux8~1_combout  = (\regfile|Mux8~0_combout  & ((\regfile|rf[3][7]~q ) # ((!\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8])))) # (!\regfile|Mux8~0_combout  & (((\regfile|rf[1][7]~q  & 
// \ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\regfile|rf[3][7]~q ),
	.datab(\regfile|Mux8~0_combout ),
	.datac(\regfile|rf[1][7]~q ),
	.datad(\ROM|cpu_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\regfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux8~1 .lut_mask = 16'hB8CC;
defparam \regfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cyclone10lp_lcell_comb \alu|LessThan2~1 (
// Equation(s):
// \alu|LessThan2~1_cout  = CARRY((\regfile|Mux15~1_combout  & !\regfile|Mux7~1_combout ))

	.dataa(\regfile|Mux15~1_combout ),
	.datab(\regfile|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan2~1_cout ));
// synopsys translate_off
defparam \alu|LessThan2~1 .lut_mask = 16'h0022;
defparam \alu|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cyclone10lp_lcell_comb \alu|LessThan2~3 (
// Equation(s):
// \alu|LessThan2~3_cout  = CARRY((\regfile|Mux6~1_combout  & ((!\alu|LessThan2~1_cout ) # (!\regfile|Mux14~1_combout ))) # (!\regfile|Mux6~1_combout  & (!\regfile|Mux14~1_combout  & !\alu|LessThan2~1_cout )))

	.dataa(\regfile|Mux6~1_combout ),
	.datab(\regfile|Mux14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~1_cout ),
	.combout(),
	.cout(\alu|LessThan2~3_cout ));
// synopsys translate_off
defparam \alu|LessThan2~3 .lut_mask = 16'h002B;
defparam \alu|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cyclone10lp_lcell_comb \alu|LessThan2~5 (
// Equation(s):
// \alu|LessThan2~5_cout  = CARRY((\regfile|Mux13~1_combout  & ((!\alu|LessThan2~3_cout ) # (!\regfile|Mux5~1_combout ))) # (!\regfile|Mux13~1_combout  & (!\regfile|Mux5~1_combout  & !\alu|LessThan2~3_cout )))

	.dataa(\regfile|Mux13~1_combout ),
	.datab(\regfile|Mux5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~3_cout ),
	.combout(),
	.cout(\alu|LessThan2~5_cout ));
// synopsys translate_off
defparam \alu|LessThan2~5 .lut_mask = 16'h002B;
defparam \alu|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cyclone10lp_lcell_comb \alu|LessThan2~7 (
// Equation(s):
// \alu|LessThan2~7_cout  = CARRY((\regfile|Mux4~1_combout  & ((!\alu|LessThan2~5_cout ) # (!\regfile|Mux12~1_combout ))) # (!\regfile|Mux4~1_combout  & (!\regfile|Mux12~1_combout  & !\alu|LessThan2~5_cout )))

	.dataa(\regfile|Mux4~1_combout ),
	.datab(\regfile|Mux12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~5_cout ),
	.combout(),
	.cout(\alu|LessThan2~7_cout ));
// synopsys translate_off
defparam \alu|LessThan2~7 .lut_mask = 16'h002B;
defparam \alu|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cyclone10lp_lcell_comb \alu|LessThan2~9 (
// Equation(s):
// \alu|LessThan2~9_cout  = CARRY((\regfile|Mux11~1_combout  & ((!\alu|LessThan2~7_cout ) # (!\regfile|Mux3~1_combout ))) # (!\regfile|Mux11~1_combout  & (!\regfile|Mux3~1_combout  & !\alu|LessThan2~7_cout )))

	.dataa(\regfile|Mux11~1_combout ),
	.datab(\regfile|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~7_cout ),
	.combout(),
	.cout(\alu|LessThan2~9_cout ));
// synopsys translate_off
defparam \alu|LessThan2~9 .lut_mask = 16'h002B;
defparam \alu|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cyclone10lp_lcell_comb \alu|LessThan2~11 (
// Equation(s):
// \alu|LessThan2~11_cout  = CARRY((\regfile|Mux2~1_combout  & ((!\alu|LessThan2~9_cout ) # (!\regfile|Mux10~1_combout ))) # (!\regfile|Mux2~1_combout  & (!\regfile|Mux10~1_combout  & !\alu|LessThan2~9_cout )))

	.dataa(\regfile|Mux2~1_combout ),
	.datab(\regfile|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~9_cout ),
	.combout(),
	.cout(\alu|LessThan2~11_cout ));
// synopsys translate_off
defparam \alu|LessThan2~11 .lut_mask = 16'h002B;
defparam \alu|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cyclone10lp_lcell_comb \alu|LessThan2~13 (
// Equation(s):
// \alu|LessThan2~13_cout  = CARRY((\regfile|Mux1~1_combout  & (\regfile|Mux9~1_combout  & !\alu|LessThan2~11_cout )) # (!\regfile|Mux1~1_combout  & ((\regfile|Mux9~1_combout ) # (!\alu|LessThan2~11_cout ))))

	.dataa(\regfile|Mux1~1_combout ),
	.datab(\regfile|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~11_cout ),
	.combout(),
	.cout(\alu|LessThan2~13_cout ));
// synopsys translate_off
defparam \alu|LessThan2~13 .lut_mask = 16'h004D;
defparam \alu|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cyclone10lp_lcell_comb \alu|LessThan2~14 (
// Equation(s):
// \alu|LessThan2~14_combout  = (\regfile|Mux8~1_combout  & ((\alu|LessThan2~13_cout ) # (!\regfile|Mux0~1_combout ))) # (!\regfile|Mux8~1_combout  & (\alu|LessThan2~13_cout  & !\regfile|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\regfile|Mux8~1_combout ),
	.datac(gnd),
	.datad(\regfile|Mux0~1_combout ),
	.cin(\alu|LessThan2~13_cout ),
	.combout(\alu|LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan2~14 .lut_mask = 16'hC0FC;
defparam \alu|LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cyclone10lp_lcell_comb \alu|Add6~2 (
// Equation(s):
// \alu|Add6~2_combout  = (!\alu|Add1~18_combout  & (!\alu|Add1~16_combout  & \alu|LessThan3~14_combout ))

	.dataa(gnd),
	.datab(\alu|Add1~18_combout ),
	.datac(\alu|Add1~16_combout ),
	.datad(\alu|LessThan3~14_combout ),
	.cin(gnd),
	.combout(\alu|Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~2 .lut_mask = 16'h0300;
defparam \alu|Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cyclone10lp_lcell_comb \alu|Add6~3 (
// Equation(s):
// \alu|Add6~3_combout  = (\alu|Add6~2_combout  & ((\alu|Add3~0_combout ))) # (!\alu|Add6~2_combout  & (\alu|Add6~0_combout ))

	.dataa(\alu|Add6~0_combout ),
	.datab(gnd),
	.datac(\alu|Add3~0_combout ),
	.datad(\alu|Add6~2_combout ),
	.cin(gnd),
	.combout(\alu|Add6~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~3 .lut_mask = 16'hF0AA;
defparam \alu|Add6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cyclone10lp_lcell_comb \alu|Add6~4 (
// Equation(s):
// \alu|Add6~4_combout  = (\controller|alucs [0] & ((\alu|Add6~3_combout ))) # (!\controller|alucs [0] & (\alu|LessThan2~14_combout ))

	.dataa(\alu|LessThan2~14_combout ),
	.datab(gnd),
	.datac(\controller|alucs [0]),
	.datad(\alu|Add6~3_combout ),
	.cin(gnd),
	.combout(\alu|Add6~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add6~4 .lut_mask = 16'hFA0A;
defparam \alu|Add6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cyclone10lp_lcell_comb \alu|Mux10~2 (
// Equation(s):
// \alu|Mux10~2_combout  = (\controller|alucs [0] & ((\controller|alucs [1]) # ((\regfile|Mux15~1_combout ) # (\regfile|Mux7~1_combout )))) # (!\controller|alucs [0] & (!\controller|alucs [1] & (\regfile|Mux15~1_combout  & \regfile|Mux7~1_combout )))

	.dataa(\controller|alucs [0]),
	.datab(\controller|alucs [1]),
	.datac(\regfile|Mux15~1_combout ),
	.datad(\regfile|Mux7~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~2 .lut_mask = 16'hBAA8;
defparam \alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cyclone10lp_lcell_comb \alu|Mux10~3 (
// Equation(s):
// \alu|Mux10~3_combout  = (\controller|alucs [1] & ((\alu|Mux10~2_combout  & (\alu|Add4~0_combout )) # (!\alu|Mux10~2_combout  & ((\alu|Add8~0_combout ))))) # (!\controller|alucs [1] & (((\alu|Mux10~2_combout ))))

	.dataa(\controller|alucs [1]),
	.datab(\alu|Add4~0_combout ),
	.datac(\alu|Mux10~2_combout ),
	.datad(\alu|Add8~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~3 .lut_mask = 16'hDAD0;
defparam \alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cyclone10lp_lcell_comb \alu|Mux10~5 (
// Equation(s):
// \alu|Mux10~5_combout  = (\controller|alucs [2] & (((\controller|alucs [1] & \alu|Add9~0_combout )))) # (!\controller|alucs [2] & (\alu|Mux10~3_combout ))

	.dataa(\controller|alucs [2]),
	.datab(\alu|Mux10~3_combout ),
	.datac(\controller|alucs [1]),
	.datad(\alu|Add9~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~5 .lut_mask = 16'hE444;
defparam \alu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cyclone10lp_lcell_comb \alu|Mux10~4 (
// Equation(s):
// \alu|Mux10~4_combout  = (\alu|Mux10~5_combout ) # ((\controller|alucs [2] & (\alu|Add6~4_combout  & !\controller|alucs [1])))

	.dataa(\controller|alucs [2]),
	.datab(\alu|Add6~4_combout ),
	.datac(\controller|alucs [1]),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~4 .lut_mask = 16'hFF08;
defparam \alu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cyclone10lp_lcell_comb \alu|s[0] (
// Equation(s):
// \alu|s [0] = (GLOBAL(\alu|Mux18~1clkctrl_outclk ) & (\alu|s [0])) # (!GLOBAL(\alu|Mux18~1clkctrl_outclk ) & ((\alu|Mux10~4_combout )))

	.dataa(\alu|s [0]),
	.datab(gnd),
	.datac(\alu|Mux18~1clkctrl_outclk ),
	.datad(\alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\alu|s [0]),
	.cout());
// synopsys translate_off
defparam \alu|s[0] .lut_mask = 16'hAFA0;
defparam \alu|s[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cyclone10lp_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = (\controller|alucs [2] & ((\controller|alucs [0]) # (!\controller|alucs [1])))

	.dataa(\controller|alucs [0]),
	.datab(\controller|alucs [2]),
	.datac(gnd),
	.datad(\controller|alucs [1]),
	.cin(gnd),
	.combout(\alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~0 .lut_mask = 16'h88CC;
defparam \alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cyclone10lp_lcell_comb \alu|Mux18~0 (
// Equation(s):
// \alu|Mux18~0_combout  = (\controller|alucs [1] & \controller|alucs [2])

	.dataa(gnd),
	.datab(\controller|alucs [1]),
	.datac(gnd),
	.datad(\controller|alucs [2]),
	.cin(gnd),
	.combout(\alu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux18~0 .lut_mask = 16'hCC00;
defparam \alu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cyclone10lp_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = (\alu|Mux5~0_combout  & ((\alu|Mux18~0_combout ) # ((\alu|Add6~22_combout )))) # (!\alu|Mux5~0_combout  & (!\alu|Mux18~0_combout  & (\alu|Mux16~3_combout )))

	.dataa(\alu|Mux5~0_combout ),
	.datab(\alu|Mux18~0_combout ),
	.datac(\alu|Mux16~3_combout ),
	.datad(\alu|Add6~22_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~0 .lut_mask = 16'hBA98;
defparam \alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cyclone10lp_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = (\alu|Mux1~0_combout  & ((\alu|s [6]) # ((!\alu|Mux18~0_combout )))) # (!\alu|Mux1~0_combout  & (((\alu|Mux18~0_combout  & \alu|Add9~12_combout ))))

	.dataa(\alu|Mux1~0_combout ),
	.datab(\alu|s [6]),
	.datac(\alu|Mux18~0_combout ),
	.datad(\alu|Add9~12_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~1 .lut_mask = 16'hDA8A;
defparam \alu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cyclone10lp_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = (\alu|Mux5~0_combout  & (\alu|Mux18~0_combout )) # (!\alu|Mux5~0_combout  & ((\alu|Mux18~0_combout  & ((\alu|Add9~0_combout ))) # (!\alu|Mux18~0_combout  & (\alu|Mux10~3_combout ))))

	.dataa(\alu|Mux5~0_combout ),
	.datab(\alu|Mux18~0_combout ),
	.datac(\alu|Mux10~3_combout ),
	.datad(\alu|Add9~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~0 .lut_mask = 16'hDC98;
defparam \alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cyclone10lp_lcell_comb \alu|Mux7~1 (
// Equation(s):
// \alu|Mux7~1_combout  = (\alu|Mux7~0_combout  & (((\alu|s [0])) # (!\alu|Mux5~0_combout ))) # (!\alu|Mux7~0_combout  & (\alu|Mux5~0_combout  & (\alu|Add6~4_combout )))

	.dataa(\alu|Mux7~0_combout ),
	.datab(\alu|Mux5~0_combout ),
	.datac(\alu|Add6~4_combout ),
	.datad(\alu|s [0]),
	.cin(gnd),
	.combout(\alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~1 .lut_mask = 16'hEA62;
defparam \alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cyclone10lp_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = (\alu|Mux5~0_combout  & (((\alu|s [7]) # (\alu|s [1])))) # (!\alu|Mux5~0_combout  & (\alu|Mux11~3_combout ))

	.dataa(\alu|Mux5~0_combout ),
	.datab(\alu|Mux11~3_combout ),
	.datac(\alu|s [7]),
	.datad(\alu|s [1]),
	.cin(gnd),
	.combout(\alu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~1 .lut_mask = 16'hEEE4;
defparam \alu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cyclone10lp_lcell_comb \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = (\alu|Mux18~0_combout  & ((\alu|Add9~14_combout ) # ((\alu|Add9~2_combout )))) # (!\alu|Mux18~0_combout  & (((\alu|Mux17~3_combout ))))

	.dataa(\alu|Add9~14_combout ),
	.datab(\alu|Add9~2_combout ),
	.datac(\alu|Mux18~0_combout ),
	.datad(\alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~2 .lut_mask = 16'hEFE0;
defparam \alu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cyclone10lp_lcell_comb \alu|Equal0~3 (
// Equation(s):
// \alu|Equal0~3_combout  = (\alu|Mux5~0_combout  & ((\alu|Add6~25_combout ) # ((\alu|Add6~7_combout )))) # (!\alu|Mux5~0_combout  & (((\alu|Equal0~2_combout ))))

	.dataa(\alu|Add6~25_combout ),
	.datab(\alu|Mux5~0_combout ),
	.datac(\alu|Add6~7_combout ),
	.datad(\alu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~3 .lut_mask = 16'hFBC8;
defparam \alu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cyclone10lp_lcell_comb \alu|Equal0~4 (
// Equation(s):
// \alu|Equal0~4_combout  = (\alu|Mux18~0_combout  & ((\alu|Mux5~0_combout  & (!\alu|Equal0~1_combout )) # (!\alu|Mux5~0_combout  & ((!\alu|Equal0~3_combout ))))) # (!\alu|Mux18~0_combout  & (!\alu|Equal0~3_combout  & ((\alu|Mux5~0_combout ) # 
// (!\alu|Equal0~1_combout ))))

	.dataa(\alu|Mux18~0_combout ),
	.datab(\alu|Mux5~0_combout ),
	.datac(\alu|Equal0~1_combout ),
	.datad(\alu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~4 .lut_mask = 16'h086F;
defparam \alu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cyclone10lp_lcell_comb \alu|Mux5~1 (
// Equation(s):
// \alu|Mux5~1_combout  = (\alu|Mux18~0_combout  & (((\alu|Mux5~0_combout ) # (\alu|Add9~4_combout )))) # (!\alu|Mux18~0_combout  & (\alu|Mux12~3_combout  & (!\alu|Mux5~0_combout )))

	.dataa(\alu|Mux18~0_combout ),
	.datab(\alu|Mux12~3_combout ),
	.datac(\alu|Mux5~0_combout ),
	.datad(\alu|Add9~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~1 .lut_mask = 16'hAEA4;
defparam \alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cyclone10lp_lcell_comb \alu|Mux5~2 (
// Equation(s):
// \alu|Mux5~2_combout  = (\alu|Mux5~1_combout  & ((\alu|s [2]) # ((!\alu|Mux5~0_combout )))) # (!\alu|Mux5~1_combout  & (((\alu|Mux5~0_combout  & \alu|Add6~10_combout ))))

	.dataa(\alu|s [2]),
	.datab(\alu|Mux5~1_combout ),
	.datac(\alu|Mux5~0_combout ),
	.datad(\alu|Add6~10_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~2 .lut_mask = 16'hBC8C;
defparam \alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cyclone10lp_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = (\alu|Mux5~0_combout  & ((\alu|Mux18~0_combout ) # ((\alu|Add6~19_combout )))) # (!\alu|Mux5~0_combout  & (!\alu|Mux18~0_combout  & ((\alu|Mux15~3_combout ))))

	.dataa(\alu|Mux5~0_combout ),
	.datab(\alu|Mux18~0_combout ),
	.datac(\alu|Add6~19_combout ),
	.datad(\alu|Mux15~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~0 .lut_mask = 16'hB9A8;
defparam \alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cyclone10lp_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = (\alu|Mux18~0_combout  & ((\alu|Mux2~0_combout  & (\alu|s [5])) # (!\alu|Mux2~0_combout  & ((\alu|Add9~10_combout ))))) # (!\alu|Mux18~0_combout  & (((\alu|Mux2~0_combout ))))

	.dataa(\alu|s [5]),
	.datab(\alu|Mux18~0_combout ),
	.datac(\alu|Add9~10_combout ),
	.datad(\alu|Mux2~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~1 .lut_mask = 16'hBBC0;
defparam \alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cyclone10lp_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = (\alu|Mux5~0_combout  & ((\alu|Mux18~0_combout ) # ((\alu|Add6~13_combout )))) # (!\alu|Mux5~0_combout  & (!\alu|Mux18~0_combout  & ((\alu|Mux13~3_combout ))))

	.dataa(\alu|Mux5~0_combout ),
	.datab(\alu|Mux18~0_combout ),
	.datac(\alu|Add6~13_combout ),
	.datad(\alu|Mux13~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~0 .lut_mask = 16'hB9A8;
defparam \alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cyclone10lp_lcell_comb \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = (\alu|Mux18~0_combout  & ((\alu|Mux4~0_combout  & ((\alu|s [3]))) # (!\alu|Mux4~0_combout  & (\alu|Add9~6_combout )))) # (!\alu|Mux18~0_combout  & (((\alu|Mux4~0_combout ))))

	.dataa(\alu|Add9~6_combout ),
	.datab(\alu|Mux18~0_combout ),
	.datac(\alu|Mux4~0_combout ),
	.datad(\alu|s [3]),
	.cin(gnd),
	.combout(\alu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~1 .lut_mask = 16'hF838;
defparam \alu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cyclone10lp_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = (\alu|Mux18~0_combout  & ((\alu|Add9~8_combout ) # ((\alu|Mux5~0_combout )))) # (!\alu|Mux18~0_combout  & (((!\alu|Mux5~0_combout  & \alu|Mux14~3_combout ))))

	.dataa(\alu|Add9~8_combout ),
	.datab(\alu|Mux18~0_combout ),
	.datac(\alu|Mux5~0_combout ),
	.datad(\alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~0 .lut_mask = 16'hCBC8;
defparam \alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cyclone10lp_lcell_comb \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = (\alu|Mux5~0_combout  & ((\alu|Mux3~0_combout  & (\alu|s [4])) # (!\alu|Mux3~0_combout  & ((\alu|Add6~16_combout ))))) # (!\alu|Mux5~0_combout  & (((\alu|Mux3~0_combout ))))

	.dataa(\alu|Mux5~0_combout ),
	.datab(\alu|s [4]),
	.datac(\alu|Add6~16_combout ),
	.datad(\alu|Mux3~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~1 .lut_mask = 16'hDDA0;
defparam \alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cyclone10lp_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (!\alu|Mux5~2_combout  & (!\alu|Mux2~1_combout  & (!\alu|Mux4~1_combout  & !\alu|Mux3~1_combout )))

	.dataa(\alu|Mux5~2_combout ),
	.datab(\alu|Mux2~1_combout ),
	.datac(\alu|Mux4~1_combout ),
	.datad(\alu|Mux3~1_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~0 .lut_mask = 16'h0001;
defparam \alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cyclone10lp_lcell_comb \alu|Equal0~5 (
// Equation(s):
// \alu|Equal0~5_combout  = (!\alu|Mux1~1_combout  & (!\alu|Mux7~1_combout  & (\alu|Equal0~4_combout  & \alu|Equal0~0_combout )))

	.dataa(\alu|Mux1~1_combout ),
	.datab(\alu|Mux7~1_combout ),
	.datac(\alu|Equal0~4_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~5 .lut_mask = 16'h1000;
defparam \alu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \flag|zeroout (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu|Equal0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag|zeroout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag|zeroout .is_wysiwyg = "true";
defparam \flag|zeroout .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cyclone10lp_io_ibuf \memData[0]~input (
	.i(memData[0]),
	.ibar(gnd),
	.o(\memData[0]~input_o ));
// synopsys translate_off
defparam \memData[0]~input .bus_hold = "false";
defparam \memData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cyclone10lp_io_ibuf \memData[1]~input (
	.i(memData[1]),
	.ibar(gnd),
	.o(\memData[1]~input_o ));
// synopsys translate_off
defparam \memData[1]~input .bus_hold = "false";
defparam \memData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N1
cyclone10lp_io_ibuf \memData[2]~input (
	.i(memData[2]),
	.ibar(gnd),
	.o(\memData[2]~input_o ));
// synopsys translate_off
defparam \memData[2]~input .bus_hold = "false";
defparam \memData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cyclone10lp_io_ibuf \memData[3]~input (
	.i(memData[3]),
	.ibar(gnd),
	.o(\memData[3]~input_o ));
// synopsys translate_off
defparam \memData[3]~input .bus_hold = "false";
defparam \memData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cyclone10lp_io_ibuf \memData[4]~input (
	.i(memData[4]),
	.ibar(gnd),
	.o(\memData[4]~input_o ));
// synopsys translate_off
defparam \memData[4]~input .bus_hold = "false";
defparam \memData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cyclone10lp_io_ibuf \memData[5]~input (
	.i(memData[5]),
	.ibar(gnd),
	.o(\memData[5]~input_o ));
// synopsys translate_off
defparam \memData[5]~input .bus_hold = "false";
defparam \memData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cyclone10lp_io_ibuf \memData[6]~input (
	.i(memData[6]),
	.ibar(gnd),
	.o(\memData[6]~input_o ));
// synopsys translate_off
defparam \memData[6]~input .bus_hold = "false";
defparam \memData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cyclone10lp_io_ibuf \memData[7]~input (
	.i(memData[7]),
	.ibar(gnd),
	.o(\memData[7]~input_o ));
// synopsys translate_off
defparam \memData[7]~input .bus_hold = "false";
defparam \memData[7]~input .simulate_z_as = "z";
// synopsys translate_on

assign s[0] = \s[0]~output_o ;

assign s[1] = \s[1]~output_o ;

assign s[2] = \s[2]~output_o ;

assign s[3] = \s[3]~output_o ;

assign s[4] = \s[4]~output_o ;

assign s[5] = \s[5]~output_o ;

assign s[6] = \s[6]~output_o ;

assign s[7] = \s[7]~output_o ;

assign zeroout = \zeroout~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
