-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_noScaled is
port (
    primalInfeasBound_edotfifo_lb_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_edotfifo_lb_empty_n : IN STD_LOGIC;
    primalInfeasBound_edotfifo_lb_read : OUT STD_LOGIC;
    primalInfeasBound_edotfifo_ub_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_edotfifo_ub_empty_n : IN STD_LOGIC;
    primalInfeasBound_edotfifo_ub_read : OUT STD_LOGIC;
    pBoundLbResSq : OUT STD_LOGIC_VECTOR (63 downto 0);
    pBoundUbResSq : OUT STD_LOGIC_VECTOR (63 downto 0);
    nCols : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    primalInfeasBound_edotfifo_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_edotfifo_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    nCols_ap_vld : IN STD_LOGIC;
    pBoundLbResSq_ap_vld : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    primalInfeasBound_edotfifo_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_edotfifo_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    pBoundUbResSq_ap_vld : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_noScaled is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal twoNormSquared_5_U0_ap_start : STD_LOGIC;
    signal twoNormSquared_5_U0_ap_done : STD_LOGIC;
    signal twoNormSquared_5_U0_ap_continue : STD_LOGIC;
    signal twoNormSquared_5_U0_ap_idle : STD_LOGIC;
    signal twoNormSquared_5_U0_ap_ready : STD_LOGIC;
    signal twoNormSquared_5_U0_primalInfeasBound_edotfifo_lb_read : STD_LOGIC;
    signal twoNormSquared_5_U0_res : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNormSquared_5_U0_res_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal twoNormSquared_6_U0_ap_start : STD_LOGIC;
    signal twoNormSquared_6_U0_ap_done : STD_LOGIC;
    signal twoNormSquared_6_U0_ap_continue : STD_LOGIC;
    signal twoNormSquared_6_U0_ap_idle : STD_LOGIC;
    signal twoNormSquared_6_U0_ap_ready : STD_LOGIC;
    signal twoNormSquared_6_U0_primalInfeasBound_edotfifo_ub_read : STD_LOGIC;
    signal twoNormSquared_6_U0_res : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNormSquared_6_U0_res_ap_vld : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_twoNormSquared_5_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_twoNormSquared_5_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_twoNormSquared_6_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_twoNormSquared_6_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_twoNormSquared_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        primalInfeasBound_edotfifo_lb_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_empty_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_lb_read : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        res : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_ap_vld : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_twoNormSquared_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        primalInfeasBound_edotfifo_ub_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_empty_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_ub_read : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        res : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_ap_vld : OUT STD_LOGIC );
    end component;



begin
    twoNormSquared_5_U0 : component Infeasi_Res_S2_twoNormSquared_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNormSquared_5_U0_ap_start,
        ap_done => twoNormSquared_5_U0_ap_done,
        ap_continue => twoNormSquared_5_U0_ap_continue,
        ap_idle => twoNormSquared_5_U0_ap_idle,
        ap_ready => twoNormSquared_5_U0_ap_ready,
        primalInfeasBound_edotfifo_lb_dout => primalInfeasBound_edotfifo_lb_dout,
        primalInfeasBound_edotfifo_lb_num_data_valid => primalInfeasBound_edotfifo_lb_num_data_valid,
        primalInfeasBound_edotfifo_lb_fifo_cap => primalInfeasBound_edotfifo_lb_fifo_cap,
        primalInfeasBound_edotfifo_lb_empty_n => primalInfeasBound_edotfifo_lb_empty_n,
        primalInfeasBound_edotfifo_lb_read => twoNormSquared_5_U0_primalInfeasBound_edotfifo_lb_read,
        n => nCols,
        res => twoNormSquared_5_U0_res,
        res_ap_vld => twoNormSquared_5_U0_res_ap_vld);

    twoNormSquared_6_U0 : component Infeasi_Res_S2_twoNormSquared_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNormSquared_6_U0_ap_start,
        ap_done => twoNormSquared_6_U0_ap_done,
        ap_continue => twoNormSquared_6_U0_ap_continue,
        ap_idle => twoNormSquared_6_U0_ap_idle,
        ap_ready => twoNormSquared_6_U0_ap_ready,
        primalInfeasBound_edotfifo_ub_dout => primalInfeasBound_edotfifo_ub_dout,
        primalInfeasBound_edotfifo_ub_num_data_valid => primalInfeasBound_edotfifo_ub_num_data_valid,
        primalInfeasBound_edotfifo_ub_fifo_cap => primalInfeasBound_edotfifo_ub_fifo_cap,
        primalInfeasBound_edotfifo_ub_empty_n => primalInfeasBound_edotfifo_ub_empty_n,
        primalInfeasBound_edotfifo_ub_read => twoNormSquared_6_U0_primalInfeasBound_edotfifo_ub_read,
        n => nCols,
        res => twoNormSquared_6_U0_res,
        res_ap_vld => twoNormSquared_6_U0_res_ap_vld);





    ap_sync_reg_twoNormSquared_5_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_twoNormSquared_5_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_twoNormSquared_5_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_twoNormSquared_5_U0_ap_ready <= ap_sync_twoNormSquared_5_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_twoNormSquared_6_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_twoNormSquared_6_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_twoNormSquared_6_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_twoNormSquared_6_U0_ap_ready <= ap_sync_twoNormSquared_6_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= ap_sync_done;
    ap_idle <= (twoNormSquared_6_U0_ap_idle and twoNormSquared_5_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (twoNormSquared_6_U0_ap_done and twoNormSquared_5_U0_ap_done);
    ap_sync_ready <= (ap_sync_twoNormSquared_6_U0_ap_ready and ap_sync_twoNormSquared_5_U0_ap_ready);
    ap_sync_twoNormSquared_5_U0_ap_ready <= (twoNormSquared_5_U0_ap_ready or ap_sync_reg_twoNormSquared_5_U0_ap_ready);
    ap_sync_twoNormSquared_6_U0_ap_ready <= (twoNormSquared_6_U0_ap_ready or ap_sync_reg_twoNormSquared_6_U0_ap_ready);
    pBoundLbResSq <= twoNormSquared_5_U0_res;
    pBoundLbResSq_ap_vld <= twoNormSquared_5_U0_res_ap_vld;
    pBoundUbResSq <= twoNormSquared_6_U0_res;
    pBoundUbResSq_ap_vld <= twoNormSquared_6_U0_res_ap_vld;
    primalInfeasBound_edotfifo_lb_read <= twoNormSquared_5_U0_primalInfeasBound_edotfifo_lb_read;
    primalInfeasBound_edotfifo_ub_read <= twoNormSquared_6_U0_primalInfeasBound_edotfifo_ub_read;
    twoNormSquared_5_U0_ap_continue <= ap_sync_continue;
    twoNormSquared_5_U0_ap_start <= ((ap_sync_reg_twoNormSquared_5_U0_ap_ready xor ap_const_logic_1) and ap_start);
    twoNormSquared_6_U0_ap_continue <= ap_sync_continue;
    twoNormSquared_6_U0_ap_start <= ((ap_sync_reg_twoNormSquared_6_U0_ap_ready xor ap_const_logic_1) and ap_start);
end behav;
