#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 25 18:41:04 2019
# Process ID: 4000
# Current directory: F:/c_2019/dds_test/DDS/DDS.runs/synth_1
# Command line: vivado.exe -log dds_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_test.tcl
# Log file: F:/c_2019/dds_test/DDS/DDS.runs/synth_1/dds_test.vds
# Journal file: F:/c_2019/dds_test/DDS/DDS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dds_test.tcl -notrace
Command: synth_design -top dds_test -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 357.293 ; gain = 97.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_test' [F:/c_2019/dds_test/DDS/DDS.srcs/sources_1/new/dds_test.v:23]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_0' (1#1) [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [F:/c_2019/dds_test/DDS/DDS.srcs/sources_1/new/dds_test.v:85]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_1' [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/realtime/dds_compiler_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_1' (2#1) [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/realtime/dds_compiler_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dds_test' (3#1) [F:/c_2019/dds_test/DDS/DDS.srcs/sources_1/new/dds_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 406.984 ; gain = 147.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 406.984 ; gain = 147.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/dcp2/dds_compiler_0_in_context.xdc] for cell 'dds_ip'
Finished Parsing XDC File [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/dcp2/dds_compiler_0_in_context.xdc] for cell 'dds_ip'
Parsing XDC File [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/dcp3/dds_compiler_1_in_context.xdc] for cell 'dds_ip2'
Finished Parsing XDC File [F:/c_2019/dds_test/DDS/DDS.runs/synth_1/.Xil/Vivado-4000-yfzx054/dcp3/dds_compiler_1_in_context.xdc] for cell 'dds_ip2'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 821.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 821.262 ; gain = 561.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 821.262 ; gain = 561.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dds_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_ip2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 821.262 ; gain = 561.676
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'dds_test'
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE5 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'dds_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 821.262 ; gain = 561.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dds_test 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[0]' (FDCE) to 's_axis_config_tdata_reg[2]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[1]' (FDCE) to 's_axis_config_tdata_reg[21]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[2]' (FDCE) to 's_axis_config_tdata_reg[20]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[3]' (FDCE) to 's_axis_config_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[4]' (FDCE) to 's_axis_config_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[5]' (FDCE) to 's_axis_config_tdata_reg[18]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[6]' (FDCE) to 's_axis_config_tdata_reg[19]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[8]' (FDCE) to 's_axis_config_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[9]' (FDCE) to 's_axis_config_tdata_reg[16]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[10]' (FDCE) to 's_axis_config_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[14]' (FDCE) to 's_axis_config_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[18]' (FDCE) to 's_axis_config_tdata_reg[24]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[20]' (FDCE) to 's_axis_config_tdata_reg[22]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[24]' (FDCE) to 's_axis_config_tdata_reg[25]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[25]' (FDCE) to 's_axis_config_tdata_reg[26]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[26]' (FDCE) to 's_axis_config_tdata_reg[27]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[27]' (FDCE) to 's_axis_config_tdata_reg[28]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[28]' (FDCE) to 's_axis_config_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[29]' (FDCE) to 's_axis_config_tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 's_axis_config_tdata_reg[30]' (FDCE) to 's_axis_config_tdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_config_tdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_reg[31]) is unused and will be removed from module dds_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 821.262 ; gain = 561.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 823.824 ; gain = 564.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 823.918 ; gain = 564.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dds_compiler_0 |         1|
|2     |dds_compiler_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dds_compiler_0 |     1|
|2     |dds_compiler_1 |     1|
|3     |BUFG           |     1|
|4     |LUT2           |     9|
|5     |LUT3           |     6|
|6     |LUT4           |     1|
|7     |LUT5           |     5|
|8     |FDCE           |   176|
|9     |IBUF           |     2|
|10    |OBUF           |   328|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   697|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 843.840 ; gain = 169.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 584.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.895 ; gain = 605.152
INFO: [Common 17-1381] The checkpoint 'F:/c_2019/dds_test/DDS/DDS.runs/synth_1/dds_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_test_utilization_synth.rpt -pb dds_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 852.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 18:41:47 2019...
