# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do example_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/board_lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:32 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/board_lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_lab4
# -- Compiling architecture struct of board_lab4
# End time: 01:30:32 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:32 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity lab4
# -- Compiling architecture struc of lab4
# End time: 01:30:32 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:32 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture struct of fsm
# End time: 01:30:32 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/real_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:32 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/real_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity real_adder
# -- Compiling architecture struc of real_adder
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/regB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/regB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regB
# -- Compiling architecture mixed of regB
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/regC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/regC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regC
# -- Compiling architecture struc of regC
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/two_one_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/two_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity two_one_mux
# -- Compiling architecture struc of two_one_mux
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/regD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/regD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regD
# -- Compiling architecture mixed of regD
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture struct of mux
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/regA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/regA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regA
# -- Compiling architecture mixed of regA
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Adder
# -- Compiling architecture struc of Adder
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regD_vhd_tst
# -- Compiling architecture regD_arch of regD_vhd_tst
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/W/Documents/ece327/new/lab4/simulation/modelsim/regD.vht(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 01:30:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 12
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  regD_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" regD_vhd_tst 
# Start time: 01:30:33 on Nov 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.regd_vhd_tst(regd_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.regd(mixed)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 01:32:05 on Nov 15,2019, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
