*******************************************************************

  Device    [DQSL]

  Author    [leiyang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of DQSL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 60 # 460 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 460 ]  < 
                               // input
                               RST_TRAINING_N      @[ ,24],         // to A_RS
                               CLK_REGIONAL        @[ ,22],
                               
                               GATEI               @[ , 4+200],
                               
                               WL_STEP[0]          @[ , 8+200],
                               WL_STEP[1]          @[ ,10+200],
                               WL_STEP[2]          @[ ,12+200],
                               WL_STEP[3]          @[ ,14+200],
                               WL_STEP[4]          @[ ,16+200],
                               WL_STEP[5]          @[ ,18+200],
                               WL_STEP[6]          @[ ,20+200],
                               WL_STEP[7]          @[ ,22+200],
                               
                               WL_CTRL[0]          @[ ,26+200],
                               WL_CTRL[1]          @[ ,28+200],
                               WL_CTRL[2]          @[ ,30+200],
                               
                               DQS_GATE_CTRL[0]    @[ ,34+200],
                               DQS_GATE_CTRL[1]    @[ ,36+200],
                               DQS_GATE_CTRL[2]    @[ ,38+200],
                               DQS_GATE_CTRL[3]    @[ ,40+200],
                               
                               READ_CLK_CTRL[0]    @[ ,44+200],
                               READ_CLK_CTRL[1]    @[ ,46+200],
                               READ_CLK_CTRL[2]    @[ ,48+200],
                               
                               RDEL_CTRL[0]        @[ ,52+200],
                               RDEL_CTRL[1]        @[ ,54+200],
                               RDEL_CTRL[2]        @[ ,56+200],
                               
                               RST_DQS             @[ ,24+260],     // to S_RS
                               
                               // output
                               RDEL_OV             @[ ,192+260],
                               WL_OV               @[ ,190+260],
                               
                               READ_VALID          @[ ,186+260],
                               DGTS                @[ ,182+260],
                               
                               DQS_DRIFT[1]        @[ ,178+260],
                               DQS_DRIFT[0]        @[ ,176+260],
                               DQS_DRIFT_STATUS    @[ ,174+260],
                               
                               DRIFT_DETECT_ERR    @[ ,170+260]
                             >

              ->  [ 60, ]                                                         

              ->  [ , 0]  <
                               CLK_DQSI            @[ ,430],
                               
                               GATE_TO_LOOP        @[ ,402],
                               GATE_FROM_LOOP      @[ ,400],
                               
                               IFIFO_WADDR[2]      @[ ,292],
                               IFIFO_WADDR[1]      @[ ,290],
                               IFIFO_WADDR[0]      @[ ,288],
                               
                               IFIFO_RADDR[2]      @[ ,284],
                               IFIFO_RADDR[1]      @[ ,282],
                               IFIFO_RADDR[0]      @[ ,280],
                               
                               CLK_R               @[ ,276],
                               CLK_W               @[ ,274],
                               CLK_W_DEL           @[ ,272],
                               CLK_DQSI_DEL        @[ ,270],
                               
                               CLK_IO              @[ ,236],
                               DLL_STEP[7]         @[ ,232],
                               DLL_STEP[6]         @[ ,230],
                               DLL_STEP[5]         @[ ,228],                                
                               DLL_STEP[4]         @[ ,226],                                  
                               DLL_STEP[3]         @[ ,224],                                                                                                                          
                               DLL_STEP[2]         @[ ,222],
                               DLL_STEP[1]         @[ ,220],
                               DLL_STEP[0]         @[ ,218]
                               
                           >   

              ->  [ 0, ]  ;

}; // symbol logsym of DQSL





/*******************************************************************************

  Device    [DQSL]
  
  Author    [tangqiang]

  Abstract  [The floorplan symbol of DQSL]

  Revision History:

********************************************************************************/
symbol fpsym of DQSL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 10*5 # 30*8 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [    0, 30*8 ]   
              ->  [ 10*5, 30*8 ]
              ->  [ 10*5,  0 ]   
              ->  [    0,  0 ]  ;

    //
    // Free-hanging text and edge
    //
    "DQSL" @ [5*5,15*8];


}; // end of symbol logsym of DQSL
