<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698185291302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698185291302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 16:08:11 2023 " "Processing started: Tue Oct 24 16:08:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698185291302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185291302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185291302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698185291614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698185291614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Data/School/ECE 3710/ALU/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698185298474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698185298474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698185298474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698185298474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698185298490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "Datapath.v" "rf" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698185298490 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(13) " "Verilog HDL Display System Task info at regfile.v(13): Loading register file" {  } { { "regfile.v" "" { Text "C:/Data/School/ECE 3710/ALU/regfile.v" 13 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298490 "|Datapath|regfile:rf"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 31 regfile.v(15) " "Verilog HDL warning at regfile.v(15): number of words (17) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "regfile.v" "" { Text "C:/Data/School/ECE 3710/ALU/regfile.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698185298490 "|Datapath|regfile:rf"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(16) " "Verilog HDL Display System Task info at regfile.v(16): done with RF load" {  } { { "regfile.v" "" { Text "C:/Data/School/ECE 3710/ALU/regfile.v" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298490 "|Datapath|regfile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(26) " "Verilog HDL assignment warning at regfile.v(26): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/School/ECE 3710/ALU/regfile.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698185298490 "|Datapath|regfile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(27) " "Verilog HDL assignment warning at regfile.v(27): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/School/ECE 3710/ALU/regfile.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698185298490 "|Datapath|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf alu_rf:alunit " "Elaborating entity \"alu_rf\" for hierarchy \"alu_rf:alunit\"" {  } { { "Datapath.v" "alunit" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinB alu_rf.v(8) " "Verilog HDL or VHDL warning at alu_rf.v(8): object \"sinB\" assigned a value but never read" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_rf.v(15) " "Verilog HDL assignment warning at alu_rf.v(15): truncated value with size 32 to match size of target (16)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_rf.v(47) " "Verilog HDL assignment warning at alu_rf.v(47): truncated value with size 32 to match size of target (1)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_rf.v(62) " "Verilog HDL assignment warning at alu_rf.v(62): truncated value with size 32 to match size of target (16)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_rf.v(20) " "Verilog HDL Case Statement warning at alu_rf.v(20): incomplete case statement has no default case item" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu_rf.v(20) " "Verilog HDL Always Construct warning at alu_rf.v(20): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu_rf.v(20) " "Verilog HDL Always Construct warning at alu_rf.v(20): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F alu_rf.v(20) " "Verilog HDL Always Construct warning at alu_rf.v(20): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu_rf.v(20) " "Verilog HDL Always Construct warning at alu_rf.v(20): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L alu_rf.v(20) " "Verilog HDL Always Construct warning at alu_rf.v(20): inferring latch(es) for variable \"L\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu_rf.v(20) " "Verilog HDL Always Construct warning at alu_rf.v(20): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu_rf.v(20) " "Inferred latch for \"Z\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L alu_rf.v(20) " "Inferred latch for \"L\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu_rf.v(20) " "Inferred latch for \"N\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F alu_rf.v(20) " "Inferred latch for \"F\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu_rf.v(20) " "Inferred latch for \"C\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_rf.v(20) " "Inferred latch for \"result\[0\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_rf.v(20) " "Inferred latch for \"result\[1\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu_rf.v(20) " "Inferred latch for \"result\[2\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu_rf.v(20) " "Inferred latch for \"result\[3\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu_rf.v(20) " "Inferred latch for \"result\[4\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu_rf.v(20) " "Inferred latch for \"result\[5\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu_rf.v(20) " "Inferred latch for \"result\[6\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu_rf.v(20) " "Inferred latch for \"result\[7\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu_rf.v(20) " "Inferred latch for \"result\[8\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu_rf.v(20) " "Inferred latch for \"result\[9\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu_rf.v(20) " "Inferred latch for \"result\[10\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu_rf.v(20) " "Inferred latch for \"result\[11\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu_rf.v(20) " "Inferred latch for \"result\[12\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu_rf.v(20) " "Inferred latch for \"result\[13\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu_rf.v(20) " "Inferred latch for \"result\[14\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu_rf.v(20) " "Inferred latch for \"result\[15\]\" at alu_rf.v(20)" {  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185298506 "|Datapath|alu_rf:alunit"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:rf\|RAM " "RAM logic \"regfile:rf\|RAM\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "RAM" { Text "C:/Data/School/ECE 3710/ALU/regfile.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698185298693 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698185298693 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Data/School/ECE 3710/ALU/db/alu_rf.ram0_regfile_da4ae4bd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Data/School/ECE 3710/ALU/db/alu_rf.ram0_regfile_da4ae4bd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1698185298740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[0\] " "Latch alu_rf:alunit\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[1\] " "Latch alu_rf:alunit\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[2\] " "Latch alu_rf:alunit\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[3\] " "Latch alu_rf:alunit\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[4\] " "Latch alu_rf:alunit\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[5\] " "Latch alu_rf:alunit\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[6\] " "Latch alu_rf:alunit\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[7\] " "Latch alu_rf:alunit\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[8\] " "Latch alu_rf:alunit\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[9\] " "Latch alu_rf:alunit\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[10\] " "Latch alu_rf:alunit\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[11\] " "Latch alu_rf:alunit\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[2\] " "Ports D and ENA on the latch are fed by the same signal alucont\[2\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[12\] " "Latch alu_rf:alunit\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[0\] " "Ports D and ENA on the latch are fed by the same signal alucont\[0\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[13\] " "Latch alu_rf:alunit\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[0\] " "Ports D and ENA on the latch are fed by the same signal alucont\[0\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[14\] " "Latch alu_rf:alunit\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[0\] " "Ports D and ENA on the latch are fed by the same signal alucont\[0\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|result\[15\] " "Latch alu_rf:alunit\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[0\] " "Ports D and ENA on the latch are fed by the same signal alucont\[0\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|C " "Latch alu_rf:alunit\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[0\] " "Ports D and ENA on the latch are fed by the same signal alucont\[0\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alunit\|F " "Latch alu_rf:alunit\|F has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucont\[0\] " "Ports D and ENA on the latch are fed by the same signal alucont\[0\]" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698185298897 ""}  } { { "alu_rf.v" "" { Text "C:/Data/School/ECE 3710/ALU/alu_rf.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698185298897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[1\] GND " "Pin \"psr_flags\[1\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[3\] GND " "Pin \"psr_flags\[3\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[4\] GND " "Pin \"psr_flags\[4\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[8\] GND " "Pin \"psr_flags\[8\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[9\] GND " "Pin \"psr_flags\[9\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[10\] GND " "Pin \"psr_flags\[10\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[11\] GND " "Pin \"psr_flags\[11\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[12\] GND " "Pin \"psr_flags\[12\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[13\] GND " "Pin \"psr_flags\[13\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[14\] GND " "Pin \"psr_flags\[14\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[15\] GND " "Pin \"psr_flags\[15\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698185299084 "|Datapath|psr_flags[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698185299084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698185299147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698185299615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698185299615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alucont\[5\] " "No output dependent on input pin \"alucont\[5\]\"" {  } { { "Datapath.v" "" { Text "C:/Data/School/ECE 3710/ALU/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698185299678 "|Datapath|alucont[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698185299678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1145 " "Implemented 1145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698185299678 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698185299678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1095 " "Implemented 1095 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698185299678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698185299678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698185299693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 16:08:19 2023 " "Processing ended: Tue Oct 24 16:08:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698185299693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698185299693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698185299693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698185299693 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698442621641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698442621654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:37:01 2023 " "Processing started: Fri Oct 27 15:37:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698442621654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442621654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442621654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698442623513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698442623514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathfsm.v 2 2 " "Found 2 design units, including 2 entities, in source file datapathfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapathFSM " "Found entity 1: datapathFSM" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643493 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fucker.v 1 1 " "Found 1 design units, including 1 entities, in source file fucker.v" { { "Info" "ISGN_ENTITY_NAME" "1 FUCKER " "Found entity 1: FUCKER" {  } { { "FUCKER.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/FUCKER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/CPU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643604 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643604 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643604 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643604 ""} { "Info" "ISGN_ENTITY_NAME" "5 zerodetect " "Found entity 5: zerodetect" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem_given_to_us.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem_given_to_us.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_single_clock " "Found entity 1: true_dual_port_ram_single_clock" {  } { { "basic_mem_given_to_us.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/basic_mem_given_to_us.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698442643657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_Bsrc datapathFSM.v(25) " "Verilog HDL Implicit Net warning at datapathFSM.v(25): created implicit net for \"alu_Bsrc\"" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698442643659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_b datapath.v(140) " "Verilog HDL Implicit Net warning at datapath.v(140): created implicit net for \"reg_b\"" {  } { { "datapath.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698442643659 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr datapathFSM.v(55) " "Verilog HDL Procedural Assignment error at datapathFSM.v(55): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1698442643670 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr datapathFSM.v(63) " "Verilog HDL Procedural Assignment error at datapathFSM.v(63): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 63 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1698442643670 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr datapathFSM.v(71) " "Verilog HDL Procedural Assignment error at datapathFSM.v(71): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 71 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1698442643670 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr datapathFSM.v(79) " "Verilog HDL Procedural Assignment error at datapathFSM.v(79): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 79 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1698442643670 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr datapathFSM.v(87) " "Verilog HDL Procedural Assignment error at datapathFSM.v(87): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "datapathFSM.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v" 87 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1698442643670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698442643838 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 27 15:37:23 2023 " "Processing ended: Fri Oct 27 15:37:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698442643838 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698442643838 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698442643838 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698442643838 ""}
>>>>>>> Stashed changes
