library verilog;
use verilog.vl_types.all;
entity or_gate is
    port(
        or_a            : in     vl_logic_vector(3 downto 0);
        or_b            : in     vl_logic_vector(3 downto 0);
        or_out          : out    vl_logic_vector(3 downto 0)
    );
end or_gate;
