Fitter report for Question2
Fri Nov  7 09:43:58 2025
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. altmemphy Summary
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------------------------------------+
; Fitter Summary                                                                           ;
+------------------------------------+-----------------------------------------------------+
; Fitter Status                      ; Successful - Fri Nov  7 09:43:58 2025               ;
; Quartus Prime Version              ; 25.1std.0 Build 1129 10/21/2025 SC Standard Edition ;
; Revision Name                      ; Question2                                           ;
; Top-level Entity Name              ; Question2                                           ;
; Family                             ; MAX 10                                              ;
; Device                             ; 10M50DAF484C6GES                                    ;
; Timing Models                      ; Preliminary                                         ;
; Total logic elements               ; 8,405 / 49,760 ( 17 % )                             ;
;     Total combinational functions  ; 6,948 / 49,760 ( 14 % )                             ;
;     Dedicated logic registers      ; 5,067 / 49,760 ( 10 % )                             ;
; Total registers                    ; 5225                                                ;
; Total pins                         ; 99 / 360 ( 28 % )                                   ;
; Total virtual pins                 ; 0                                                   ;
; Total memory bits                  ; 27,616 / 1,677,312 ( 2 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                     ;
; Total PLLs                         ; 3 / 4 ( 75 % )                                      ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                       ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                       ;
+------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.70        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.5%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   5.1%      ;
;     Processor 5            ;   5.0%      ;
;     Processor 6            ;   4.9%      ;
;     Processor 7            ;   4.8%      ;
;     Processor 8            ;   4.7%      ;
;     Processor 9            ;   4.4%      ;
;     Processor 10           ;   4.4%      ;
;     Processor 11           ;   4.4%      ;
;     Processor 12           ;   4.4%      ;
;     Processor 13           ;   4.4%      ;
;     Processor 14           ;   4.4%      ;
;     Processor 15           ;   4.4%      ;
;     Processor 16           ;   4.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                           ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[40]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[52]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[53]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[54]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[55]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[56]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[57]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[58]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[59]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[60]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[61]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[62]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[63]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[64]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[65]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[66]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[67]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[68]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[69]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[70]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[71]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[72]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[73]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[79]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[87]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[88]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[89]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[90]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[91]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[92]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[93]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[94]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[95]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[96]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[97]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[98]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[99]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[100]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[101]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[102]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[103]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[104]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[105]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[106]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[107]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[108]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[74]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[79]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[87]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[88]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[89]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[90]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[91]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[92]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[93]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[94]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[95]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[96]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[97]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[98]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[99]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[100]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[101]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[102]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[103]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[104]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[105]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[106]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[107]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|out_payload[108]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[32]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[33]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[34]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[35]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[36]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[37]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[38]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[39]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[40]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[41]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[42]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[43]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[44]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[45]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[46]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[47]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[48]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[49]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[50]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[51]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[52]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[53]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[54]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_payload[55]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[2]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[3]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[4]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[5]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[6]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[7]                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[0]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[1]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[2]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[3]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[4]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[5]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[6]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[7]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[8]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[8]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[9]                                           ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[10]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[11]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[12]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[13]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[14]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[15]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[16]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[17]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[18]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[19]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[20]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[21]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[22]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[23]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[32]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[32]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[33]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[33]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[34]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[34]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[35]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[35]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[36]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[36]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[37]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[37]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[38]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[39]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[40]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[41]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[41]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[42]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[43]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[43]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[44]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[45]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[45]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[46]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[46]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[47]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[47]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[48]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[49]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[50]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[50]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[51]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[51]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[52]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[52]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[53]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[53]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[54]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[54]                                          ; PORTBDATAOUT     ;                       ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[55]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|q_b[55]                                          ; PORTBDATAOUT     ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
; Name                                                      ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                                                                                                                                 ; Ignored Value ; Ignored Source ;
+-----------------------------------------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
; Location                                                  ;                ;              ; HDMI_I2S[0]                                                                                                                                                                                                                                                ; PIN_A9        ; QSF Assignment ;
; Location                                                  ;                ;              ; HDMI_I2S[1]                                                                                                                                                                                                                                                ; PIN_A11       ; QSF Assignment ;
; Location                                                  ;                ;              ; HDMI_I2S[2]                                                                                                                                                                                                                                                ; PIN_A8        ; QSF Assignment ;
; Location                                                  ;                ;              ; HDMI_I2S[3]                                                                                                                                                                                                                                                ; PIN_B8        ; QSF Assignment ;
; Location                                                  ;                ;              ; HDMI_LRCLK                                                                                                                                                                                                                                                 ; PIN_A10       ; QSF Assignment ;
; Location                                                  ;                ;              ; HDMI_MCLK                                                                                                                                                                                                                                                  ; PIN_A7        ; QSF Assignment ;
; Location                                                  ;                ;              ; HDMI_SCLK                                                                                                                                                                                                                                                  ; PIN_D12       ; QSF Assignment ;
; I/O Standard                                              ; Question2      ;              ; HDMI_I2S[0]                                                                                                                                                                                                                                                ; 1.8 V         ; QSF Assignment ;
; I/O Standard                                              ; Question2      ;              ; HDMI_I2S[1]                                                                                                                                                                                                                                                ; 1.8 V         ; QSF Assignment ;
; I/O Standard                                              ; Question2      ;              ; HDMI_I2S[2]                                                                                                                                                                                                                                                ; 1.8 V         ; QSF Assignment ;
; I/O Standard                                              ; Question2      ;              ; HDMI_I2S[3]                                                                                                                                                                                                                                                ; 1.8 V         ; QSF Assignment ;
; I/O Standard                                              ; Question2      ;              ; HDMI_LRCLK                                                                                                                                                                                                                                                 ; 1.8 V         ; QSF Assignment ;
; I/O Standard                                              ; Question2      ;              ; HDMI_MCLK                                                                                                                                                                                                                                                  ; 1.8 V         ; QSF Assignment ;
; I/O Standard                                              ; Question2      ;              ; HDMI_SCLK                                                                                                                                                                                                                                                  ; 1.8 V         ; QSF Assignment ;
; Enable Beneficial Skew Optimization for non global clocks ; Question2      ;              ; u0|ddr3_controller                                                                                                                                                                                                                                         ; ON            ; QSF Assignment ;
; Global Signal                                             ; Question2      ;              ; dut_example_if0:if0|dut_example_if0_p0:p0|dut_example_if0_p0_ddr3_qsys_ddr3_controller_p0_m10:umemphy|dut_example_if0_p0_dqdqs_pads_m10:dq_ddio[*].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[*].altgpio_bit_i|fr_clock ; OFF           ; QSF Assignment ;
; Global Signal                                             ; Question2      ;              ; u0|ddr3_controller|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                                                                                                                                                                                     ; OFF           ; QSF Assignment ;
; Global Signal                                             ; Question2      ;              ; u0|ddr3_controller|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                                                                                                                                                                                     ; OFF           ; QSF Assignment ;
; Global Signal                                             ; Question2      ;              ; u0|ddr3_controller|p0|umemphy|ureset|phy_reset_n                                                                                                                                                                                                           ; OFF           ; QSF Assignment ;
+-----------------------------------------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 13001 ) ; 0.00 % ( 0 / 13001 )       ; 0.00 % ( 0 / 13001 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 13001 ) ; 0.00 % ( 0 / 13001 )       ; 0.00 % ( 0 / 13001 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12974 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 27 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/output_files/Question2.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 8,405 / 49,760 ( 17 % )      ;
;     -- Combinational with no register       ; 3338                         ;
;     -- Register only                        ; 1457                         ;
;     -- Combinational with a register        ; 3610                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 3403                         ;
;     -- 3 input functions                    ; 2227                         ;
;     -- <=2 input functions                  ; 1318                         ;
;     -- Register only                        ; 1457                         ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 6339                         ;
;     -- arithmetic mode                      ; 609                          ;
;                                             ;                              ;
; Total registers*                            ; 5,225 / 51,509 ( 10 % )      ;
;     -- Dedicated logic registers            ; 5,067 / 49,760 ( 10 % )      ;
;     -- I/O registers                        ; 158 / 1,749 ( 9 % )          ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 682 / 3,110 ( 22 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 99 / 360 ( 28 % )            ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )               ;
;     -- Dedicated input pins                 ; 0 / 1 ( 0 % )                ;
;                                             ;                              ;
; M9Ks                                        ; 18 / 182 ( 10 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 27,616 / 1,677,312 ( 2 % )   ;
; Total block memory implementation bits      ; 165,888 / 1,677,312 ( 10 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )              ;
; PLLs                                        ; 3 / 4 ( 75 % )               ;
; Global signals                              ; 16                           ;
;     -- Global clocks                        ; 16 / 20 ( 80 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 1 / 1 ( 100 % )              ;
; Average interconnect usage (total/H/V)      ; 3.6% / 3.5% / 3.7%           ;
; Peak interconnect usage (total/H/V)         ; 19.7% / 18.5% / 22.6%        ;
; Maximum fan-out                             ; 3720                         ;
; Highest non-global fan-out                  ; 1362                         ;
; Total fan-out                               ; 42466                        ;
; Average fan-out                             ; 3.07                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+----------------------------------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                            ;
;                                              ;                       ;                                ;
; Total logic elements                         ; 8402 / 49760 ( 17 % ) ; 3 / 49760 ( < 1 % )            ;
;     -- Combinational with no register        ; 3335                  ; 3                              ;
;     -- Register only                         ; 1457                  ; 0                              ;
;     -- Combinational with a register         ; 3610                  ; 0                              ;
;                                              ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                                ;
;     -- 4 input functions                     ; 3403                  ; 0                              ;
;     -- 3 input functions                     ; 2227                  ; 0                              ;
;     -- <=2 input functions                   ; 1315                  ; 3                              ;
;     -- Register only                         ; 1457                  ; 0                              ;
;                                              ;                       ;                                ;
; Logic elements by mode                       ;                       ;                                ;
;     -- normal mode                           ; 6336                  ; 3                              ;
;     -- arithmetic mode                       ; 609                   ; 0                              ;
;                                              ;                       ;                                ;
; Total registers                              ; 5225                  ; 0                              ;
;     -- Dedicated logic registers             ; 5067 / 49760 ( 10 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                         ; 316                   ; 0                              ;
;                                              ;                       ;                                ;
; Total LABs:  partially or completely used    ; 681 / 3110 ( 22 % )   ; 1 / 3110 ( < 1 % )             ;
;                                              ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                              ;
; I/O pins                                     ; 97                    ; 2                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                            ; 27616                 ; 0                              ;
; Total RAM block bits                         ; 165888                ; 0                              ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 3 / 4 ( 75 % )                 ;
; M9K                                          ; 18 / 182 ( 9 % )      ; 0 / 182 ( 0 % )                ;
; Clock control block                          ; 11 / 24 ( 45 % )      ; 5 / 24 ( 20 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Impedance control block                      ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; Double data rate I/O input circuitry         ; 16 / 144 ( 11 % )     ; 0 / 144 ( 0 % )                ;
; Double Data Rate I/O output circuitry        ; 46 / 500 ( 9 % )      ; 0 / 500 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 18 / 500 ( 3 % )      ; 0 / 500 ( 0 % )                ;
; I/O Clock Divider Circuitry                  ; 2 / 8 ( 25 % )        ; 0 / 8 ( 0 % )                  ;
; Signal Splitter                              ; 3 / 500 ( < 1 % )     ; 0 / 500 ( 0 % )                ;
; PHYCLK Tree                                  ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                  ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
; Phase Detector                               ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
;                                              ;                       ;                                ;
; Connections                                  ;                       ;                                ;
;     -- Input Connections                     ; 4489                  ; 10                             ;
;     -- Registered Input Connections          ; 4442                  ; 0                              ;
;     -- Output Connections                    ; 33                    ; 4466                           ;
;     -- Registered Output Connections         ; 4                     ; 0                              ;
;                                              ;                       ;                                ;
; Internal Connections                         ;                       ;                                ;
;     -- Total Connections                     ; 43147                 ; 4890                           ;
;     -- Registered Connections                ; 23781                 ; 0                              ;
;                                              ;                       ;                                ;
; External Connections                         ;                       ;                                ;
;     -- Top                                   ; 46                    ; 4476                           ;
;     -- hard_block:auto_generated_inst        ; 4476                  ; 0                              ;
;                                              ;                       ;                                ;
; Partition Interface                          ;                       ;                                ;
;     -- Input Ports                           ; 10                    ; 10                             ;
;     -- Output Ports                          ; 64                    ; 11                             ;
;     -- Bidir Ports                           ; 23                    ; 0                              ;
;                                              ;                       ;                                ;
; Registered Ports                             ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 0                              ;
;                                              ;                       ;                                ;
; Port Connectivity                            ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 0                              ;
+----------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name                      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Button                    ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Clk50                     ; M8    ; 2        ; 0            ; 18           ; 14           ; 5                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; DDR3_CLK_50               ; N15   ; 6        ; 78           ; 29           ; 14           ; 3                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; DipSwitch[0]              ; J21   ; 6        ; 78           ; 30           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; DipSwitch[1]              ; J22   ; 6        ; 78           ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; HDMI_TX_INT               ; B10   ; 7        ; 46           ; 54           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V                 ; --                        ; User                 ; 0         ;
; RESERVED[0]               ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RESERVED[1]               ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RstB                      ; H21   ; 6        ; 78           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; RxSerData                 ; AA17  ; 4        ; 58           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; termination_blk0~_rdn_pad ; U17   ; 5        ; 78           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; Fitter               ; 2         ;
; termination_blk0~_rup_pad ; U18   ; 5        ; 78           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; Fitter               ; 2         ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DDR3_A[0]     ; E21   ; 6        ; 78           ; 33           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[10]    ; C22   ; 6        ; 78           ; 35           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[11]    ; Y22   ; 5        ; 78           ; 15           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[12]    ; N18   ; 6        ; 78           ; 34           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[13]    ; V22   ; 5        ; 78           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[14]    ; W20   ; 5        ; 78           ; 16           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[1]     ; V20   ; 5        ; 78           ; 17           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[2]     ; V21   ; 5        ; 78           ; 17           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[3]     ; C20   ; 6        ; 78           ; 41           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[4]     ; Y21   ; 5        ; 78           ; 16           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[5]     ; J14   ; 6        ; 78           ; 44           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[6]     ; V18   ; 5        ; 78           ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[7]     ; U20   ; 5        ; 78           ; 17           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[8]     ; Y20   ; 5        ; 78           ; 16           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_A[9]     ; W22   ; 5        ; 78           ; 15           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_BA[0]    ; D19   ; 6        ; 78           ; 41           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_BA[1]    ; W19   ; 5        ; 78           ; 16           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_BA[2]    ; F19   ; 6        ; 78           ; 40           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_CAS_n[0] ; E20   ; 6        ; 78           ; 40           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_CKE[0]   ; B22   ; 6        ; 78           ; 43           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_CS_n[0]  ; F22   ; 6        ; 78           ; 31           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_DM[0]    ; N19   ; 6        ; 78           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_DM[1]    ; J15   ; 6        ; 78           ; 44           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_ODT[0]   ; G22   ; 6        ; 78           ; 31           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_RAS_n[0] ; D22   ; 6        ; 78           ; 35           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_RESET_n  ; U19   ; 5        ; 78           ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR3_WE_n[0]  ; E22   ; 6        ; 78           ; 33           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15      ; Default          ; Series 34 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; C10   ; 7        ; 51           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; C9    ; 7        ; 46           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; A14   ; 7        ; 58           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; A15   ; 7        ; 58           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; A12   ; 7        ; 54           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; A13   ; 7        ; 54           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; C12   ; 7        ; 54           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; B12   ; 7        ; 49           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; B14   ; 7        ; 56           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; C11   ; 7        ; 51           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]        ; C7    ; 8        ; 34           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]        ; C8    ; 8        ; 36           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]        ; A6    ; 8        ; 34           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]        ; B7    ; 8        ; 34           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]        ; C4    ; 8        ; 24           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]        ; A5    ; 8        ; 31           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]        ; B4    ; 8        ; 26           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]        ; C5    ; 8        ; 24           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR3_CK_n[0]  ; E18   ; 6        ; 78           ; 49           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                           ;
; DDR3_CK_p[0]  ; D18   ; 6        ; 78           ; 49           ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                           ;
; DDR3_DQS_n[0] ; L15   ; 6        ; 78           ; 36           ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; Fitter               ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out ;
; DDR3_DQS_n[1] ; K15   ; 6        ; 78           ; 41           ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; Fitter               ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out ;
; DDR3_DQS_p[0] ; L14   ; 6        ; 78           ; 36           ; 22           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out ;
; DDR3_DQS_p[1] ; K14   ; 6        ; 78           ; 41           ; 22           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out ;
; DDR3_DQ[0]    ; L20   ; 6        ; 78           ; 37           ; 0            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out  ;
; DDR3_DQ[10]   ; J18   ; 6        ; 78           ; 42           ; 14           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|oe_out  ;
; DDR3_DQ[11]   ; K20   ; 6        ; 78           ; 42           ; 0            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|oe_out  ;
; DDR3_DQ[12]   ; H18   ; 6        ; 78           ; 45           ; 14           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|oe_out  ;
; DDR3_DQ[13]   ; J20   ; 6        ; 78           ; 45           ; 7            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|oe_out  ;
; DDR3_DQ[14]   ; H20   ; 6        ; 78           ; 45           ; 0            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|oe_out  ;
; DDR3_DQ[15]   ; H19   ; 6        ; 78           ; 45           ; 21           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|oe_out  ;
; DDR3_DQ[1]    ; L19   ; 6        ; 78           ; 37           ; 7            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|oe_out  ;
; DDR3_DQ[2]    ; L18   ; 6        ; 78           ; 37           ; 14           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|oe_out  ;
; DDR3_DQ[3]    ; M15   ; 6        ; 78           ; 33           ; 21           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|oe_out  ;
; DDR3_DQ[4]    ; M18   ; 6        ; 78           ; 37           ; 21           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|oe_out  ;
; DDR3_DQ[5]    ; M14   ; 6        ; 78           ; 33           ; 14           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|oe_out  ;
; DDR3_DQ[6]    ; M20   ; 6        ; 78           ; 34           ; 7            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|oe_out  ;
; DDR3_DQ[7]    ; N20   ; 6        ; 78           ; 34           ; 0            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|oe_out  ;
; DDR3_DQ[8]    ; K19   ; 6        ; 78           ; 42           ; 7            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out  ;
; DDR3_DQ[9]    ; K18   ; 6        ; 78           ; 42           ; 21           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration    ; termination_blk0          ; no                         ; User                 ; 0 pF                 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|oe_out  ;
; HDMI_I2C_SDA  ; B15   ; 7        ; 58           ; 54           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rI2CSDAOe[3] (inverted)                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+----------------------------------------------+--------------------------------+------------------+------------------+
; Location ; Pin Name                                     ; Reserved As                    ; User Signal Name ; Pin Type         ;
+----------+----------------------------------------------+--------------------------------+------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed ; Reserved as secondary function ; ~ALTERA_TMS~     ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed ; Reserved as secondary function ; ~ALTERA_TCK~     ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed ; Reserved as secondary function ; ~ALTERA_TDI~     ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed ; Reserved as secondary function ; ~ALTERA_TDO~     ; Dual Purpose Pin ;
+----------+----------------------------------------------+--------------------------------+------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 36 ( 3 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 3 / 48 ( 6 % )   ; 3.3V          ; --           ;
; 5        ; 14 / 40 ( 35 % ) ; 1.5V          ; --           ;
; 6        ; 42 / 60 ( 70 % ) ; 1.5V          ; 0.75V        ;
; 7        ; 31 / 52 ( 60 % ) ; 1.8V          ; --           ;
; 8        ; 8 / 36 ( 22 % )  ; 1.2V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-------------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard            ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-------------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; LED[5]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 471        ; 8        ; LED[2]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; HDMI_TX_D[14]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; HDMI_TX_D[16]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; HDMI_TX_D[12]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; HDMI_TX_D[13]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 419        ; 7        ; HDMI_TX_D[15]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 407        ; 7        ; HDMI_TX_D[9]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; HDMI_TX_D[22]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; HDMI_TX_D[7]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 401        ; 7        ; HDMI_TX_CLK                                    ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RxSerData                                      ; input  ; 3.3-V LVTTL             ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED[1]                                    ; input  ; 3.3-V LVTTL             ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; RESERVED[0]                                    ; input  ; 3.3-V LVTTL             ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; LED[6]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; LED[3]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; HDMI_TX_INT                                    ; input  ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; HDMI_TX_HS                                     ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; HDMI_TX_D[20]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; HDMI_TX_D[21]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; HDMI_I2C_SDA                                   ; bidir  ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 417        ; 7        ; HDMI_TX_D[10]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; HDMI_TX_D[19]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; HDMI_TX_D[5]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; DDR3_CKE[0]                                    ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; LED[4]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 489        ; 8        ; LED[7]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; LED[0]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 465        ; 8        ; LED[1]                                         ; output ; 1.2 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 450        ; 7        ; HDMI_TX_DE                                     ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 442        ; 7        ; HDMI_I2C_SCL                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; HDMI_TX_VS                                     ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; HDMI_TX_D[18]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; HDMI_TX_D[23]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; HDMI_TX_D[8]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; HDMI_TX_D[11]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; HDMI_TX_D[17]                                  ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; HDMI_TX_D[2]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; HDMI_TX_D[0]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; HDMI_TX_D[3]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; DDR3_A[3]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; DDR3_A[10]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; HDMI_TX_D[6]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; HDMI_TX_D[4]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; HDMI_TX_D[1]                                   ; output ; 1.8 V                   ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; DDR3_CK_p[0]                                   ; bidir  ; Differential 1.5-V SSTL ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; DDR3_BA[0]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; VREFB6N0, HIGH_SPEED                           ;        ;                         ; 0.75V   ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; DDR3_RAS_n[0]                                  ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                         ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; DDR3_CK_n[0]                                   ; bidir  ; Differential 1.5-V SSTL ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; DDR3_CAS_n[0]                                  ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E21      ; 335        ; 6        ; DDR3_A[0]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 333        ; 6        ; DDR3_WE_n[0]                                   ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                         ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                         ; 1.8V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                         ; 1.8V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; DDR3_BA[2]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; DDR3_CS_n[0]                                   ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger   ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                         ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                         ; 1.8V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                         ; 1.8V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                         ; 1.8V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; DDR3_ODT[0]                                    ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger   ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                         ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                         ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; DDR3_DQ[12]                                    ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H19      ; 372        ; 6        ; DDR3_DQ[15]                                    ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 375        ; 6        ; DDR3_DQ[14]                                    ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H21      ; 323        ; 6        ; RstB                                           ; input  ; 1.5 V Schmitt Trigger   ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; Button                                         ; input  ; 1.5 V Schmitt Trigger   ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                         ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; DDR3_A[5]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 370        ; 6        ; DDR3_DM[1]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; DDR3_DQ[10]                                    ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; DDR3_DQ[13]                                    ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 327        ; 6        ; DipSwitch[0]                                   ; input  ; 1.5 V Schmitt Trigger   ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; DipSwitch[1]                                   ; input  ; 1.5 V Schmitt Trigger   ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; DDR3_DQS_p[1]                                  ; bidir  ; Differential 1.5-V SSTL ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K15      ; 358        ; 6        ; DDR3_DQS_n[1]                                  ; bidir  ; Differential 1.5-V SSTL ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; DDR3_DQ[9]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K19      ; 361        ; 6        ; DDR3_DQ[8]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K20      ; 363        ; 6        ; DDR3_DQ[11]                                    ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                         ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger   ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; DDR3_DQS_p[0]                                  ; bidir  ; Differential 1.5-V SSTL ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 346        ; 6        ; DDR3_DQS_n[0]                                  ; bidir  ; Differential 1.5-V SSTL ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; DDR3_DQ[2]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 349        ; 6        ; DDR3_DQ[1]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 351        ; 6        ; DDR3_DQ[0]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L21      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                   ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; Clk50                                          ; input  ; 2.5 V                   ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; DDR3_DQ[5]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M15      ; 332        ; 6        ; DDR3_DQ[3]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; DDR3_DQ[4]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M19      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; DDR3_DQ[6]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; DDR3_CLK_50                                    ; input  ; 1.5 V                   ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; DDR3_A[12]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 338        ; 6        ; DDR3_DM[0]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 339        ; 6        ; DDR3_DQ[7]                                     ; bidir  ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                         ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                         ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                         ; 1.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                         ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                         ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                         ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                         ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                         ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; termination_blk0~_rdn_pad                      ; input  ; 1.5 V                   ;         ; Row I/O    ; N               ; no       ; Off          ;
; U18      ; 244        ; 5        ; termination_blk0~_rup_pad                      ; input  ; 1.5 V                   ;         ; Row I/O    ; N               ; no       ; Off          ;
; U19      ; 282        ; 5        ; DDR3_RESET_n                                   ; output ; 1.5 V                   ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; DDR3_A[7]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; DDR3_A[6]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; DDR3_A[1]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 289        ; 5        ; DDR3_A[2]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 291        ; 5        ; DDR3_A[13]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; DDR3_BA[1]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 286        ; 5        ; DDR3_A[14]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; DDR3_A[9]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                         ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                         ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; DDR3_A[8]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; DDR3_A[4]                                      ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; DDR3_A[11]                                     ; output ; SSTL-15                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------------+--------+-------------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Name                          ; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|pll1 ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|pll1 ; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; SDC pin name                  ; u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1                                                  ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1                                                                                             ; u_PLL50|altpll_component|auto_generated|pll1                           ;
; PLL mode                      ; Normal                                                                                                                ; Normal                                                                                                                                                               ; Normal                                                                 ;
; Compensate clock              ; clock0                                                                                                                ; clock1                                                                                                                                                               ; clock0                                                                 ;
; Compensated input/output pins ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
; Switchover type               ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
; Input frequency 0             ; 100.0 MHz                                                                                                             ; 50.0 MHz                                                                                                                                                             ; 50.0 MHz                                                               ;
; Input frequency 1             ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                              ; 50.0 MHz                                                                                                                                                             ; 50.0 MHz                                                               ;
; Nominal VCO frequency         ; 650.0 MHz                                                                                                             ; 1200.0 MHz                                                                                                                                                           ; 600.0 MHz                                                              ;
; VCO post scale K counter      ; 2                                                                                                                     ; --                                                                                                                                                                   ; 2                                                                      ;
; VCO frequency control         ; Auto                                                                                                                  ; Manual Phase                                                                                                                                                         ; Auto                                                                   ;
; VCO phase shift step          ; 192 ps                                                                                                                ; 104 ps                                                                                                                                                               ; 208 ps                                                                 ;
; VCO multiply                  ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
; VCO divide                    ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
; Freq min lock                 ; 46.16 MHz                                                                                                             ; 25.01 MHz                                                                                                                                                            ; 25.0 MHz                                                               ;
; Freq max lock                 ; 100.03 MHz                                                                                                            ; 54.18 MHz                                                                                                                                                            ; 54.18 MHz                                                              ;
; M VCO Tap                     ; 0                                                                                                                     ; 0                                                                                                                                                                    ; 0                                                                      ;
; M Initial                     ; 1                                                                                                                     ; 1                                                                                                                                                                    ; 1                                                                      ;
; M value                       ; 13                                                                                                                    ; 24                                                                                                                                                                   ; 12                                                                     ;
; N value                       ; 2                                                                                                                     ; 1                                                                                                                                                                    ; 1                                                                      ;
; Charge pump current           ; setting 1                                                                                                             ; setting 1                                                                                                                                                            ; setting 1                                                              ;
; Loop filter resistance        ; setting 27                                                                                                            ; setting 27                                                                                                                                                           ; setting 27                                                             ;
; Loop filter capacitance       ; setting 0                                                                                                             ; setting 0                                                                                                                                                            ; setting 0                                                              ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                    ; 680 kHz to 980 kHz                                                                                                                                                   ; 680 kHz to 980 kHz                                                     ;
; Bandwidth type                ; Medium                                                                                                                ; Medium                                                                                                                                                               ; Medium                                                                 ;
; Real time reconfigurable      ; Off                                                                                                                   ; On                                                                                                                                                                   ; Off                                                                    ;
; Scan chain MIF file           ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
; Preserve PLL counter order    ; Off                                                                                                                   ; Off                                                                                                                                                                  ; Off                                                                    ;
; PLL location                  ; PLL_3                                                                                                                 ; PLL_2                                                                                                                                                                ; PLL_1                                                                  ;
; Inclk0 signal                 ; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0]                                    ; DDR3_CLK_50                                                                                                                                                          ; Clk50                                                                  ;
; Inclk1 signal                 ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
; Inclk0 signal type            ; Global Clock                                                                                                          ; Dedicated Pin                                                                                                                                                        ; Dedicated Pin                                                          ;
; Inclk1 signal type            ; --                                                                                                                    ; --                                                                                                                                                                   ; --                                                                     ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------+
; Name                                                                                                                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------+
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|wire_pll1_clk[0]                                      ; clock0       ; 13   ; 20  ; 65.0 MHz         ; 0 (0 ps)      ; 4.50 (192 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]     ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0] ; clock0       ; 6    ; 1   ; 300.0 MHz        ; 0 (0 ps)      ; 11.25 (104 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0] ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[1] ; clock1       ; 6    ; 1   ; 300.0 MHz        ; 270 (2500 ps) ; 11.25 (104 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 4       ; 0       ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1] ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[2] ; clock2       ; 6    ; 1   ; 300.0 MHz        ; 0 (0 ps)      ; 11.25 (104 ps)   ; 50/50      ; C2      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2] ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3] ; clock3       ; 6    ; 1   ; 300.0 MHz        ; 270 (2500 ps) ; 11.25 (104 ps)   ; 50/50      ; C3      ; 4             ; 2/2 Even   ; --            ; 4       ; 0       ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[3] ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[4] ; clock4       ; 3    ; 1   ; 150.0 MHz        ; 0 (0 ps)      ; 5.62 (104 ps)    ; 50/50      ; C4      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4] ;
; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0]                                                                                     ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)      ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_PLL50|altpll_component|auto_generated|pll1|clk[0]                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DDR3_A[0]     ; Missing drive strength               ;
; DDR3_A[1]     ; Missing drive strength               ;
; DDR3_A[2]     ; Missing drive strength               ;
; DDR3_A[3]     ; Missing drive strength               ;
; DDR3_A[4]     ; Missing drive strength               ;
; DDR3_A[5]     ; Missing drive strength               ;
; DDR3_A[6]     ; Missing drive strength               ;
; DDR3_A[7]     ; Missing drive strength               ;
; DDR3_A[8]     ; Missing drive strength               ;
; DDR3_A[9]     ; Missing drive strength               ;
; DDR3_A[10]    ; Missing drive strength               ;
; DDR3_A[11]    ; Missing drive strength               ;
; DDR3_A[12]    ; Missing drive strength               ;
; DDR3_A[13]    ; Missing drive strength               ;
; DDR3_A[14]    ; Missing drive strength               ;
; DDR3_BA[0]    ; Missing drive strength               ;
; DDR3_BA[1]    ; Missing drive strength               ;
; DDR3_BA[2]    ; Missing drive strength               ;
; DDR3_CAS_n[0] ; Missing drive strength               ;
; DDR3_CKE[0]   ; Missing drive strength               ;
; DDR3_CS_n[0]  ; Missing drive strength               ;
; DDR3_ODT[0]   ; Missing drive strength               ;
; DDR3_RAS_n[0] ; Missing drive strength               ;
; DDR3_RESET_n  ; Missing drive strength and slew rate ;
; DDR3_WE_n[0]  ; Missing drive strength               ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                             ;
+------------------+------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-------------------------+------------------+--------------------------------+
; Name             ; Type ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; I/O Standard            ; Current Strength ; Output Termination             ;
+------------------+------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-------------------------+------------------+--------------------------------+
; DDR3_DQS_p[0]    ; DQS  ; Bidir     ; L14          ; 78         ; 36         ; 22         ; x9            ; Right    ; 6        ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DM[0]  ; DQ   ; Output    ; N19          ; 78         ; 34         ; 14         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[0]  ; DQ   ; Bidir     ; L20          ; 78         ; 37         ; 0          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[1]  ; DQ   ; Bidir     ; L19          ; 78         ; 37         ; 7          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[2]  ; DQ   ; Bidir     ; L18          ; 78         ; 37         ; 14         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[3]  ; DQ   ; Bidir     ; M15          ; 78         ; 33         ; 21         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[4]  ; DQ   ; Bidir     ; M18          ; 78         ; 37         ; 21         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[5]  ; DQ   ; Bidir     ; M14          ; 78         ; 33         ; 14         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[6]  ; DQ   ; Bidir     ; M20          ; 78         ; 34         ; 7          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[7]  ; DQ   ; Bidir     ; N20          ; 78         ; 34         ; 0          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
; DDR3_DQS_p[1]    ; DQS  ; Bidir     ; K14          ; 78         ; 41         ; 22         ; x9            ; Right    ; 6        ; Differential 1.5-V SSTL ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DM[1]  ; DQ   ; Output    ; J15          ; 78         ; 44         ; 14         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[8]  ; DQ   ; Bidir     ; K19          ; 78         ; 42         ; 7          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[9]  ; DQ   ; Bidir     ; K18          ; 78         ; 42         ; 21         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[10] ; DQ   ; Bidir     ; J18          ; 78         ; 42         ; 14         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[11] ; DQ   ; Bidir     ; K20          ; 78         ; 42         ; 0          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[12] ; DQ   ; Bidir     ; H18          ; 78         ; 45         ; 14         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[13] ; DQ   ; Bidir     ; J20          ; 78         ; 45         ; 7          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[14] ; DQ   ; Bidir     ; H20          ; 78         ; 45         ; 0          ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
;      DDR3_DQ[15] ; DQ   ; Bidir     ; H19          ; 78         ; 45         ; 21         ; x9            ; Right    ; 6        ; SSTL-15                 ; Default          ; Series 40 Ohm with Calibration ;
+------------------+------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-------------------------+------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; |Question2                                                                                                                              ; 8405 (9)    ; 5067 (10)                 ; 158 (158)     ; 27616       ; 18   ; 1          ; 0            ; 0       ; 0         ; 99   ; 0            ; 3338 (1)     ; 1457 (5)          ; 3610 (2)         ; 0          ; |Question2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Question2                                                ; work         ;
;    |BitMapPatt:u_BitMapPatt|                                                                                                            ; 85 (85)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 7 (7)             ; 56 (56)          ; 0          ; |Question2|BitMapPatt:u_BitMapPatt                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; BitMapPatt                                               ; work         ;
;    |HDMI:u_HDMI|                                                                                                                        ; 244 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 13 (0)            ; 113 (0)          ; 0          ; |Question2|HDMI:u_HDMI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; HDMI                                                     ; work         ;
;       |HDMIConfig:u_HDMIConfig|                                                                                                         ; 171 (24)    ; 83 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (11)      ; 1 (0)             ; 82 (13)          ; 0          ; |Question2|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; HDMIConfig                                               ; work         ;
;          |HDMIRom:u_HDMIRom|                                                                                                            ; 38 (38)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 16 (16)          ; 0          ; |Question2|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|HDMIRom:u_HDMIRom                                                                                                                                                                                                                                                                                                                                                                                                                                        ; HDMIRom                                                  ; work         ;
;          |I2CCtrl:u_I2CCtrl1|                                                                                                           ; 109 (109)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 1 (1)             ; 53 (53)          ; 0          ; |Question2|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; I2CCtrl                                                  ; work         ;
;       |VGAGenerator:u_VGAGenerator|                                                                                                     ; 73 (72)     ; 43 (42)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 12 (12)           ; 31 (29)          ; 0          ; |Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; VGAGenerator                                             ; work         ;
;          |PLL_VGA:u_PLL_VGA|                                                                                                            ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PLL_VGA                                                  ; work         ;
;             |altpll:altpll_component|                                                                                                   ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                            ; altpll                                                   ; work         ;
;                |PLL_VGA_altpll1:auto_generated|                                                                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; PLL_VGA_altpll1                                          ; work         ;
;    |MtDdr:u_MtDdr|                                                                                                                      ; 7621 (2)    ; 4575 (2)                  ; 0 (0)         ; 13280       ; 14   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3044 (0)     ; 1360 (2)          ; 3217 (0)         ; 0          ; |Question2|MtDdr:u_MtDdr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MtDdr                                                    ; work         ;
;       |MtDdrRd:u_MtDdrRd|                                                                                                               ; 45 (45)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 16 (16)           ; 17 (17)          ; 0          ; |Question2|MtDdr:u_MtDdr|MtDdrRd:u_MtDdrRd                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MtDdrRd                                                  ; work         ;
;       |MtDdrWr:u_MtDdrWr|                                                                                                               ; 42 (42)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 22 (22)           ; 13 (13)          ; 0          ; |Question2|MtDdr:u_MtDdr|MtDdrWr:u_MtDdrWr                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MtDdrWr                                                  ; work         ;
;       |ddr3_qsys:u_ddr3_qsys|                                                                                                           ; 7532 (0)    ; 4505 (0)                  ; 0 (0)         ; 13280       ; 14   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3025 (0)     ; 1320 (0)          ; 3187 (0)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; ddr3_qsys                                                ; ddr3_qsys    ;
;          |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|                                                            ; 32 (1)      ; 28 (0)                    ; 0 (0)         ; 384         ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 12 (0)            ; 16 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_mm_clock_crossing_bridge                   ; ddr3_qsys    ;
;             |altera_avalon_dc_fifo:cmd_fifo|                                                                                            ; 31 (19)     ; 28 (16)                   ; 0 (0)         ; 384         ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 12 (2)            ; 16 (16)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_dc_fifo                                    ; ddr3_qsys    ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                         ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                          ; altera_dcfifo_synchronizer_bundle                        ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                        ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                        ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                               ; work         ;
;                   |altsyncram_m7c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_m7c1                                          ; work         ;
;          |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|                                                            ; 138 (32)    ; 92 (8)                    ; 0 (0)         ; 1664        ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (24)      ; 44 (0)            ; 48 (8)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_mm_clock_crossing_bridge                   ; ddr3_qsys    ;
;             |altera_avalon_dc_fifo:cmd_fifo|                                                                                            ; 31 (19)     ; 27 (15)                   ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 14 (4)            ; 13 (13)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_dc_fifo                                    ; ddr3_qsys    ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                         ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                          ; altera_dcfifo_synchronizer_bundle                        ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                        ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                        ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                               ; work         ;
;                   |altsyncram_27c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_27c1                                          ; work         ;
;             |altera_avalon_dc_fifo:rsp_fifo|                                                                                            ; 75 (51)     ; 57 (33)                   ; 0 (0)         ; 1536        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 30 (12)           ; 27 (27)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_dc_fifo                                    ; ddr3_qsys    ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                         ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                          ; altera_dcfifo_synchronizer_bundle                        ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                        ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 4 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                        ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                            ; ddr3_qsys    ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                               ; work         ;
;                   |altsyncram_oac1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_oac1                                          ; work         ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                  ; ddr3_qsys    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                ; ddr3_qsys    ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                  ; ddr3_qsys    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                ; ddr3_qsys    ;
;          |ddr3_qsys_ddr3_controller:ddr3_controller|                                                                                    ; 5978 (0)    ; 3217 (0)                  ; 0 (0)         ; 11232       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2761 (0)     ; 946 (0)           ; 2271 (0)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller                                                                                                                                                                                                                                                                                                                                                                                                                ; ddr3_qsys_ddr3_controller                                ; ddr3_qsys    ;
;             |afi_mux_ddr3_ddrx:m0|                                                                                                      ; 178 (178)   ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 158 (158)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|afi_mux_ddr3_ddrx:m0                                                                                                                                                                                                                                                                                                                                                                                           ; afi_mux_ddr3_ddrx                                        ; ddr3_qsys    ;
;             |ddr3_qsys_ddr3_controller_c0:c0|                                                                                           ; 2704 (0)    ; 1249 (0)                  ; 0 (0)         ; 10912       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1418 (0)     ; 121 (0)           ; 1165 (0)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0                                                                                                                                                                                                                                                                                                                                                                                ; ddr3_qsys_ddr3_controller_c0                             ; ddr3_qsys    ;
;                |alt_mem_ddrx_mm_st_converter:a0|                                                                                        ; 15 (15)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                                ; alt_mem_ddrx_mm_st_converter                             ; ddr3_qsys    ;
;                |alt_mem_if_nextgen_ddr3_controller_core:ng0|                                                                            ; 2689 (0)    ; 1245 (0)                  ; 0 (0)         ; 10912       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1407 (0)     ; 121 (0)           ; 1161 (0)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; alt_mem_if_nextgen_ddr3_controller_core                  ; ddr3_qsys    ;
;                   |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                     ; 2689 (0)    ; 1245 (0)                  ; 0 (0)         ; 10912       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1407 (0)     ; 121 (0)           ; 1161 (0)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; alt_mem_ddrx_controller_st_top                           ; ddr3_qsys    ;
;                      |alt_mem_ddrx_controller:controller_inst|                                                                          ; 2689 (1)    ; 1245 (1)                  ; 0 (0)         ; 10912       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1407 (0)     ; 121 (1)           ; 1161 (0)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; alt_mem_ddrx_controller                                  ; ddr3_qsys    ;
;                         |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                 ; 42 (1)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 39 (1)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; alt_mem_ddrx_addr_cmd_wrap                               ; ddr3_qsys    ;
;                            |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                               ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                    ; ddr3_qsys    ;
;                            |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                    ; ddr3_qsys    ;
;                            |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                              ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; alt_mem_ddrx_odt_gen                                     ; ddr3_qsys    ;
;                               |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; alt_mem_ddrx_ddr3_odt_gen                                ; ddr3_qsys    ;
;                         |alt_mem_ddrx_arbiter:arbiter_inst|                                                                             ; 204 (204)   ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 123 (123)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; alt_mem_ddrx_arbiter                                     ; ddr3_qsys    ;
;                         |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                         ; 83 (83)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 10 (10)           ; 57 (57)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; alt_mem_ddrx_burst_gen                                   ; ddr3_qsys    ;
;                         |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                             ; 214 (214)   ; 77 (77)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 2 (2)             ; 104 (104)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; alt_mem_ddrx_cmd_gen                                     ; ddr3_qsys    ;
;                         |alt_mem_ddrx_input_if:input_if_inst|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst                                                                                                                                                                                        ; alt_mem_ddrx_input_if                                    ; ddr3_qsys    ;
;                         |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                       ; 165 (165)   ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 27 (27)           ; 55 (55)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; alt_mem_ddrx_rank_timer                                  ; ddr3_qsys    ;
;                         |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                       ; 455 (85)    ; 253 (31)                  ; 0 (0)         ; 6304        ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (54)     ; 7 (1)             ; 246 (30)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_rdata_path                                  ; ddr3_qsys    ;
;                            |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram                                               ; work         ;
;                                  |altsyncram_14l1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated                                                   ; altsyncram_14l1                                          ; work         ;
;                            |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                           ; 37 (3)      ; 23 (0)                    ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (3)       ; 1 (0)             ; 22 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; alt_mem_ddrx_fifo                                        ; ddr3_qsys    ;
;                               |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 22 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; scfifo                                                   ; work         ;
;                                  |scfifo_8k31:auto_generated|                                                                           ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 22 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated                                              ; scfifo_8k31                                              ; work         ;
;                                     |a_dpfifo_hv21:dpfifo|                                                                              ; 34 (23)     ; 23 (12)                   ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 22 (11)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo                         ; a_dpfifo_hv21                                            ; work         ;
;                                        |altsyncram_tkg1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|altsyncram_tkg1:FIFOram ; altsyncram_tkg1                                          ; work         ;
;                                        |cntr_137:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cntr_137:usedw_counter  ; cntr_137                                                 ; work         ;
;                                        |cntr_k2b:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cntr_k2b:rd_ptr_msb     ; cntr_k2b                                                 ; work         ;
;                                        |cntr_l2b:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cntr_l2b:wr_ptr         ; cntr_l2b                                                 ; work         ;
;                            |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                          ; 33 (1)      ; 23 (0)                    ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (1)       ; 1 (0)             ; 22 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; alt_mem_ddrx_fifo                                        ; ddr3_qsys    ;
;                               |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 32 (0)      ; 23 (0)                    ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 22 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; scfifo                                                   ; work         ;
;                                  |scfifo_gk31:auto_generated|                                                                           ; 32 (0)      ; 23 (0)                    ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 22 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated                                                                             ; scfifo_gk31                                              ; work         ;
;                                     |a_dpfifo_pv21:dpfifo|                                                                              ; 32 (21)     ; 23 (12)                   ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 22 (11)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo                                                        ; a_dpfifo_pv21                                            ; work         ;
;                                        |altsyncram_dlg1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|altsyncram_dlg1:FIFOram                                ; altsyncram_dlg1                                          ; work         ;
;                                        |cntr_137:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cntr_137:usedw_counter                                 ; cntr_137                                                 ; work         ;
;                                        |cntr_k2b:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cntr_k2b:rd_ptr_msb                                    ; cntr_k2b                                                 ; work         ;
;                                        |cntr_l2b:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cntr_l2b:wr_ptr                                        ; cntr_l2b                                                 ; work         ;
;                            |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                          ; 160 (160)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 4 (4)             ; 92 (92)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; alt_mem_ddrx_list                                        ; ddr3_qsys    ;
;                            |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                ; 140 (140)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 80 (80)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; alt_mem_ddrx_list                                        ; ddr3_qsys    ;
;                         |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                 ; 38 (38)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 27 (27)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; alt_mem_ddrx_rdwr_data_tmg                               ; ddr3_qsys    ;
;                         |alt_mem_ddrx_sideband:sideband_inst|                                                                           ; 80 (80)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 1 (1)             ; 33 (33)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; alt_mem_ddrx_sideband                                    ; ddr3_qsys    ;
;                         |alt_mem_ddrx_tbp:tbp_inst|                                                                                     ; 845 (845)   ; 396 (396)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 441 (441)    ; 52 (52)           ; 352 (352)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; alt_mem_ddrx_tbp                                         ; ddr3_qsys    ;
;                         |alt_mem_ddrx_timing_param:timing_param_inst|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; alt_mem_ddrx_timing_param                                ; ddr3_qsys    ;
;                         |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                       ; 711 (11)    ; 276 (3)                   ; 0 (0)         ; 4608        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 424 (8)      ; 13 (0)            ; 274 (3)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_wdata_path                                  ; ddr3_qsys    ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                               ; work         ;
;                                  |altsyncram_btk1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated            ; altsyncram_btk1                                          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                               ; work         ;
;                                  |altsyncram_l0l1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated          ; altsyncram_l0l1                                          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                               ; work         ;
;                                  |altsyncram_btk1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated            ; altsyncram_btk1                                          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                               ; work         ;
;                                  |altsyncram_l0l1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated          ; altsyncram_l0l1                                          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                               ; work         ;
;                                  |altsyncram_btk1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated            ; altsyncram_btk1                                          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                               ; work         ;
;                                  |altsyncram_l0l1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated          ; altsyncram_l0l1                                          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                               ; work         ;
;                                  |altsyncram_btk1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated            ; altsyncram_btk1                                          ; work         ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                      ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                               ; work         ;
;                                  |altsyncram_l0l1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated          ; altsyncram_l0l1                                          ; work         ;
;                            |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                     ; 34 (34)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 7 (7)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; alt_mem_ddrx_burst_tracking                              ; ddr3_qsys    ;
;                            |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                     ; 518 (451)   ; 197 (165)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 311 (276)    ; 13 (13)           ; 194 (162)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; alt_mem_ddrx_dataid_manager                              ; ddr3_qsys    ;
;                               |alt_mem_ddrx_list:burstcount_list|                                                                       ; 67 (67)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 32 (32)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; alt_mem_ddrx_list                                        ; ddr3_qsys    ;
;                            |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                            ; 78 (78)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 37 (37)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; alt_mem_ddrx_list                                        ; ddr3_qsys    ;
;                            |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                  ; 70 (70)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 33 (33)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; alt_mem_ddrx_list                                        ; ddr3_qsys    ;
;             |ddr3_qsys_ddr3_controller_p0:p0|                                                                                           ; 1252 (0)    ; 1149 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (0)      ; 687 (0)           ; 462 (0)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0                                                                                                                                                                                                                                                                                                                                                                                ; ddr3_qsys_ddr3_controller_p0                             ; ddr3_qsys    ;
;                |ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|                                                                        ; 1252 (8)    ; 1149 (8)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (0)      ; 687 (0)           ; 462 (8)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy                                                                                                                                                                                                                                                                                                                                ; ddr3_qsys_ddr3_controller_p0_memphy_m10                  ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                   ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath           ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|                                                       ; 156 (3)     ; 153 (3)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 95 (2)            ; 58 (1)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads                                                                                                                                                                                                                                                                  ; ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10           ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[0].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[10].uaddress_pad|                                                                    ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 4 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad                                                                                                                                                                                                                    ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                          ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                     ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[11].uaddress_pad|                                                                    ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 5 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad                                                                                                                                                                                                                    ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                          ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                     ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[12].uaddress_pad|                                                                    ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 5 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad                                                                                                                                                                                                                    ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                          ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                     ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[13].uaddress_pad|                                                                    ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 4 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad                                                                                                                                                                                                                    ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                          ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                     ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[14].uaddress_pad|                                                                    ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 3 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad                                                                                                                                                                                                                    ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                          ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                     ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                       ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[1].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[2].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[3].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[4].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[5].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[6].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[7].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[8].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:address_gen[9].uaddress_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 3 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:bank_gen[0].ubank_pad|                                                                           ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad                                                                                                                                                                                                                           ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                                 ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                            ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:bank_gen[1].ubank_pad|                                                                           ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad                                                                                                                                                                                                                           ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                                 ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                            ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:bank_gen[2].ubank_pad|                                                                           ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 5 (0)             ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad                                                                                                                                                                                                                           ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                                 ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                            ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|                                                                         ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad                                                                                                                                                                                                                         ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                               ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                            ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                            ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:cke_gen[0].ucke_pad|                                                                             ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad                                                                                                                                                                                                                             ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                                   ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                              ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                                ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                                ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|                                                                           ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad                                                                                                                                                                                                                           ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                                 ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                            ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:odt_gen[0].uodt_pad|                                                                             ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad                                                                                                                                                                                                                             ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                                   ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                              ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                                ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                                ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|                                                                         ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad                                                                                                                                                                                                                         ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                               ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                            ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                            ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|                                                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad                                                                                                                                                                                                                     ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                        ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|                                                                           ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad                                                                                                                                                                                                                           ; addr_cmd_pad_m10                                         ; ddr3_qsys    ;
;                         |altera_gpio_lite:uadc_pad|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|altera_gpio_lite:uadc_pad                                                                                                                                                                                                 ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                            |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                            ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                         |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo                                                                                                                                                              ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |altera_gpio_lite:clock_gen[0].umem_ck_pad|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                   ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|                                                ; 151 (68)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 119 (65)          ; 30 (3)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10              ; ddr3_qsys    ;
;                      |altera_gpio_lite:dq_ddio_io|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io                                                                                                                                                                                                                               ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                      |altera_gpio_lite:dqs_ddio_io|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io                                                                                                                                                                                                                              ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                         ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                      |altera_gpio_lite:extra_ddio_out|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out                                                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:dqs_en.hr_to_fr_os_oe|                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:dqs_en.hr_to_fr_os_oe                                                                                                                                                                                    ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_hi|                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_hi                                                                                                                                                                      ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_lo|                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_lo                                                                                                                                                                      ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_hi|                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_lo|                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|                                                ; 147 (65)    ; 146 (65)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 118 (65)          ; 28 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10              ; ddr3_qsys    ;
;                      |altera_gpio_lite:dq_ddio_io|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io                                                                                                                                                                                                                               ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i                                                                                                                                                                          ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                      |altera_gpio_lite:dqs_ddio_io|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io                                                                                                                                                                                                                              ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                         ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                      |altera_gpio_lite:extra_ddio_out|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out                                                                                                                                                                                                                           ; altera_gpio_lite                                         ; ddr3_qsys    ;
;                         |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                      ; altgpio_one_bit                                          ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:dqs_en.hr_to_fr_os_oe|                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:dqs_en.hr_to_fr_os_oe                                                                                                                                                                                    ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_hi|                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_hi                                                                                                                                                                      ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_lo|                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_lo                                                                                                                                                                      ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe|                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_lo|                                  ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_hi|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_hi                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_lo|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_lo                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe|                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10         ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|                                                       ; 640 (25)    ; 543 (25)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 322 (9)           ; 222 (16)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath                                                                                                                                                                                                                                                                  ; ddr3_qsys_ddr3_controller_p0_read_datapath_m10           ; ddr3_qsys    ;
;                      |max10emif_dcfifo:rdata_fifo|                                                                                      ; 615 (615)   ; 518 (518)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 313 (313)         ; 206 (206)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo                                                                                                                                                                                                                                      ; max10emif_dcfifo                                         ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|                                                                       ; 32 (1)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 29 (0)            ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset                                                                                                                                                                                                                                                                                  ; ddr3_qsys_ddr3_controller_p0_reset_m10                   ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk|                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                                           ; ddr3_qsys_ddr3_controller_p0_reset_sync                  ; ddr3_qsys    ;
;                      |ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                                                     ; ddr3_qsys_ddr3_controller_p0_reset_sync                  ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|                                                     ; 74 (74)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 70 (70)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath                                                                                                                                                                                                                                                                ; ddr3_qsys_ddr3_controller_p0_write_datapath_m10          ; ddr3_qsys    ;
;             |ddr3_qsys_ddr3_controller_pll0:pll0|                                                                                       ; 15 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 1 (0)             ; 8 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                            ; ddr3_qsys_ddr3_controller_pll0                           ; ddr3_qsys    ;
;                |altpll:upll_memphy|                                                                                                     ; 15 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 1 (0)             ; 8 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy                                                                                                                                                                                                                                                                                                                                                         ; altpll                                                   ; work         ;
;                   |altpll_t0j3:auto_generated|                                                                                          ; 15 (10)     ; 9 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 8 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated                                                                                                                                                                                                                                                                                                                              ; altpll_t0j3                                              ; work         ;
;                      |altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2                                                                                                                                                                                                                                                                                 ; altpll_dyn_phase_le_qrn                                  ; work         ;
;                      |altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4                                                                                                                                                                                                                                                                                 ; altpll_dyn_phase_le_rrn                                  ; work         ;
;                      |altpll_dyn_phase_le_srn:altpll_dyn_phase_le5|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5                                                                                                                                                                                                                                                                                 ; altpll_dyn_phase_le_srn                                  ; work         ;
;                      |cntr_ocd:phasestep_counter|                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|cntr_ocd:phasestep_counter                                                                                                                                                                                                                                                                                                   ; cntr_ocd                                                 ; work         ;
;                      |cntr_uqd:pll_internal_phasestep|                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|cntr_uqd:pll_internal_phasestep                                                                                                                                                                                                                                                                                              ; cntr_uqd                                                 ; work         ;
;             |ddr3_qsys_ddr3_controller_s0:s0|                                                                                           ; 1992 (0)    ; 750 (0)                   ; 0 (0)         ; 320         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1234 (0)     ; 117 (0)           ; 641 (0)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0                                                                                                                                                                                                                                                                                                                                                                                ; ddr3_qsys_ddr3_controller_s0                             ; ddr3_qsys    ;
;                |altera_mem_if_sequencer_rst:sequencer_rst|                                                                              ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 9 (9)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                      ; altera_mem_if_sequencer_rst                              ; ddr3_qsys    ;
;                |ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|                                                       ; 55 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 4 (0)             ; 30 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                               ; ddr3_qsys_ddr3_controller_s0_mm_interconnect_0           ; ddr3_qsys    ;
;                   |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                    ; ddr3_qsys    ;
;                   |altera_avalon_sc_fifo:sequencer_pll_mgr_inst_avl_agent_rsp_fifo|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_pll_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                    ; ddr3_qsys    ;
;                   |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; ddr3_qsys    ;
;                   |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                               ; ddr3_qsys    ;
;                   |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                     ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                               ; altera_merlin_master_translator                          ; ddr3_qsys    ;
;                   |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|                                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                ; ddr3_qsys    ;
;                   |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                ; ddr3_qsys    ;
;                   |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                           ; ddr3_qsys    ;
;                   |altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|                                                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                           ; ddr3_qsys    ;
;                   |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                 ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                           ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                            ; ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router|                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                  ; ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router    ; ddr3_qsys    ;
;                   |ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                ; ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux   ; ddr3_qsys    ;
;                |rw_manager_ddr3:sequencer_rw_mgr_inst|                                                                                  ; 733 (0)     ; 442 (0)                   ; 0 (0)         ; 320         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (0)      ; 95 (0)            ; 361 (0)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; rw_manager_ddr3                                          ; ddr3_qsys    ;
;                   |rw_manager_generic:rw_mgr_inst|                                                                                      ; 733 (44)    ; 442 (33)                  ; 0 (0)         ; 320         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (3)      ; 95 (7)            ; 361 (34)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; rw_manager_generic                                       ; ddr3_qsys    ;
;                      |rw_manager_core:rw_mgr_core_inst|                                                                                 ; 690 (133)   ; 409 (109)                 ; 0 (0)         ; 320         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 274 (35)     ; 88 (14)           ; 328 (71)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; rw_manager_core                                          ; ddr3_qsys    ;
;                         |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; rw_manager_di_buffer_wrap                                ; ddr3_qsys    ;
;                            |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; rw_manager_di_buffer                                     ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                                               ; work         ;
;                                  |altsyncram_uok1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated                                                                                                                    ; altsyncram_uok1                                          ; work         ;
;                         |rw_manager_jumplogic:jumplogic_i|                                                                              ; 151 (151)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 17 (17)           ; 75 (75)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; rw_manager_jumplogic                                     ; ddr3_qsys    ;
;                         |rw_manager_m10_ac_ROM:ac_ROM_i|                                                                                ; 66 (66)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 5 (5)             ; 27 (27)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_m10_ac_ROM:ac_ROM_i                                                                                                                                                                                                                                           ; rw_manager_m10_ac_ROM                                    ; ddr3_qsys    ;
;                         |rw_manager_m10_inst_ROM:inst_ROM_i|                                                                            ; 109 (109)   ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 18 (18)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_m10_inst_ROM:inst_ROM_i                                                                                                                                                                                                                                       ; rw_manager_m10_inst_ROM                                  ; ddr3_qsys    ;
;                         |rw_manager_read_datapath:read_datapath_i|                                                                      ; 183 (19)    ; 108 (10)                  ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (7)       ; 29 (0)            ; 104 (12)         ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; rw_manager_read_datapath                                 ; ddr3_qsys    ;
;                            |rw_manager_bitcheck:bitcheck_i|                                                                             ; 108 (108)   ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 23 (23)           ; 48 (48)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; rw_manager_bitcheck                                      ; ddr3_qsys    ;
;                            |rw_manager_pattern_fifo:pattern_fifo_i|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; rw_manager_pattern_fifo                                  ; ddr3_qsys    ;
;                               |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                                               ; work         ;
;                                  |altsyncram_epk1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated                                                                                                                           ; altsyncram_epk1                                          ; work         ;
;                            |rw_manager_write_decoder:write_decoder_i|                                                                   ; 63 (10)     ; 57 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (0)             ; 51 (14)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; rw_manager_write_decoder                                 ; ddr3_qsys    ;
;                               |rw_manager_data_decoder:DO_decoder|                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; rw_manager_data_decoder                                  ; ddr3_qsys    ;
;                               |rw_manager_dm_decoder:DM_decoder_i|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; rw_manager_dm_decoder                                    ; ddr3_qsys    ;
;                               |rw_manager_lfsr12:dm_lfsr_i|                                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; rw_manager_lfsr12                                        ; ddr3_qsys    ;
;                               |rw_manager_lfsr36:do_lfsr_i|                                                                             ; 36 (36)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 33 (33)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                            ; rw_manager_lfsr36                                        ; ddr3_qsys    ;
;                         |rw_manager_write_decoder:write_decoder_i|                                                                      ; 71 (14)     ; 54 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 23 (2)            ; 43 (12)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; rw_manager_write_decoder                                 ; ddr3_qsys    ;
;                            |rw_manager_data_decoder:DO_decoder|                                                                         ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 4 (4)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; rw_manager_data_decoder                                  ; ddr3_qsys    ;
;                            |rw_manager_lfsr12:dm_lfsr_i|                                                                                ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 10 (10)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr12                                        ; ddr3_qsys    ;
;                            |rw_manager_lfsr36:do_lfsr_i|                                                                                ; 36 (36)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 21 (21)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr36                                        ; ddr3_qsys    ;
;                |sequencer_m10:cpu_inst|                                                                                                 ; 1104 (1104) ; 207 (207)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 884 (884)    ; 6 (6)             ; 214 (214)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst                                                                                                                                                                                                                                                                                                                                                         ; sequencer_m10                                            ; ddr3_qsys    ;
;                |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                               ; 74 (74)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 2 (2)             ; 25 (25)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_phy_mgr                                        ; ddr3_qsys    ;
;                |sequencer_pll_mgr:sequencer_pll_mgr_inst|                                                                               ; 44 (44)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 34 (34)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_pll_mgr                                        ; ddr3_qsys    ;
;          |ddr3_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                ; 1379 (0)    ; 1162 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (0)      ; 314 (0)           ; 851 (0)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                            ; ddr3_qsys_mm_interconnect_0                              ; ddr3_qsys    ;
;             |altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|                                                                  ; 397 (397)   ; 363 (363)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 9 (9)             ; 354 (354)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; ddr3_qsys    ;
;             |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                        ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                          ; ddr3_qsys    ;
;                |altera_avalon_st_pipeline_base:core|                                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                           ; ddr3_qsys    ;
;             |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                            ; 223 (0)     ; 222 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 101 (0)           ; 121 (0)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_stage                          ; ddr3_qsys    ;
;                |altera_avalon_st_pipeline_base:core|                                                                                    ; 223 (223)   ; 222 (222)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 101 (101)         ; 121 (121)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_base                           ; ddr3_qsys    ;
;             |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                          ; 212 (0)     ; 210 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 97 (0)            ; 113 (0)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage                          ; ddr3_qsys    ;
;                |altera_avalon_st_pipeline_base:core|                                                                                    ; 212 (212)   ; 210 (210)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 97 (97)           ; 113 (113)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base                           ; ddr3_qsys    ;
;             |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                          ; 50 (0)      ; 49 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 49 (0)            ; 1 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage                          ; ddr3_qsys    ;
;                |altera_avalon_st_pipeline_base:core|                                                                                    ; 50 (50)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 49 (49)           ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base                           ; ddr3_qsys    ;
;             |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                              ; 75 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 33 (0)            ; 40 (0)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_stage                          ; ddr3_qsys    ;
;                |altera_avalon_st_pipeline_base:core|                                                                                    ; 75 (75)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 33 (33)           ; 40 (40)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_base                           ; ddr3_qsys    ;
;             |altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|                                                             ; 313 (0)     ; 168 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (0)      ; 1 (0)             ; 178 (0)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                              ; ddr3_qsys    ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 313 (309)   ; 168 (168)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (130)    ; 1 (1)             ; 178 (172)        ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                         ; ddr3_qsys    ;
;                   |altera_merlin_burst_adapter_min:the_min|                                                                             ; 10 (8)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_min                          ; ddr3_qsys    ;
;                      |altera_merlin_burst_adapter_subtractor:da_sub|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                                                        ; altera_merlin_burst_adapter_subtractor                   ; ddr3_qsys    ;
;                         |altera_merlin_burst_adapter_adder:subtract|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                                                             ; altera_merlin_burst_adapter_adder                        ; ddr3_qsys    ;
;             |altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                               ; ddr3_qsys    ;
;             |altera_merlin_master_agent:mm_clock_crossing_bridge_1_m0_agent|                                                            ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_clock_crossing_bridge_1_m0_agent                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                               ; ddr3_qsys    ;
;             |altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator|                                                  ; 48 (48)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 42 (42)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                          ; ddr3_qsys    ;
;             |altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator|                                                  ; 29 (29)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 22 (22)           ; 5 (5)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                          ; ddr3_qsys    ;
;             |altera_merlin_slave_agent:ddr3_controller_avl_agent|                                                                       ; 34 (6)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (5)       ; 1 (0)             ; 10 (1)           ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_controller_avl_agent                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                ; ddr3_qsys    ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 28 (28)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 1 (1)             ; 9 (9)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_controller_avl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                         ; ddr3_qsys    ;
;             |ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 86 (83)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 79 (76)          ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                ; ddr3_qsys_mm_interconnect_0_cmd_mux                      ; ddr3_qsys    ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                                 ; ddr3_qsys    ;
;    |PLL50:u_PLL50|                                                                                                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |Question2|PLL50:u_PLL50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PLL50                                                    ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |Question2|PLL50:u_PLL50|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altpll                                                   ; work         ;
;          |PLL50_altpll:auto_generated|                                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                            ; PLL50_altpll                                             ; work         ;
;    |RxSerial:u_RxSerial|                                                                                                                ; 51 (51)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 1 (1)             ; 28 (28)          ; 0          ; |Question2|RxSerial:u_RxSerial                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; RxSerial                                                 ; work         ;
;    |UserRdDdr:u_UserRdDdr|                                                                                                              ; 57 (57)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 35 (35)          ; 0          ; |Question2|UserRdDdr:u_UserRdDdr                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; UserRdDdr                                                ; work         ;
;    |UserWrDdr:u_UserWrDdr|                                                                                                              ; 94 (94)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 30 (30)          ; 0          ; |Question2|UserWrDdr:u_UserWrDdr                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; UserWrDdr                                                ; work         ;
;    |fifo256x32to64:u_T2UWrFf|                                                                                                           ; 118 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 39 (0)            ; 59 (0)           ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fifo256x32to64                                           ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 118 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 39 (0)            ; 59 (0)           ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                                                                                                                                   ; dcfifo_mixed_widths                                      ; work         ;
;          |dcfifo_q9k1:auto_generated|                                                                                                   ; 118 (32)    ; 98 (25)                   ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (2)       ; 39 (20)           ; 59 (11)          ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo_q9k1                                              ; work         ;
;             |a_gray2bin_jra:rdptr_g_gray2bin|                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_gray2bin_jra:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                        ; a_gray2bin_jra                                           ; work         ;
;             |a_gray2bin_jra:rs_dgwp_gray2bin|                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_gray2bin_jra:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                                        ; a_gray2bin_jra                                           ; work         ;
;             |a_graycounter_dub:wrptr_g1p|                                                                                               ; 17 (17)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (11)          ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_graycounter_dub:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                            ; a_graycounter_dub                                        ; work         ;
;             |a_graycounter_ig6:rdptr_g1p|                                                                                               ; 19 (19)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 12 (12)          ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_graycounter_ig6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                            ; a_graycounter_ig6                                        ; work         ;
;             |alt_synch_pipe_0ol:ws_dgrp|                                                                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 7 (0)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                             ; alt_synch_pipe_0ol                                       ; work         ;
;                |dffpipe_id9:dffpipe19|                                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 7 (7)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19                                                                                                                                                                                                                                                                                                                                       ; dffpipe_id9                                              ; work         ;
;             |alt_synch_pipe_vnl:rs_dgwp|                                                                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 8 (0)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_vnl:rs_dgwp                                                                                                                                                                                                                                                                                                                                                             ; alt_synch_pipe_vnl                                       ; work         ;
;                |dffpipe_gd9:dffpipe15|                                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15                                                                                                                                                                                                                                                                                                                                       ; dffpipe_gd9                                              ; work         ;
;             |altsyncram_iu21:fifo_ram|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_iu21                                          ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|                                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|cmpr_4h5:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                               ; cmpr_4h5                                                 ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|                                                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|cmpr_4h5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                ; cmpr_4h5                                                 ; work         ;
;             |cntr_red:cntr_b|                                                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|cntr_red:cntr_b                                                                                                                                                                                                                                                                                                                                                                        ; cntr_red                                                 ; work         ;
;             |dffpipe_3dc:rdaclr|                                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_3dc                                              ; work         ;
;             |dffpipe_3dc:wraclr|                                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_3dc                                              ; work         ;
;             |dffpipe_fd9:rs_brp|                                                                                                        ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_fd9:rs_brp                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_fd9                                              ; work         ;
;             |dffpipe_fd9:rs_bwp|                                                                                                        ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_fd9:rs_bwp                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_fd9                                              ; work         ;
;    |fifo256x64to32:u_URd2HFf|                                                                                                           ; 138 (0)     ; 113 (0)                   ; 0 (0)         ; 6144        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 32 (0)            ; 81 (0)           ; 0          ; |Question2|fifo256x64to32:u_URd2HFf                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fifo256x64to32                                           ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 138 (0)     ; 113 (0)                   ; 0 (0)         ; 6144        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 32 (0)            ; 81 (0)           ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                                                                                                                                   ; dcfifo_mixed_widths                                      ; work         ;
;          |dcfifo_o9k1:auto_generated|                                                                                                   ; 138 (39)    ; 113 (25)                  ; 0 (0)         ; 6144        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (8)       ; 32 (9)            ; 81 (15)          ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo_o9k1                                              ; work         ;
;             |a_gray2bin_jra:rdptr_g_gray2bin|                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                        ; a_gray2bin_jra                                           ; work         ;
;             |a_gray2bin_jra:rs_dgwp_gray2bin|                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                                        ; a_gray2bin_jra                                           ; work         ;
;             |a_gray2bin_jra:wrptr_g_gray2bin|                                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                        ; a_gray2bin_jra                                           ; work         ;
;             |a_gray2bin_jra:ws_dgrp_gray2bin|                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                        ; a_gray2bin_jra                                           ; work         ;
;             |a_graycounter_eub:wrptr_g1p|                                                                                               ; 18 (18)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_graycounter_eub:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                            ; a_graycounter_eub                                        ; work         ;
;             |a_graycounter_hg6:rdptr_g1p|                                                                                               ; 19 (19)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_graycounter_hg6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                            ; a_graycounter_hg6                                        ; work         ;
;             |alt_synch_pipe_1ol:rs_dgwp|                                                                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 8 (0)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_1ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                             ; alt_synch_pipe_1ol                                       ; work         ;
;                |dffpipe_jd9:dffpipe12|                                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12                                                                                                                                                                                                                                                                                                                                       ; dffpipe_jd9                                              ; work         ;
;             |alt_synch_pipe_2ol:ws_dgrp|                                                                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 5 (0)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_2ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                             ; alt_synch_pipe_2ol                                       ; work         ;
;                |dffpipe_kd9:dffpipe15|                                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 5 (5)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15                                                                                                                                                                                                                                                                                                                                       ; dffpipe_kd9                                              ; work         ;
;             |altsyncram_ju21:fifo_ram|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_ju21                                          ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|                                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|cmpr_4h5:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                               ; cmpr_4h5                                                 ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|                                                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|cmpr_4h5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                ; cmpr_4h5                                                 ; work         ;
;             |cntr_red:cntr_b|                                                                                                           ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|cntr_red:cntr_b                                                                                                                                                                                                                                                                                                                                                                        ; cntr_red                                                 ; work         ;
;             |dffpipe_3dc:rdaclr|                                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_3dc                                              ; work         ;
;             |dffpipe_3dc:wraclr|                                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_3dc                                              ; work         ;
;             |dffpipe_fd9:rs_bwp|                                                                                                        ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_fd9:rs_bwp                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_fd9                                              ; work         ;
;             |dffpipe_fd9:ws_brp|                                                                                                        ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_fd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_fd9                                              ; work         ;
;             |dffpipe_fd9:ws_bwp|                                                                                                        ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_fd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_fd9                                              ; work         ;
;             |dffpipe_hd9:rs_brp|                                                                                                        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_hd9:rs_brp                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_hd9                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                ;
+---------------------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name                      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------------------+----------+---------------+---------------+-----------------------+----------+----------+
; DDR3_A[0]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[1]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[2]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[3]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[4]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[5]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[6]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[7]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[8]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[9]                 ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[10]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[11]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[12]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[13]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_A[14]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_BA[0]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_BA[1]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_BA[2]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_CAS_n[0]             ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_CKE[0]               ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_CS_n[0]              ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_DM[0]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_DM[1]                ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_ODT[0]               ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_RAS_n[0]             ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_RESET_n              ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_WE_n[0]              ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; HDMI_I2C_SCL              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_CLK               ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[0]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[1]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[2]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[3]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[4]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[5]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[6]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[7]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[8]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[9]              ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[10]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[11]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[12]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[13]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[14]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[15]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[16]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[17]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[18]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[19]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[20]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[21]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[22]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_D[23]             ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_DE                ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_HS                ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HDMI_TX_VS                ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; RESERVED[0]               ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; RESERVED[1]               ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; Button                    ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LED[0]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]                    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DDR3_CK_n[0]              ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_CK_p[0]              ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; --       ;
; DDR3_DQ[0]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[1]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[2]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[3]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[4]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[5]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[6]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[7]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[8]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[9]                ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[10]               ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[11]               ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[12]               ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[13]               ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[14]               ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQ[15]               ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQS_n[0]             ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQS_n[1]             ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQS_p[0]             ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; DDR3_DQS_p[1]             ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; HDMI_I2C_SDA              ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; DDR3_CLK_50               ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; Clk50                     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; RstB                      ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; HDMI_TX_INT               ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; RxSerData                 ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; DipSwitch[1]              ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; DipSwitch[0]              ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; termination_blk0~_rup_pad ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; termination_blk0~_rdn_pad ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+---------------------------+----------+---------------+---------------+-----------------------+----------+----------+


+-------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                        ;
+-------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------+-------------------+---------+
; RESERVED[0]                                                             ;                   ;         ;
; RESERVED[1]                                                             ;                   ;         ;
; Button                                                                  ;                   ;         ;
; DDR3_CK_n[0]                                                            ;                   ;         ;
; DDR3_CK_p[0]                                                            ;                   ;         ;
; DDR3_DQ[0]                                                              ;                   ;         ;
; DDR3_DQ[1]                                                              ;                   ;         ;
; DDR3_DQ[2]                                                              ;                   ;         ;
; DDR3_DQ[3]                                                              ;                   ;         ;
; DDR3_DQ[4]                                                              ;                   ;         ;
; DDR3_DQ[5]                                                              ;                   ;         ;
; DDR3_DQ[6]                                                              ;                   ;         ;
; DDR3_DQ[7]                                                              ;                   ;         ;
; DDR3_DQ[8]                                                              ;                   ;         ;
; DDR3_DQ[9]                                                              ;                   ;         ;
; DDR3_DQ[10]                                                             ;                   ;         ;
; DDR3_DQ[11]                                                             ;                   ;         ;
; DDR3_DQ[12]                                                             ;                   ;         ;
; DDR3_DQ[13]                                                             ;                   ;         ;
; DDR3_DQ[14]                                                             ;                   ;         ;
; DDR3_DQ[15]                                                             ;                   ;         ;
; DDR3_DQS_n[0]                                                           ;                   ;         ;
; DDR3_DQS_n[1]                                                           ;                   ;         ;
; DDR3_DQS_p[0]                                                           ;                   ;         ;
; DDR3_DQS_p[1]                                                           ;                   ;         ;
; HDMI_I2C_SDA                                                            ;                   ;         ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rI2CSDAin ; 0                 ; 6       ;
; DDR3_CLK_50                                                             ;                   ;         ;
; Clk50                                                                   ;                   ;         ;
; RstB                                                                    ;                   ;         ;
;      - rRstBUser~feeder                                                 ; 0                 ; 6       ;
; HDMI_TX_INT                                                             ;                   ;         ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rState~11                    ; 0                 ; 6       ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|Add0~2                       ; 0                 ; 6       ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|Add0~9                       ; 0                 ; 6       ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|Add0~12                      ; 0                 ; 6       ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|Add0~13                      ; 0                 ; 6       ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|Add0~14                      ; 0                 ; 6       ;
;      - HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|Selector3~3                  ; 0                 ; 6       ;
; RxSerData                                                               ;                   ;         ;
;      - RxSerial:u_RxSerial|rSerDataIn~feeder                            ; 0                 ; 6       ;
; DipSwitch[1]                                                            ;                   ;         ;
;      - rDipSw[1]                                                        ; 0                 ; 6       ;
; DipSwitch[0]                                                            ;                   ;         ;
;      - rDipSw[0]                                                        ; 0                 ; 6       ;
; termination_blk0~_rup_pad                                               ;                   ;         ;
; termination_blk0~_rdn_pad                                               ;                   ;         ;
+-------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                   ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; BitMapPatt:u_BitMapPatt|rBmFfWrData~1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y23_N30         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; BitMapPatt:u_BitMapPatt|rHeaderCnt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y22_N22         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; BitMapPatt:u_BitMapPatt|rPixCnt~59                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y26_N26         ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Clk50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_M8                     ; 4       ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Clk50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_M8                     ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; DDR3_CK_p[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_D18                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; DDR3_CLK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_N15                    ; 2       ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; DDR3_CLK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_N15                    ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rI2CSDAOe[3]                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X41_Y36_N5              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rI2CStartAddr~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y38_N18         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rState~13                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y36_N22         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rRomAddrCnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X40_Y38_N23             ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                       ; PLL_3                      ; 93      ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                                                                                       ; PLL_3                      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rPLLRstBCnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X43_Y1_N31              ; 2       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rSysRstB                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X46_Y44_N13             ; 32      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rVSyncCnt~1                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X47_Y48_N0          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|MtDdrRd:u_MtDdrRd|rRdBurstCnt~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y34_N4          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|MtDdrRd:u_MtDdrRd|u_rMtRead~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X38_Y34_N0          ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|MtDdrWr:u_MtDdrWr|rMtState.stWtBurstCal                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X32_Y27_N29             ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|MtDdrWr:u_MtDdrWr|rWrBurstCnt~7                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y27_N8          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y28_N20         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X34_Y28_N0          ; 5       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y34_N6          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y40_N0          ; 3       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|always0~2                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X41_Y34_N18         ; 6       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                       ; FF_X44_Y1_N1               ; 1054    ; Async. clear                                        ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                           ; FF_X44_Y53_N11             ; 181     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|afi_mux_ddr3_ddrx:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X69_Y25_N30         ; 13      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; FF_X61_Y22_N31             ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; FF_X60_Y22_N3              ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; FF_X61_Y21_N25             ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; FF_X60_Y22_N31             ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                                                        ; FF_X61_Y22_N25             ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                        ; FF_X60_Y22_N15             ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                        ; FF_X61_Y21_N27             ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                        ; FF_X61_Y22_N3              ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr~3                                                                                                                                                                     ; LCCOMB_X55_Y26_N12         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_chip_addr_reach_max~3                                                                                                                                                           ; LCCOMB_X58_Y28_N0          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr~30                                                                                                                                                                     ; LCCOMB_X51_Y25_N0          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size~4                                                                                                                                                                          ; LCCOMB_X55_Y27_N18         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~1                                                                                                                                                                              ; LCCOMB_X58_Y28_N12         ; 49      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; FF_X56_Y28_N9              ; 38      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~2                                                                                                                                                                    ; LCCOMB_X58_Y28_N18         ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~1                                                                                                                                                            ; LCCOMB_X61_Y24_N20         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_trrd_cnt~1                                                                                                                                                                ; LCCOMB_X62_Y22_N0          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always132~0                                                                                                                                                                   ; LCCOMB_X61_Y24_N16         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always145~0                                                                                                                                                                   ; LCCOMB_X64_Y26_N8          ; 23      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|less_than_3_rd_to_rd                                                                                                                                                          ; FF_X62_Y27_N21             ; 55      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_diff_chip~0                                                                                                                              ; LCCOMB_X64_Y23_N8          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_diff_chip~0                                                                                                                             ; LCCOMB_X64_Y23_N28         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|read_cnt_diff_chip~0                                                                                                                                                          ; LCCOMB_X65_Y24_N16         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|read_cnt_this_chip~10                                                                                                                                                         ; LCCOMB_X64_Y22_N14         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|write_cnt_diff_chip~0                                                                                                                                                         ; LCCOMB_X67_Y23_N0          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|write_cnt_this_chip~10                                                                                                                                                        ; LCCOMB_X63_Y23_N4          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~1                                                                                                   ; LCCOMB_X64_Y28_N22         ; 19      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|_~7                ; LCCOMB_X65_Y28_N0          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|_~8                ; LCCOMB_X69_Y30_N12         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|pulse_ram_output~2 ; LCCOMB_X69_Y30_N0          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LCCOMB_X75_Y28_N0          ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|_~11                                              ; LCCOMB_X75_Y28_N18         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|_~9                                               ; LCCOMB_X75_Y29_N30         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|pulse_ram_output~2                                ; LCCOMB_X75_Y29_N28         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~61                                                                                              ; LCCOMB_X66_Y27_N26         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector~16                                                                                              ; LCCOMB_X65_Y30_N30         ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~12                                                                                                   ; LCCOMB_X66_Y27_N24         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~15                                                                                                   ; LCCOMB_X65_Y30_N28         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~18                                                                                                   ; LCCOMB_X65_Y27_N10         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~21                                                                                                   ; LCCOMB_X65_Y30_N2          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~24                                                                                                   ; LCCOMB_X64_Y27_N4          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~27                                                                                                   ; LCCOMB_X65_Y31_N4          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~3                                                                                                    ; LCCOMB_X65_Y30_N12         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~30                                                                                                   ; LCCOMB_X63_Y27_N30         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~33                                                                                                   ; LCCOMB_X64_Y31_N14         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~36                                                                                                   ; LCCOMB_X62_Y30_N10         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~39                                                                                                   ; LCCOMB_X64_Y30_N4          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~42                                                                                                   ; LCCOMB_X63_Y30_N18         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~6                                                                                                    ; LCCOMB_X66_Y27_N12         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~9                                                                                                    ; LCCOMB_X65_Y30_N16         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~89                                                                                                    ; LCCOMB_X69_Y28_N0          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~59                                                                                                         ; LCCOMB_X66_Y29_N2          ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~60                                                                                                         ; LCCOMB_X70_Y28_N6          ; 2       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~61                                                                                                         ; LCCOMB_X66_Y29_N4          ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~62                                                                                                         ; LCCOMB_X70_Y28_N0          ; 2       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~63                                                                                                         ; LCCOMB_X66_Y29_N30         ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~64                                                                                                         ; LCCOMB_X70_Y28_N28         ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~65                                                                                                         ; LCCOMB_X69_Y29_N22         ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~66                                                                                                         ; LCCOMB_X70_Y28_N8          ; 2       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~67                                                                                                         ; LCCOMB_X66_Y29_N24         ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~68                                                                                                         ; LCCOMB_X67_Y28_N4          ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~69                                                                                                         ; LCCOMB_X67_Y30_N26         ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~70                                                                                                         ; LCCOMB_X67_Y28_N14         ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~71                                                                                                         ; LCCOMB_X67_Y28_N8          ; 2       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~72                                                                                                         ; LCCOMB_X67_Y28_N28         ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list~32                                                                                                           ; LCCOMB_X64_Y29_N10         ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~7                                                                                                                                                              ; LCCOMB_X64_Y28_N16         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                                                          ; LCCOMB_X72_Y29_N2          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~0                                                                                                                                      ; LCCOMB_X62_Y29_N28         ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~1                                                                                                                                      ; LCCOMB_X62_Y29_N2          ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~2                                                                                                                                      ; LCCOMB_X61_Y29_N26         ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~3                                                                                                                                      ; LCCOMB_X61_Y29_N8          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~4                                                                                                                                      ; LCCOMB_X61_Y29_N6          ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~5                                                                                                                                      ; LCCOMB_X61_Y29_N4          ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~6                                                                                                                                      ; LCCOMB_X61_Y29_N18         ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~7                                                                                                                                      ; LCCOMB_X62_Y29_N16         ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|refresh_cnt~3                                                                                                                                                                     ; LCCOMB_X65_Y21_N6          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LCCOMB_X63_Y21_N24         ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~3                                                                                                                                                                                ; LCCOMB_X60_Y19_N4          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~3                                                                                                                                                                                ; LCCOMB_X57_Y20_N6          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~3                                                                                                                                                                                ; LCCOMB_X55_Y19_N10         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~3                                                                                                                                                                                ; LCCOMB_X51_Y20_N10         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]                                                                                                                                                                          ; FF_X59_Y21_N29             ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[1]                                                                                                                                                                          ; FF_X59_Y21_N1              ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[2]                                                                                                                                                                          ; FF_X57_Y21_N5              ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[3]                                                                                                                                                                          ; FF_X58_Y21_N1              ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~20                                                                                                                                                                                ; LCCOMB_X60_Y20_N10         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~32                                                                                                                                                                                ; LCCOMB_X55_Y20_N2          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~42                                                                                                                                                                                ; LCCOMB_X56_Y21_N26         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~52                                                                                                                                                                                ; LCCOMB_X59_Y20_N30         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                                               ; LCCOMB_X57_Y24_N26         ; 66      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LCCOMB_X57_Y24_N18         ; 71      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; LCCOMB_X57_Y24_N6          ; 73      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LCCOMB_X57_Y24_N8          ; 71      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer~18                                                                                                                                                                                ; LCCOMB_X59_Y19_N20         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer~26                                                                                                                                                                                ; LCCOMB_X51_Y19_N24         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer~34                                                                                                                                                                                ; LCCOMB_X56_Y19_N8          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer~42                                                                                                                                                                                ; LCCOMB_X56_Y18_N18         ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|always0~2                                                                                                              ; LCCOMB_X54_Y30_N12         ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~46                                                                        ; LCCOMB_X57_Y29_N0          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                                                             ; LCCOMB_X59_Y27_N4          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                                                             ; LCCOMB_X59_Y27_N24         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                                                             ; LCCOMB_X58_Y29_N18         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                                                             ; LCCOMB_X60_Y27_N14         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                                                              ; LCCOMB_X60_Y28_N16         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                                                              ; LCCOMB_X61_Y28_N16         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; LCCOMB_X60_Y28_N0          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; LCCOMB_X60_Y28_N8          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~6                                                                                              ; LCCOMB_X62_Y28_N8          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~50                                                                                                ; LCCOMB_X61_Y32_N12         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~53                                                                                                ; LCCOMB_X59_Y28_N18         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~56                                                                                                ; LCCOMB_X59_Y31_N20         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~59                                                                                                ; LCCOMB_X61_Y31_N30         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~62                                                                                                ; LCCOMB_X59_Y29_N18         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~65                                                                                                ; LCCOMB_X60_Y29_N0          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~68                                                                                                ; LCCOMB_X61_Y29_N30         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address~71                                                                                                ; LCCOMB_X58_Y29_N2          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                                               ; LCCOMB_X57_Y28_N24         ; 25      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~41                                                                                                                 ; LCCOMB_X57_Y30_N16         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector~8                                                                                                                 ; LCCOMB_X59_Y30_N24         ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~43                                                                                                                       ; LCCOMB_X58_Y26_N2          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y37_N3      ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y37_N5      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y37_N10     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y37_N12     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y37_N17     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y37_N19     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y33_N24     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y33_N26     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y37_N24     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y37_N26     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y33_N17     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y33_N19     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y34_N10     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y34_N12     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y34_N3      ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y34_N5      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|hr_clock                                                                                                                                                                                                                 ; IOCLOCKDIVIDER_X78_Y34_N21 ; 555     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out                                                                                                                                                             ; DDIOOECELL_X78_Y36_N27     ; 2       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X75_Y33_N25             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y33_N11             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y33_N5              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X75_Y33_N29             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y33_N23             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X75_Y33_N7              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y33_N1              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y34_N9              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|fr_os_oe_r                                                                                                                                                                                                                                           ; FF_X77_Y36_N15             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y42_N10     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y42_N12     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y42_N24     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y42_N26     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y42_N17     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y42_N19     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y42_N3      ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y42_N5      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y45_N17     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y45_N19     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y45_N10     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y45_N12     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y45_N3      ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y45_N5      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|fr_clock                                                                                                                                                            ; DDIOINCELL_X78_Y45_N24     ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|oe_out                                                                                                                                                              ; DDIOOECELL_X78_Y45_N26     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|hr_clock                                                                                                                                                                                                                 ; IOCLOCKDIVIDER_X78_Y44_N21 ; 40      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|oe_out                                                                                                                                                             ; DDIOOECELL_X78_Y41_N27     ; 2       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y42_N25             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X77_Y40_N3              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y42_N31             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X77_Y40_N11             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X77_Y40_N15             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y34_N15             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X76_Y34_N11             ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe|dataout_r[0]                                                                                                                                                         ; FF_X77_Y43_N3              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|fr_os_oe_r                                                                                                                                                                                                                                           ; FF_X76_Y34_N1              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~736                                                                                                                                                                                                                        ; LCCOMB_X71_Y41_N26         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~737                                                                                                                                                                                                                        ; LCCOMB_X74_Y37_N2          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~738                                                                                                                                                                                                                        ; LCCOMB_X74_Y37_N28         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~739                                                                                                                                                                                                                        ; LCCOMB_X74_Y37_N0          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~740                                                                                                                                                                                                                        ; LCCOMB_X71_Y41_N30         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~741                                                                                                                                                                                                                        ; LCCOMB_X71_Y41_N8          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~742                                                                                                                                                                                                                        ; LCCOMB_X74_Y37_N18         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~743                                                                                                                                                                                                                        ; LCCOMB_X74_Y37_N10         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk|reset_reg[14]                                                                                                                                                                                                        ; FF_X69_Y24_N7              ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                                                        ; FF_X69_Y24_N1              ; 32      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                                                  ; FF_X70_Y24_N11             ; 1362    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|phy_reset_n                                                                                                                                                                                                                                                                 ; LCCOMB_X67_Y24_N10         ; 31      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|pll_capture0_clk_ddio                                                                                                                                                                                                                                                                                                     ; PHYCLKTREE_X78_Y53_N4      ; 18      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|pll_mem_clk_ddio                                                                                                                                                                                                                                                                                                          ; PHYCLKTREE_X78_Y53_N4      ; 64      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|pll_write_clk_ddio                                                                                                                                                                                                                                                                                                        ; PHYCLKTREE_X78_Y53_N4      ; 34      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|_~0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X44_Y53_N6          ; 3       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0]                                                                                                                                                                                                                                                                                                                  ; PLL_2                      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0]                                                                                                                                                                                                                                                                                                                  ; PLL_2                      ; 112     ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[1]                                                                                                                                                                                                                                                                                                                  ; PLL_2                      ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[2]                                                                                                                                                                                                                                                                                                                  ; PLL_2                      ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3]                                                                                                                                                                                                                                                                                                                  ; PLL_2                      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3]                                                                                                                                                                                                                                                                                                                  ; PLL_2                      ; 1       ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[4]                                                                                                                                                                                                                                                                                                                  ; PLL_2                      ; 3712    ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|phasedone_state                                                                                                                                                                                                                                                                                                         ; FF_X63_Y37_N19             ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|pll1~LOCKED                                                                                                                                                                                                                                                                                                             ; PLL_2                      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|pll_internal_phasestep_reg                                                                                                                                                                                                                                                                                              ; FF_X63_Y53_N17             ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; FF_X65_Y17_N5              ; 319     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; FF_X65_Y17_N5              ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|Equal0~2                                                                                                                                                                                                                                                            ; LCCOMB_X72_Y28_N18         ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; FF_X72_Y28_N11             ; 7       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; LCCOMB_X70_Y24_N4          ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                                                     ; LCCOMB_X72_Y24_N16         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_select[0]                                                                                                                                                                                                                                                     ; LCCOMB_X72_Y24_N2          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|loopback_mode                                                                                                                                                                                                                                                       ; FF_X72_Y28_N21             ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|next_PC~1                                                                                                                                                                                                                                                           ; LCCOMB_X70_Y20_N24         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always0~1                                                                                                                                                                                                                          ; LCCOMB_X74_Y22_N10         ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always1~0                                                                                                                                                                                                                          ; LCCOMB_X74_Y22_N0          ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always2~0                                                                                                                                                                                                                          ; LCCOMB_X74_Y22_N30         ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always3~0                                                                                                                                                                                                                          ; LCCOMB_X74_Y22_N18         ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][0]~2                                                                                                                                                                                                              ; LCCOMB_X74_Y22_N16         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][0]~1                                                                                                                                                                                                              ; LCCOMB_X74_Y22_N20         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][0]~0                                                                                                                                                                                                              ; LCCOMB_X74_Y22_N26         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][0]~3                                                                                                                                                                                                              ; LCCOMB_X74_Y22_N4          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_m10_ac_ROM:ac_ROM_i|rdaddress_r[5]                                                                                                                                                                                                                       ; FF_X70_Y25_N1              ; 30      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_m10_inst_ROM:inst_ROM_i|q[18]                                                                                                                                                                                                                            ; FF_X69_Y21_N5              ; 6       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; LCCOMB_X72_Y28_N20         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; LCCOMB_X72_Y28_N14         ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd~7                                                                                                                                                                                                             ; LCCOMB_X72_Y27_N4          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; LCCOMB_X70_Y24_N16         ; 254     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                                                  ; LCCOMB_X62_Y35_N8          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; LCCOMB_X69_Y33_N22         ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Decoder2~2                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X76_Y15_N18         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Decoder5~1                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X75_Y19_N18         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Mux109~2                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X74_Y17_N18         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Mux118~4                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X74_Y19_N0          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Mux66~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X67_Y18_N30         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Mux72~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X69_Y18_N8          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Mux88~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X74_Y15_N30         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Mux96~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X74_Y15_N6          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector10~0                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X66_Y15_N0          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector18~0                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X66_Y16_N0          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector26~2                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X64_Y14_N18         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector2~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X65_Y11_N26         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector34~2                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X66_Y15_N24         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector42~1                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X65_Y13_N20         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector51~1                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X69_Y11_N24         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector54~6                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X70_Y12_N4          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector62~1                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X71_Y13_N16         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|Selector74~3                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X71_Y19_N4          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|always4~1                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X74_Y19_N8          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_state[4]                                                                                                                                                                                                                                                                                                                                 ; FF_X67_Y18_N15             ; 25      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_write_task_rw~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X70_Y18_N2          ; 30      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_state[1]                                                                                                                                                                                                                                                                                                                                        ; FF_X74_Y19_N23             ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_state[2]                                                                                                                                                                                                                                                                                                                                        ; FF_X72_Y19_N7              ; 24      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[4]                                                                                                                                                                                                                                                                                                                                       ; FF_X67_Y11_N21             ; 136     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[5]                                                                                                                                                                                                                                                                                                                                       ; FF_X66_Y11_N13             ; 148     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_state[4]                                                                                                                                                                                                                                                                                                                                     ; FF_X76_Y15_N3              ; 24      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~2                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X66_Y18_N8          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success                                                                                                                                                                                                                                                                                                                  ; FF_X69_Y25_N15             ; 39      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X66_Y18_N14         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                      ; FF_X69_Y25_N23             ; 123     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_hr[0]                                                                                                                                                                                                                                                                                                   ; FF_X66_Y18_N25             ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                    ; FF_X69_Y19_N29             ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][15]~1                                                                                                                                                                                                                                                                                                               ; LCCOMB_X67_Y19_N4          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][15]~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X67_Y19_N28         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.READ                                                                                                                                                                                                                                                                                                                       ; FF_X67_Y17_N9              ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.WRITE                                                                                                                                                                                                                                                                                                                      ; FF_X67_Y17_N23             ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X45_Y33_N22         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y32_N4          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y32_N28         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y32_N0          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y33_N4          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y33_N16         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y33_N12         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y33_N6          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y33_N6          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y33_N24         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y33_N30         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X44_Y33_N0          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y33_N22         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X52_Y33_N6          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X52_Y33_N16         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y32_N28         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y34_N6          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y34_N14         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y36_N4          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y36_N22         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y36_N30         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y35_N2          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X44_Y35_N2          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y35_N18         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y35_N12         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y35_N28         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y35_N18         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X45_Y34_N26         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X45_Y34_N20         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y34_N8          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y34_N4          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y32_N20         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y32_N8          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X46_Y28_N0          ; 110     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                                                                              ; FF_X44_Y28_N27             ; 228     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y27_N30         ; 104     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                                                                            ; FF_X39_Y27_N5              ; 216     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                                                                                ; FF_X40_Y32_N7              ; 78      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y29_N22         ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                      ; LCCOMB_X41_Y28_N10         ; 80      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                       ; LCCOMB_X44_Y28_N8          ; 88      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator|always4~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X35_Y28_N16         ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator|address_register~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y32_N0          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_controller_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~7                                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y33_N14         ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_controller_avl_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                                                                  ; LCCOMB_X45_Y33_N0          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_controller_avl_agent|comb~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X45_Y33_N16         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y28_N8          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X40_Y30_N10         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MtDdr:u_MtDdr|rMemRstB[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X67_Y24_N31             ; 7       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; PLL_1                      ; 528     ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                                                                                                                                      ; PLL_1                      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; RxSerial:u_RxSerial|rDataCnt~2                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y22_N8          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RxSerial:u_RxSerial|rRxFfWrData~1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y22_N22         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; UserRdDdr:u_UserRdDdr|rMtDdrRdAddr~1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X38_Y34_N28         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; UserRdDdr:u_UserRdDdr|rMtDdrRdReq                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X38_Y34_N31             ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; UserWrDdr:u_UserWrDdr|rMtDdrWrReq                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X31_Y30_N7              ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; UserWrDdr:u_UserWrDdr|rRowReqCnt~4                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X31_Y30_N4          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|_~0                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y23_N10         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                                                                                                                                     ; FF_X34_Y23_N19             ; 53      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                                                                                                                                                                                                                                     ; FF_X32_Y21_N23             ; 48      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y23_N18         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X32_Y23_N0          ; 12      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|_~1                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X50_Y45_N18         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                                                                                                                                     ; FF_X49_Y45_N21             ; 56      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                                                                                                                                                                                                                                     ; FF_X51_Y45_N9              ; 61      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X50_Y44_N0          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X52_Y44_N10         ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; rPLL50RstBCnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X1_Y38_N15              ; 2       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; rSysRstB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X31_Y31_N17             ; 66      ; Async. clear                                        ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; rSysRstB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X31_Y31_N17             ; 185     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk50                                                                                                                                                                                                                               ; PIN_M8             ; 4       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; DDR3_CLK_50                                                                                                                                                                                                                         ; PIN_N15            ; 2       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|wire_pll1_clk[0]                                                                                                   ; PLL_3              ; 93      ; 18                                   ; Global Clock         ; GCLK13           ; --                        ;
; HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rPLLRstBCnt[3]                                                                                                                                                                              ; FF_X43_Y1_N31      ; 2       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                   ; FF_X44_Y1_N1       ; 1054    ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; FF_X44_Y53_N11     ; 181     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|_~0                                                                 ; LCCOMB_X44_Y53_N6  ; 3       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0]                                                              ; PLL_2              ; 112     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3]                                                              ; PLL_2              ; 1       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[4]                                                              ; PLL_2              ; 3712    ; 39                                   ; Global Clock         ; GCLK9            ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                  ; FF_X65_Y17_N5      ; 319     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n ; LCCOMB_X70_Y24_N16 ; 254     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; MtDdr:u_MtDdr|rMemRstB[1]                                                                                                                                                                                                           ; FF_X67_Y24_N31     ; 7       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                  ; PLL_1              ; 528     ; 47                                   ; Global Clock         ; GCLK18           ; --                        ;
; rPLL50RstBCnt[3]                                                                                                                                                                                                                    ; FF_X1_Y38_N15      ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; rSysRstB                                                                                                                                                                                                                            ; FF_X31_Y31_N17     ; 66      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15] ; 1362    ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|hr_clock                ; 555     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_m7c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 96           ; 4            ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 384  ; 4                           ; 96                          ; 4                           ; 96                          ; 384                 ; 3    ; None ; M9K_X33_Y27_N0, M9K_X33_Y26_N0, M9K_X33_Y29_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_27c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 1    ; None ; M9K_X33_Y33_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_oac1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 48           ; 32           ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 1536 ; 32                          ; 48                          ; 32                          ; 48                          ; 1536                ; 2    ; None ; M9K_X53_Y40_N0, M9K_X53_Y41_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 65           ; 128          ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 8320 ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None ; M9K_X73_Y36_N0, M9K_X73_Y37_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|altsyncram_tkg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1    ; None ; M9K_X73_Y30_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|altsyncram_dlg1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 46           ; 16           ; 46           ; yes                    ; no                      ; yes                    ; yes                     ; 736  ; 16                          ; 7                           ; 16                          ; 7                           ; 112                 ; 1    ; None ; M9K_X73_Y29_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 2    ; None ; M9K_X53_Y32_N0, M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 128  ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1    ; None ; M9K_X73_Y28_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 288  ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 1    ; None ; M9K_X73_Y27_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 128          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 256                         ; 32                          ; 128                         ; 64                          ; 8192                ; 2    ; None ; M9K_X33_Y23_N0, M9K_X33_Y22_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 64           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 128                         ; 48                          ; 256                         ; 24                          ; 6144                ; 2    ; None ; M9K_X53_Y44_N0, M9K_X53_Y45_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 10,522 / 148,641 ( 7 % ) ;
; C16 interconnects     ; 56 / 5,382 ( 1 % )       ;
; C4 interconnects      ; 4,239 / 106,704 ( 4 % )  ;
; Direct links          ; 2,244 / 148,641 ( 2 % )  ;
; Global clocks         ; 16 / 20 ( 80 % )         ;
; Local interconnects   ; 4,820 / 49,760 ( 10 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )          ;
; R24 interconnects     ; 94 / 5,406 ( 2 % )       ;
; R4 interconnects      ; 5,477 / 147,764 ( 4 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.33) ; Number of LABs  (Total = 682) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 26                            ;
; 2                                           ; 22                            ;
; 3                                           ; 22                            ;
; 4                                           ; 26                            ;
; 5                                           ; 14                            ;
; 6                                           ; 23                            ;
; 7                                           ; 15                            ;
; 8                                           ; 16                            ;
; 9                                           ; 16                            ;
; 10                                          ; 15                            ;
; 11                                          ; 16                            ;
; 12                                          ; 15                            ;
; 13                                          ; 25                            ;
; 14                                          ; 48                            ;
; 15                                          ; 48                            ;
; 16                                          ; 335                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.20) ; Number of LABs  (Total = 682) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 440                           ;
; 1 Clock                            ; 608                           ;
; 1 Clock enable                     ; 176                           ;
; 1 Sync. clear                      ; 30                            ;
; 1 Sync. load                       ; 71                            ;
; 2 Async. clears                    ; 33                            ;
; 2 Clock enables                    ; 102                           ;
; 2 Clocks                           ; 42                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.56) ; Number of LABs  (Total = 682) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 22                            ;
; 3                                            ; 4                             ;
; 4                                            ; 19                            ;
; 5                                            ; 5                             ;
; 6                                            ; 21                            ;
; 7                                            ; 5                             ;
; 8                                            ; 21                            ;
; 9                                            ; 7                             ;
; 10                                           ; 18                            ;
; 11                                           ; 4                             ;
; 12                                           ; 17                            ;
; 13                                           ; 7                             ;
; 14                                           ; 16                            ;
; 15                                           ; 13                            ;
; 16                                           ; 25                            ;
; 17                                           ; 31                            ;
; 18                                           ; 26                            ;
; 19                                           ; 28                            ;
; 20                                           ; 26                            ;
; 21                                           ; 40                            ;
; 22                                           ; 44                            ;
; 23                                           ; 36                            ;
; 24                                           ; 24                            ;
; 25                                           ; 25                            ;
; 26                                           ; 30                            ;
; 27                                           ; 23                            ;
; 28                                           ; 27                            ;
; 29                                           ; 14                            ;
; 30                                           ; 27                            ;
; 31                                           ; 21                            ;
; 32                                           ; 48                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.24) ; Number of LABs  (Total = 682) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 4                             ;
; 1                                               ; 43                            ;
; 2                                               ; 56                            ;
; 3                                               ; 48                            ;
; 4                                               ; 60                            ;
; 5                                               ; 51                            ;
; 6                                               ; 46                            ;
; 7                                               ; 58                            ;
; 8                                               ; 75                            ;
; 9                                               ; 48                            ;
; 10                                              ; 39                            ;
; 11                                              ; 43                            ;
; 12                                              ; 40                            ;
; 13                                              ; 17                            ;
; 14                                              ; 13                            ;
; 15                                              ; 10                            ;
; 16                                              ; 19                            ;
; 17                                              ; 3                             ;
; 18                                              ; 3                             ;
; 19                                              ; 3                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.26) ; Number of LABs  (Total = 682) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 21                            ;
; 3                                            ; 16                            ;
; 4                                            ; 29                            ;
; 5                                            ; 21                            ;
; 6                                            ; 25                            ;
; 7                                            ; 22                            ;
; 8                                            ; 35                            ;
; 9                                            ; 21                            ;
; 10                                           ; 27                            ;
; 11                                           ; 29                            ;
; 12                                           ; 40                            ;
; 13                                           ; 35                            ;
; 14                                           ; 29                            ;
; 15                                           ; 37                            ;
; 16                                           ; 40                            ;
; 17                                           ; 27                            ;
; 18                                           ; 36                            ;
; 19                                           ; 18                            ;
; 20                                           ; 26                            ;
; 21                                           ; 17                            ;
; 22                                           ; 21                            ;
; 23                                           ; 18                            ;
; 24                                           ; 23                            ;
; 25                                           ; 10                            ;
; 26                                           ; 16                            ;
; 27                                           ; 9                             ;
; 28                                           ; 2                             ;
; 29                                           ; 7                             ;
; 30                                           ; 6                             ;
; 31                                           ; 1                             ;
; 32                                           ; 5                             ;
; 33                                           ; 1                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
; 36                                           ; 2                             ;
; 37                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules                 ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass                ; 0            ; 95           ; 95           ; 0            ; 22           ; 99        ; 95           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 87           ; 0            ; 0            ; 0            ; 4            ; 87           ; 0            ; 4            ; 0            ; 0            ; 87           ; 0            ; 99        ; 99        ; 99        ; 45           ; 87           ;
; Total Unchecked           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable        ; 99           ; 4            ; 4            ; 99           ; 77           ; 0         ; 4            ; 99           ; 99           ; 99           ; 99           ; 99           ; 99           ; 12           ; 99           ; 99           ; 99           ; 95           ; 12           ; 99           ; 95           ; 99           ; 99           ; 12           ; 99           ; 0         ; 0         ; 0         ; 54           ; 12           ;
; Total Fail                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; DDR3_A[0]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[1]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[2]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[3]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[4]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[5]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[6]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[7]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[8]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[9]                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[10]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[11]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[12]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[13]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_A[14]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_BA[0]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_BA[1]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_BA[2]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_CAS_n[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_CKE[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_CS_n[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DM[0]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DM[1]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_ODT[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_RAS_n[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_RESET_n              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_WE_n[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; HDMI_I2C_SCL              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_CLK               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[4]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[5]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[6]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[7]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[8]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[9]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[10]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[11]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[12]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[13]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[14]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[15]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[16]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[17]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[18]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[19]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[20]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[21]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[22]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_D[23]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_DE                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_HS                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_TX_VS                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; RESERVED[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; Button                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; LED[1]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; LED[2]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; LED[3]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; LED[4]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; LED[5]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; LED[6]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; LED[7]                    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_CK_n[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_CK_p[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_DQ[0]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[1]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[2]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[3]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[4]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[5]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[6]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[7]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[8]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[9]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[10]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[11]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[12]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[13]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[14]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQ[15]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass         ;
; DDR3_DQS_n[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_DQS_n[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_DQS_p[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_DQS_p[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; HDMI_I2C_SDA              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Pass         ;
; DDR3_CLK_50               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; Clk50                     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RstB                      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxSerData                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DipSwitch[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DipSwitch[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; termination_blk0~_rup_pad ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; termination_blk0~_rdn_pad ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; Off                    ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                            ; Destination Clock(s)                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk ; u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1                                    ; 27.9              ;
; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk ; u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0                                    ; 26.1              ;
; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk ; 17.1              ;
; u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1                                    ; u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0                                    ; 15.3              ;
; I/O                                                                                        ; u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk ; 3.0               ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[9]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[25]                  ; 1.219             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[9]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[9]                   ; 1.219             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[4]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[4]                   ; 1.066             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[12]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[12]                  ; 1.066             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[12]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[28]                  ; 1.066             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[4]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[20]                  ; 1.066             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[0]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[0]                   ; 0.962             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[8]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[8]                   ; 0.962             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[8]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[24]                  ; 0.962             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[0]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[16]                  ; 0.962             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[5]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[21]                  ; 0.959             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[5]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[5]                   ; 0.959             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[13]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[29]                  ; 0.959             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[13]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[13]                  ; 0.959             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[4]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[4]                   ; 0.938             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[12]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[12]                  ; 0.938             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[12]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[28]                  ; 0.938             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[4]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[20]                  ; 0.938             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[3]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[19]                  ; 0.926             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[3]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[3]                   ; 0.926             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[11]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[27]                  ; 0.926             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[11]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[11]                  ; 0.926             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[2]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[2]                   ; 0.878             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[10]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[10]                  ; 0.878             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[10]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[26]                  ; 0.878             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[2]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[18]                  ; 0.878             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[6]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[6]                   ; 0.869             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[14]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[14]                  ; 0.869             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[14]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[30]                  ; 0.869             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[6]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[22]                  ; 0.869             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[1]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[17]                  ; 0.864             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[1]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[1]                   ; 0.864             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[7]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[23]                  ; 0.860             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[7]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[7]                   ; 0.860             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[15]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[31]                  ; 0.860             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[15]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[15]                  ; 0.860             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[2]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[2]                   ; 0.856             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[10]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[26]                  ; 0.856             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[2]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[18]                  ; 0.856             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[6]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[6]                   ; 0.853             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[14]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[30]                  ; 0.853             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[6]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[22]                  ; 0.853             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[0]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[0]                   ; 0.847             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[8]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[24]                  ; 0.847             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[0]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[16]                  ; 0.847             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[7]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[23]                  ; 0.772             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[7]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[7]                   ; 0.772             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[15]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[15]                  ; 0.772             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[1]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[17]                  ; 0.697             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[1]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[1]                   ; 0.697             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[9]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[25]                  ; 0.697             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[9]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[9]                   ; 0.697             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[12]             ; 0.685             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[4]              ; 0.685             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[5]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[21]                  ; 0.684             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[13]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[29]                  ; 0.684             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[13]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[13]                  ; 0.684             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[5]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[5]                   ; 0.682             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[10]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[10]                  ; 0.657             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r1[8]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[8]                   ; 0.645             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[7]              ; 0.630             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[15]             ; 0.630             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[14]             ; 0.621             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[6]              ; 0.621             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[8]              ; 0.620             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[0]              ; 0.620             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[2]              ; 0.613             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[10]             ; 0.611             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[14]             ; 0.600             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[6]              ; 0.600             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[3]                                                                              ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[19]                  ; 0.588             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[3]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[3]                   ; 0.588             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[11]                                                                             ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[27]                  ; 0.588             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[11]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[11]                  ; 0.588             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[3]              ; 0.552             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[11]             ; 0.552             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[0]              ; 0.548             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[5]              ; 0.544             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r1[14]                                                                            ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|rdata_hr[14]                  ; 0.534             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[11]             ; 0.529             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[7]              ; 0.520             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[8]              ; 0.517             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[13]             ; 0.517             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[27]                                                                                  ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~443 ; 0.501             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[11]                                                                                  ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~427 ; 0.501             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[3]              ; 0.498             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[15]             ; 0.485             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[10]                                                                                  ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~362 ; 0.477             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[9]              ; 0.469             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[12]             ; 0.466             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[4]              ; 0.466             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[9]              ; 0.463             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[5]              ; 0.459             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[13]             ; 0.457             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[1]                                                                                   ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~353 ; 0.452             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[1] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[10]             ; 0.439             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[0] ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddio_phy_dq_r[2]              ; 0.415             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[12]                                                                                  ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~428 ; 0.411             ;
; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|rdata_hr[28]                                                                                  ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo|fifo~444 ; 0.411             ;
; DDR3_CLK_50                                                                                                                                                                                                                                                                                                                      ; MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddio_phy_dq_r[11]             ; 0.362             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "Question2"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|pll1" as MAX 10 PLL type File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 51
    Info (15099): Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|wire_pll1_clk[0] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 51
Info (15535): Implemented PLL "MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|pll1" as MAX 10 PLL type File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 6, clock division of 1, and phase shift of 270 degrees (2500 ps) for MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[1] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[2] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 6, clock division of 1, and phase shift of 270 degrees (2500 ps) for MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[4] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 43
Info (15535): Implemented PLL "PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL50_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL50_altpll.v Line: 51
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M16DAF484I6G is compatible
    Info (176445): Device 10M25DAF484I6G is compatible
    Info (176445): Device 10M50DAF484I6G is compatible
    Info (176445): Device 10M40DAF484I6G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (174000): Created termination control block termination_blk0
Info (174002): The VCCIO requirement of I/O bank 5 is set to 1.5V for OCT control block termination_blk0
Info (15535): Implemented PLL "PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL50_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL50_altpll.v Line: 51
Info (15535): Implemented PLL "HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|pll1" as MAX 10 PLL type File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 51
    Info (15099): Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|wire_pll1_clk[0] port File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 51
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_t0j3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity dcfifo_o9k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_q9k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a* 
Info (332104): Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../sdc/Question2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_PLL50|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_PLL50|altpll_component|auto_generated|pll1|clk[0]} {u_PLL50|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name {u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]} {u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Question2.sdc(29): HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rSysError[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc Line: 29
Warning (332049): Ignored set_false_path at Question2.sdc(29): Argument <to> is not an object ID File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc Line: 29
    Info (332050): set_false_path -from * -to {HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rSysError[0]} File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc Line: 29
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk (Rise) to DDR3_CK_p[0] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk (Rise) to DDR3_CK_p[0] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk (Fall) to DDR3_CK_p[0] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk (Fall) to DDR3_CK_p[0] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 19 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        Clk50
    Info (332111):    3.333 DDR3_CK_n[0]
    Info (332111):    3.333 DDR3_CK_p[0]
    Info (332111):   20.000  DDR3_CLK_50
    Info (332111):    3.333 DDR3_DQS_n[0]_OUT
    Info (332111):    3.333 DDR3_DQS_n[1]_OUT
    Info (332111):    3.333 DDR3_DQS_p[0]_IN
    Info (332111):    3.333 DDR3_DQS_p[0]_OUT
    Info (332111):    3.333 DDR3_DQS_p[1]_IN
    Info (332111):    3.333 DDR3_DQS_p[1]_OUT
    Info (332111):   15.384 u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    6.666 u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0
    Info (332111):    6.666 u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1
    Info (332111):    3.333 u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk
    Info (332111):    3.333 u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk
    Info (332111):    3.333 u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk
    Info (332111):    3.333 u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[3]_tracking_clk
    Info (332111):    6.666 u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk
    Info (332111):   10.000 u_PLL50|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node Clk50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node DDR3_CLK_50~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed)) File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 41
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3) File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0] (placed in counter C0 of PLL_2) File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3] (placed in counter C3 of PLL_2) File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[4] (placed in counter C4 of PLL_2) File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL50_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv Line: 91
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv Line: 143
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|WideOr0~0 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv Line: 95
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv Line: 53
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv Line: 53
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~0 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 393
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~44 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv Line: 143
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~45 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv Line: 143
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~5 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 393
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 328
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC~0 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 157
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC~1 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 157
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC~2 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 157
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC~3 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 157
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC~4 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 157
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC~5 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 157
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC~6 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv Line: 157
Info (176353): Automatically promoted node rSysRstB  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 301
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rI2CSCL File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/I2CCtrl.vhd Line: 311
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rRomAddrCnt[2] File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/HDMIConfig.vhd Line: 242
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rRomAddrCnt[1] File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/HDMIConfig.vhd Line: 242
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rRomAddrCnt[0] File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/HDMIConfig.vhd Line: 242
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rRomAddrCnt[3] File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/HDMIConfig.vhd Line: 242
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rRomAddrCnt[4] File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/HDMIConfig.vhd Line: 242
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rDivEn File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/I2CCtrl.vhd Line: 113
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|rI2CCmdReq File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/HDMIConfig.vhd Line: 119
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rDataCnt[0] File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/I2CCtrl.vhd Line: 238
        Info (176357): Destination node HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1|rDataCnt[1] File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/I2CCtrl.vhd Line: 238
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node MtDdr:u_MtDdr|rMemRstB[1]  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/MtDdr/MtDdr.vhd Line: 256
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|_~0 File: /home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
        Info (176357): Destination node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|phy_reset_n File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v Line: 49
Info (176353): Automatically promoted node MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|_~0  File: /home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rPLLRstBCnt[3]  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/HDMI/VGAGenerator.vhd Line: 209
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rPLL50RstBCnt[3]  File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 369
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 296 registers into blocks of type Block RAM
Warning (15055): PLL "HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 51
    Info (15024): Input port INCLK[0] of node "HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|pll1" is driven by PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0]~clkctrl which is OUTCLK output port of Clock control block type node PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0]~clkctrl File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 51
Warning (15064): PLL "HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated|pll1" output port clk[0] feeds output pin "HDMI_TX_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/PLL_VGA_altpll1.v Line: 51
Warning (15058): PLL "MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[1] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/db/altpll_t0j3.tdf Line: 43
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "HDMI_I2S[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_LRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCLK" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43
Info (170194): Fitter routing operations ending: elapsed time is 00:00:21
Info (11888): Total time spent on timing analysis during the Fitter is 21.96 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin RESERVED[0] uses I/O standard 3.3-V LVTTL at AA20 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 64
    Info (169178): Pin RESERVED[1] uses I/O standard 3.3-V LVTTL at AA19 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 64
    Info (169178): Pin RxSerData uses I/O standard 3.3-V LVTTL at AA17 File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 63
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DDR3_CK_n[0] has a permanently enabled output enable File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 38
    Info (169065): Pin DDR3_CK_p[0] has a permanently enabled output enable File: /home/hextex/Documents/GitHub/DDCamp/Contest_2/hdl/Question2.vhd Line: 39
Info (144001): Generated suppressed messages file /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/output_files/Question2.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 2259 megabytes
    Info: Processing ended: Fri Nov  7 09:44:00 2025
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:03:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/hextex/Documents/GitHub/DDCamp/Contest_2/quartus/output_files/Question2.fit.smsg.


