<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) V-2023.09LR-1, Build 251R, May 14 2024
#install: C:\lscc\radiant\2024.1\synpbase
#OS: Windows 10 or later
#Hostname: LPGL109105

# Wed Oct 23 16:11:08 2024

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@N:Can&apos;t find top module!
Top entity isn&apos;t set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.vhd&apos;.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Wed Oct 23 16:11:09 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 321R, Built Aug 12 2024 03:12:33, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3270:17:3270:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3277:17:3277:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3320:17:3320:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3327:17:3327:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3370:17:3370:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3377:17:3377:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5121:25:5121:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5125:25:5125:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5156:29:5156:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5160:29:5160:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1060:25:1060:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1064:25:1064:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1095:29:1095:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1099:29:1099:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1880:29:1880:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1885:29:1885:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1916:33:1916:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1920:33:1920:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1953:29:1953:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1958:29:1958:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1988:33:1988:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1992:33:1992:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2502:29:2502:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2507:29:2507:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2538:33:2538:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2542:33:2542:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2575:29:2575:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2580:29:2580:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2611:33:2611:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2615:33:2615:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3097:29:3097:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3102:29:3102:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3133:33:3133:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3137:33:3137:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3170:29:3170:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3175:29:3175:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3206:33:3206:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3210:33:3210:44|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1485:25:1485:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1491:25:1491:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:970:25:970:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:976:25:976:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:124:14:124:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:134:14:134:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1131:12:1131:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1166:12:1166:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1283:14:1283:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1289:14:1289:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3794:18:3794:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3796:18:3796:29|Read directive translate_on.
@W: CG104 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5140:73:5140:73|Unsized number in concatenation is 32 bits
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5204:18:5204:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5218:18:5218:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5266:10:5266:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5268:10:5268:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5415:12:5415:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5422:12:5422:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5483:12:5483:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5487:12:5487:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5552:12:5552:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5556:12:5556:23|Read directive translate_on.
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5712:104:5712:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5935:104:5935:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6333:104:6333:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6554:104:6554:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6621:84:6621:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6780:104:6780:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6955:104:6955:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:7341:104:7341:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:7622:104:7622:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:7782:104:7782:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8097:104:8097:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8315:104:8315:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8460:104:8460:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8728:104:8728:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:9701:106:9701:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14950:10:14950:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14964:10:14964:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15262:10:15262:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15282:10:15282:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15342:11:15342:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15346:11:15346:22|Read directive translate_on.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15369:54:15369:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15421:54:15421:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15480:14:15480:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15482:14:15482:25|Read directive translate_on.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15504:46:15504:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15526:10:15526:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15532:10:15532:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15628:14:15628:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15632:14:15632:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15803:12:15803:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15810:12:15810:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15862:18:15862:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15877:18:15877:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16001:14:16001:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16036:14:16036:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16269:9:16269:21|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16281:9:16281:20|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17598:12:17598:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17602:12:17602:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17608:11:17608:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17752:11:17752:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21496:11:21496:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21503:11:21503:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24424:11:24424:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24441:11:24441:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25165:11:25165:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25184:11:25184:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27268:11:27268:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27303:11:27303:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27575:11:27575:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27594:11:27594:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28591:11:28591:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28598:11:28598:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30068:12:30068:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30081:12:30081:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30593:12:30593:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30600:12:30600:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30885:11:30885:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30901:11:30901:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31267:11:31267:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31332:11:31332:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31953:11:31953:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31980:11:31980:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32555:11:32555:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32608:11:32608:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32939:11:32939:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32952:11:32952:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33478:11:33478:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33537:11:33537:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33728:11:33728:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33772:11:33772:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34449:11:34449:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34453:11:34453:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35599:11:35599:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35605:11:35605:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35885:11:35885:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35907:11:35907:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36367:11:36367:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36383:11:36383:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36863:11:36863:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36906:11:36906:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37183:11:37183:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37188:11:37188:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37858:18:37858:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37860:18:37860:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38141:15:38141:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38145:15:38145:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38230:15:38230:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38233:15:38233:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38298:15:38298:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38302:15:38302:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38352:15:38352:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38357:15:38357:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38970:15:38970:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38979:15:38979:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:39154:15:39154:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:39163:15:39163:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:40554:15:40554:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:40560:15:40560:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41348:14:41348:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41364:14:41364:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41599:38:41599:50|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41601:38:41601:49|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41679:11:41679:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41687:11:41687:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:42620:15:42620:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:42626:15:42626:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44022:15:44022:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44030:15:44030:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44487:26:44487:38|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44489:26:44489:37|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44701:15:44701:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44704:15:44704:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45090:15:45090:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45094:15:45094:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45201:11:45201:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45202:11:45202:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45968:11:45968:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:46012:11:46012:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:46939:11:46939:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:46979:11:46979:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47656:15:47656:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47668:15:47668:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47879:19:47879:31|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47882:19:47882:30|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47893:15:47893:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47896:15:47896:26|Read directive translate_on.
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:48466:13:48466:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:48508:13:48508:24|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49075:13:49075:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49097:13:49097:24|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49297:15:49297:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49301:15:49301:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49577:15:49577:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49591:15:49591:26|Read directive translate_on.

Only the first 100 messages of id &apos;CG334&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CG334&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG334} -count unlimited&apos; in the Tcl shell.

Only the first 100 messages of id &apos;CG333&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CG333&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG333} -count unlimited&apos; in the Tcl shell.
@W: CG734 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51940:4:51940:6|translate_off followed by another translate_off
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:61432:14:61432:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:63131:63:63131:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:63932:63:63932:64|Unrecognized synthesis directive dc. Verify the correct directive name.
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 159MB)


Process completed successfully.
# Wed Oct 23 16:11:10 2024

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3270:17:3270:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3277:17:3277:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3320:17:3320:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3327:17:3327:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3370:17:3370:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3377:17:3377:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5121:25:5121:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5125:25:5125:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5156:29:5156:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5160:29:5160:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1060:25:1060:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1064:25:1064:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1095:29:1095:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1099:29:1099:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1880:29:1880:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1885:29:1885:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1916:33:1916:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1920:33:1920:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1953:29:1953:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1958:29:1958:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1988:33:1988:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1992:33:1992:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2502:29:2502:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2507:29:2507:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2538:33:2538:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2542:33:2542:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2575:29:2575:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2580:29:2580:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2611:33:2611:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2615:33:2615:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3097:29:3097:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3102:29:3102:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3133:33:3133:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3137:33:3137:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3170:29:3170:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3175:29:3175:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3206:33:3206:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3210:33:3210:44|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1485:25:1485:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1491:25:1491:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:970:25:970:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:976:25:976:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:124:14:124:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:134:14:134:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1131:12:1131:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1166:12:1166:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1283:14:1283:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1289:14:1289:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3794:18:3794:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3796:18:3796:29|Read directive translate_on.
@W: CG104 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5140:73:5140:73|Unsized number in concatenation is 32 bits
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5204:18:5204:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5218:18:5218:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5266:10:5266:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5268:10:5268:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5415:12:5415:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5422:12:5422:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5483:12:5483:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5487:12:5487:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5552:12:5552:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5556:12:5556:23|Read directive translate_on.
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5712:104:5712:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5935:104:5935:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6333:104:6333:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6554:104:6554:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6621:84:6621:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6780:104:6780:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:6955:104:6955:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:7341:104:7341:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:7622:104:7622:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:7782:104:7782:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8097:104:8097:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8315:104:8315:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8460:104:8460:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:8728:104:8728:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:9701:106:9701:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14950:10:14950:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14964:10:14964:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15262:10:15262:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15282:10:15282:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15342:11:15342:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15346:11:15346:22|Read directive translate_on.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15369:54:15369:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15421:54:15421:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15480:14:15480:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15482:14:15482:25|Read directive translate_on.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15504:46:15504:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15526:10:15526:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15532:10:15532:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15628:14:15628:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15632:14:15632:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15803:12:15803:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15810:12:15810:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15862:18:15862:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15877:18:15877:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16001:14:16001:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16036:14:16036:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16269:9:16269:21|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16281:9:16281:20|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17598:12:17598:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17602:12:17602:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17608:11:17608:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17752:11:17752:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21496:11:21496:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21503:11:21503:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24424:11:24424:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24441:11:24441:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25165:11:25165:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25184:11:25184:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27268:11:27268:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27303:11:27303:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27575:11:27575:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27594:11:27594:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28591:11:28591:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28598:11:28598:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30068:12:30068:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30081:12:30081:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30593:12:30593:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30600:12:30600:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30885:11:30885:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30901:11:30901:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31267:11:31267:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31332:11:31332:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31953:11:31953:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31980:11:31980:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32555:11:32555:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32608:11:32608:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32939:11:32939:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32952:11:32952:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33478:11:33478:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33537:11:33537:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33728:11:33728:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33772:11:33772:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34449:11:34449:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34453:11:34453:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35599:11:35599:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35605:11:35605:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35885:11:35885:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:35907:11:35907:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36367:11:36367:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36383:11:36383:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36863:11:36863:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:36906:11:36906:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37183:11:37183:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37188:11:37188:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37858:18:37858:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37860:18:37860:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38141:15:38141:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38145:15:38145:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38230:15:38230:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38233:15:38233:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38298:15:38298:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38302:15:38302:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38352:15:38352:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38357:15:38357:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38970:15:38970:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:38979:15:38979:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:39154:15:39154:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:39163:15:39163:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:40554:15:40554:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:40560:15:40560:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41348:14:41348:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41364:14:41364:25|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41599:38:41599:50|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41601:38:41601:49|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41679:11:41679:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:41687:11:41687:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:42620:15:42620:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:42626:15:42626:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44022:15:44022:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44030:15:44030:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44487:26:44487:38|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44489:26:44489:37|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44701:15:44701:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:44704:15:44704:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45090:15:45090:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45094:15:45094:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45201:11:45201:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45202:11:45202:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:45968:11:45968:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:46012:11:46012:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:46939:11:46939:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:46979:11:46979:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47656:15:47656:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47668:15:47668:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47879:19:47879:31|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47882:19:47882:30|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47893:15:47893:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:47896:15:47896:26|Read directive translate_on.
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:48466:13:48466:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:48508:13:48508:24|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49075:13:49075:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49097:13:49097:24|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49297:15:49297:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49301:15:49301:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49577:15:49577:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49591:15:49591:26|Read directive translate_on.

Only the first 100 messages of id &apos;CG334&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CG334&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG334} -count unlimited&apos; in the Tcl shell.

Only the first 100 messages of id &apos;CG333&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CG333&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG333} -count unlimited&apos; in the Tcl shell.
@W: CG734 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51940:4:51940:6|translate_off followed by another translate_off
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:61432:14:61432:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:63131:63:63131:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:63932:63:63932:64|Unrecognized synthesis directive dc. Verify the correct directive name.
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:11:8:11:17|Synthesizing module config_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:186:8:186:22|Synthesizing module cva6_config_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:337:8:337:12|Synthesizing module riscv in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1192:8:1192:14|Synthesizing module axi_pkg in library work.
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1665:53:1665:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1666:46:1666:62|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:1626:8:1626:17|Synthesizing module ariane_pkg in library work.
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2630:8:2630:17|Synthesizing module ariane_axi in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3097:8:3097:17|Synthesizing module ariane_soc in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3174:8:3174:9|Synthesizing module dm in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3612:8:3612:21|Synthesizing module ariane_axi_soc in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:3715:8:3715:16|Synthesizing module fpnew_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4220:8:4220:19|Synthesizing module wt_cache_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4558:8:4558:20|Synthesizing module std_cache_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4650:8:4650:14|Synthesizing module acc_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4702:8:4702:16|Synthesizing module cvxif_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4813:8:4813:22|Synthesizing module cvxif_instr_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5196:8:5196:18|Synthesizing module cf_math_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:10032:8:10032:24|Synthesizing module defs_div_sqrt_mvp in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37208:8:37208:26|Synthesizing module hpdcache_params_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:37342:8:37342:19|Synthesizing module hpdcache_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:39859:8:39859:22|Synthesizing module hwpf_stride_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:10145:0:10145:5|Synthesizing module work_C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v_unit in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23359:7:23359:19|Synthesizing module instr_realign in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = instr_realign_1_layer0
@W: CS101 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23403:13:23403:13|Index 1 is out of range for variable valid_o
@W: CG874 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23404:14:23404:14|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG874 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23405:13:23405:13|Index 1 is out of range for variable addr_o -- bypassing assign ...
@W: CS101 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23417:17:23417:17|Index 1 is out of range for variable valid_o
@W: CG874 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23418:18:23418:18|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23376:14:23376:32|No assignment to bit 1 of instr_is_compressed
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23376:14:23376:32|No assignment to bit 2 of instr_is_compressed
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23376:14:23376:32|No assignment to bit 3 of instr_is_compressed
Running optimization stage 1 on instr_realign_1_layer0 .......
Finished optimization stage 1 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14788:7:14788:13|Synthesizing module fifo_v3 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_7
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3_0_32s_4s_2s_4s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
   Generated name = AsyncDpRam_2s_4s_32s
Running optimization stage 1 on AsyncDpRam_2s_4s_32s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_32s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14815:10:14815:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16114:7:16114:12|Synthesizing module unread in library work.
@W: CG146 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16114:7:16114:12|Creating black box for empty module unread

@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29669:7:29669:17|Synthesizing module instr_queue in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = instr_queue_2_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14788:7:14788:13|Synthesizing module fifo_v3__gen0_1 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_gen0
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3__gen0_1_0_32s_4s_2s_4s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000001000101
   Generated name = AsyncDpRam_2s_4s_69s
Running optimization stage 1 on AsyncDpRam_2s_4s_69s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_69s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14815:10:14815:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29698:37:29698:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29699:37:29699:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29700:37:29700:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29701:37:29701:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen0_1_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3__gen0_1_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 1 on instr_queue_2_layer0 .......
Finished optimization stage 1 on instr_queue_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30103:7:30103:14|Synthesizing module frontend in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = frontend_3_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29480:7:29480:9|Synthesizing module ras in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	DEPTH=32&apos;b00000000000000000000000000000010
   Generated name = ras_2_4_layer0
Running optimization stage 1 on ras_2_4_layer0 .......
Finished optimization stage 1 on ras_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 181MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29085:7:29085:9|Synthesizing module btb in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NR_ENTRIES=32&apos;b00000000000000000000000000100000
	OFFSET=32&apos;b00000000000000000000000000000010
	NR_ROWS=32&apos;b00000000000000000000000000100000
	ROW_ADDR_BITS=32&apos;b00000000000000000000000000000000
	ROW_INDEX_BITS=32&apos;b00000000000000000000000000000001
	PREDICTION_BITS=32&apos;b00000000000000000000000000000111
	ANTIALIAS_BITS=32&apos;b00000000000000000000000000001000
	BRAM_WORD_BITS=32&apos;b00000000000000000000000000100001
   Generated name = btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5270:7:5270:15|Synthesizing module SyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000101
	DATA_DEPTH=32&apos;b00000000000000000000000000100000
	DATA_WIDTH=32&apos;b00000000000000000000000000100001
	OUT_REGS=32&apos;b00000000000000000000000000000000
	SIM_INIT=32&apos;b00000000000000000000000000000001
   Generated name = SyncDpRam_5s_32s_33s_0s_1s
@N: CG440 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5304:25:5304:30|Allowing writes in multiple processes for multi-port RAM
Running optimization stage 1 on SyncDpRam_5s_32s_33s_0s_1s .......
@N: CL214 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5372:24:5372:40|Found multi-write port RAM Mem_DP, number of write ports=2, depth=32, width=33
@N: CL214 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5359:24:5359:40|Found multi-write port RAM Mem_DP, number of write ports=2, depth=32, width=33
Finished optimization stage 1 on SyncDpRam_5s_32s_33s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 181MB)
Running optimization stage 1 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 .......
Finished optimization stage 1 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 181MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29266:7:29266:9|Synthesizing module bht in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NR_ENTRIES=32&apos;b00000000000000000000000010000000
	OFFSET=32&apos;b00000000000000000000000000000010
	NR_ROWS=32&apos;b00000000000000000000000010000000
	ROW_ADDR_BITS=32&apos;b00000000000000000000000000000000
	ROW_INDEX_BITS=32&apos;b00000000000000000000000000000001
	PREDICTION_BITS=32&apos;b00000000000000000000000000001001
   Generated name = bht_128_2s_128_0s_1s_9s_6_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5513:7:5513:23|Synthesizing module AsyncThreePortRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000111
	DATA_DEPTH=32&apos;b00000000000000000000000010000000
	DATA_WIDTH=32&apos;b00000000000000000000000000000011
   Generated name = AsyncThreePortRam_7s_128_3s
Running optimization stage 1 on AsyncThreePortRam_7s_128_3s .......
Finished optimization stage 1 on AsyncThreePortRam_7s_128_3s (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 183MB)
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[127][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[127][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[126][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[126][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[125][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[125][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[124][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[124][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[123][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[123][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[122][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[122][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[121][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[121][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[120][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[120][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[119][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[119][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[118][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[118][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[117][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[117][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[116][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[116][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[115][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[115][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[114][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[114][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[113][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[113][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[112][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[112][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[111][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[111][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[110][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[110][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[109][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[109][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[108][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[108][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[107][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[107][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[106][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[106][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[105][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[105][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[104][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[104][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[103][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[103][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[102][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[102][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[101][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[101][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[100][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[100][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[99][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[99][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[98][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[98][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[97][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[97][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[96][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[96][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29292:16:29292:20|Object bht_d[95][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29293:16:29293:33|Object bht_d[95][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id &apos;CG133&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CG133&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG133} -count unlimited&apos; in the Tcl shell.
Running optimization stage 1 on bht_128_2s_128_0s_1s_9s_6_layer0 .......
Finished optimization stage 1 on bht_128_2s_128_0s_1s_9s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29555:7:29555:16|Synthesizing module instr_scan in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = instr_scan_7_layer0
Running optimization stage 1 on instr_scan_7_layer0 .......
Finished optimization stage 1 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 184MB)
Running optimization stage 1 on frontend_3_layer0 .......
Finished optimization stage 1 on frontend_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21529:7:21529:13|Synthesizing module decoder in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = decoder_8_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22742:7:22742:23|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22811:100:22811:114|Repeat multiplier in concatenation evaluates to 0
@N: CG179 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21680:59:21680:71|Removing redundant assignment.
Running optimization stage 1 on decoder_8_layer0 .......
Finished optimization stage 1 on decoder_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23716:7:23716:14|Synthesizing module id_stage in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = id_stage_9_layer0
Running optimization stage 1 on id_stage_9_layer0 .......
Finished optimization stage 1 on id_stage_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree in library work.

	NumIn=32&apos;b00000000000000000000000000001000
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_internal_typedef_8
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26850:7:26850:16|Synthesizing module scoreboard_rs3_len_t_2 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	IsRVFI=1&apos;b0
	rs3_len_t=rs3_len_t
	NR_ENTRIES=32&apos;b00000000000000000000000000000100
	BITS_ENTRIES=32&apos;b00000000000000000000000000000010
   Generated name = scoreboard_rs3_len_t_2_0_4s_2s_10_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen1_3 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen1
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_73
   Generated name = rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73
Running optimization stage 1 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 .......
Finished optimization stage 1 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen2_4 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen2
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_75
   Generated name = rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75
Running optimization stage 1 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 .......
Finished optimization stage 1 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen3_5 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen3
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_77
   Generated name = rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77
Running optimization stage 1 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 .......
Finished optimization stage 1 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen4_6 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen4
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_79
   Generated name = rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79
Running optimization stage 1 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 .......
Finished optimization stage 1 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen5_7 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen5
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_81
   Generated name = rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81
Running optimization stage 1 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 .......
Finished optimization stage 1 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen6_8 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen6
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_83
   Generated name = rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83
Running optimization stage 1 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 .......
Finished optimization stage 1 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen7_9 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen7
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_85
   Generated name = rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85
Running optimization stage 1 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 .......
Finished optimization stage 1 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen8_10 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen8
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_87
   Generated name = rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87
Running optimization stage 1 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 .......
Finished optimization stage 1 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen9_11 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen9
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_89
   Generated name = rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89
Running optimization stage 1 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 .......
Finished optimization stage 1 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen10_12 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen10
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_91
   Generated name = rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91
Running optimization stage 1 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 .......
Finished optimization stage 1 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen11_13 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen11
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_93
   Generated name = rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93
Running optimization stage 1 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 .......
Finished optimization stage 1 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen12_14 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen12
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_95
   Generated name = rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95
Running optimization stage 1 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 1 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen13_15 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen13
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_97
   Generated name = rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97
Running optimization stage 1 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 1 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen14_16 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen14
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_99
   Generated name = rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99
Running optimization stage 1 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 1 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen15_17 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen15
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_101
   Generated name = rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101
Running optimization stage 1 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 1 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen16_18 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen16
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_103
   Generated name = rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103
Running optimization stage 1 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 1 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen17_19 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen17
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_105
   Generated name = rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105
Running optimization stage 1 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 1 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen18_20 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen18
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_107
   Generated name = rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107
Running optimization stage 1 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 1 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen19_21 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen19
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_109
   Generated name = rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109
Running optimization stage 1 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 1 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen20_22 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen20
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_111
   Generated name = rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111
Running optimization stage 1 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 1 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen21_23 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen21
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_113
   Generated name = rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113
Running optimization stage 1 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 1 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen22_24 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen22
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_115
   Generated name = rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115
Running optimization stage 1 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 .......
Finished optimization stage 1 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen23_25 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen23
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_117
   Generated name = rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117
Running optimization stage 1 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 .......
Finished optimization stage 1 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen24_26 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen24
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_119
   Generated name = rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119
Running optimization stage 1 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 .......
Finished optimization stage 1 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen25_27 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen25
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_121
   Generated name = rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121
Running optimization stage 1 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 .......
Finished optimization stage 1 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen26_28 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen26
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_123
   Generated name = rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123
Running optimization stage 1 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 .......
Finished optimization stage 1 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen27_29 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen27
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_125
   Generated name = rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125
Running optimization stage 1 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 .......
Finished optimization stage 1 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen28_30 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen28
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_127
   Generated name = rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127
Running optimization stage 1 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 .......
Finished optimization stage 1 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen29_31 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen29
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_129
   Generated name = rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129
Running optimization stage 1 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 .......
Finished optimization stage 1 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 206MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen30_32 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen30
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_131
   Generated name = rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131
Running optimization stage 1 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 .......
Finished optimization stage 1 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 206MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen31_33 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen31
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_133
   Generated name = rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133
Running optimization stage 1 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 .......
Finished optimization stage 1 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 206MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15738:7:15738:17|Synthesizing module rr_arb_tree__gen32_34 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen32
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_135
   Generated name = rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135
Running optimization stage 1 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 .......
Finished optimization stage 1 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 207MB)
Running optimization stage 1 on scoreboard_rs3_len_t_2_0_4s_2s_10_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on scoreboard_rs3_len_t_2_0_4s_2s_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23860:7:23860:25|Synthesizing module issue_read_operands_rs3_len_t_35 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	rs3_len_t=rs3_len_t
   Generated name = issue_read_operands_rs3_len_t_35_rs3_len_t_11_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24108:9:24108:34|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26735:7:26735:25|Synthesizing module ariane_regfile_fpga in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	NR_READ_PORTS=32&apos;b00000000000000000000000000000010
	ZERO_REG_ZERO=1&apos;b1
	ADDR_WIDTH=32&apos;b00000000000000000000000000000101
	NUM_WORDS=32&apos;b00000000000000000000000000100000
	LOG_NR_WRITE_PORTS=32&apos;b00000000000000000000000000000001
   Generated name = ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0
@W: CG532 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26824:2:26824:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26795:2:26795:10|Pruning unused register mem_block_sel_q[31]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
Running optimization stage 1 on issue_read_operands_rs3_len_t_35_rs3_len_t_11_layer0 .......
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24128:2:24128:10|All reachable assignments to fpu_valid_q assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24128:2:24128:10|All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24128:2:24128:10|All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.
Finished optimization stage 1 on issue_read_operands_rs3_len_t_35_rs3_len_t_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24464:7:24464:17|Synthesizing module issue_stage in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	IsRVFI=1&apos;b0
	NR_ENTRIES=32&apos;b00000000000000000000000000000100
   Generated name = issue_stage_0_4s_13_layer0
Running optimization stage 1 on issue_stage_0_4s_13_layer0 .......
Finished optimization stage 1 on issue_stage_0_4s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17827:7:17827:9|Synthesizing module alu in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = alu_14_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18056:31:18056:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18060:37:18060:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18072:16:18072:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18072:99:18072:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18073:16:18073:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18073:99:18073:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18077:21:18077:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18107:27:18107:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18110:34:18110:50|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on alu_14_layer0 .......
Finished optimization stage 1 on alu_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18718:7:18718:17|Synthesizing module branch_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = branch_unit_15_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18802:32:18802:57|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on branch_unit_15_layer0 .......
Finished optimization stage 1 on branch_unit_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19919:7:19919:16|Synthesizing module csr_buffer in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = csr_buffer_16_layer0
Running optimization stage 1 on csr_buffer_16_layer0 .......
Finished optimization stage 1 on csr_buffer_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25986:7:25986:16|Synthesizing module multiplier in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = multiplier_17_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on multiplier_17_layer0 .......
Finished optimization stage 1 on multiplier_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15601:7:15601:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000100000
	MODE=1&apos;b1
	CNT_WIDTH=32&apos;b00000000000000000000000000000101
   Generated name = lzc_32s_4294967295s_5
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15635:29:15635:37|No assignment to bit 31 of sel_nodes
Running optimization stage 1 on lzc_32s_4294967295s_5 .......
Finished optimization stage 1 on lzc_32s_4294967295s_5 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26145:7:26145:12|Synthesizing module serdiv in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	WIDTH=32&apos;b00000000000000000000000000100000
	STABLE_HANDSHAKE=32&apos;b00000000000000000000000000000000
   Generated name = serdiv_32s_0s_18_layer0
Running optimization stage 1 on serdiv_32s_0s_18_layer0 .......
Finished optimization stage 1 on serdiv_32s_0s_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25819:7:25819:10|Synthesizing module mult in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = mult_19_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on mult_19_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25958:2:25958:10|Pruning unused register word_op_q. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on mult_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27324:7:27324:18|Synthesizing module store_buffer in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = store_buffer_20_layer0
Running optimization stage 1 on store_buffer_20_layer0 .......
Finished optimization stage 1 on store_buffer_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27702:7:27702:16|Synthesizing module store_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = store_unit_21_layer0
@W: CG879 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2493:17:2493:24|Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2494:17:2494:24|Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14788:7:14788:13|Synthesizing module fifo_v3_amo_op_t_36 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000001
	dtype=amo_op_t
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000001
   Generated name = fifo_v3_amo_op_t_36_0_32s_1s_1s_1s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000001
	DATA_WIDTH=32&apos;b00000000000000000000000001001000
   Generated name = AsyncDpRam_1s_1s_72s
Running optimization stage 1 on AsyncDpRam_1s_1s_72s .......
Finished optimization stage 1 on AsyncDpRam_1s_1s_72s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
Running optimization stage 1 on fifo_v3_amo_op_t_36_0_32s_1s_1s_1s .......
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14909:4:14909:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14909:4:14909:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14909:4:14909:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14909:4:14909:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3_amo_op_t_36_0_32s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27618:7:27618:16|Synthesizing module amo_buffer in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = amo_buffer_22_layer0
Running optimization stage 1 on amo_buffer_22_layer0 .......
Finished optimization stage 1 on amo_buffer_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
Running optimization stage 1 on store_unit_21_layer0 .......
Finished optimization stage 1 on store_unit_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24682:7:24682:15|Synthesizing module load_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	LDBUF_FALLTHROUGH=1&apos;b0
	REQ_ID_BITS=32&apos;b00000000000000000000000000000001
   Generated name = load_unit_0_1s_23_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25135:19:25135:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25142:23:25142:39|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15601:7:15601:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000000010
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = lzc_2_0_1
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15635:29:15635:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2_0_1 .......
Finished optimization stage 1 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
Running optimization stage 1 on load_unit_0_1s_23_layer0 .......
@W: CL118 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25133:11:25133:14|Latch generated from always block for signal result_o[31:0]; possible missing assignment in an if or case statement.
@W: CL217 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25133:11:25133:14|always_comb does not infer combinatorial logic
Finished optimization stage 1 on load_unit_0_1s_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16058:7:16058:15|Synthesizing module shift_reg__internal_typedef_19_37 in library work.

	dtype=_internal_typedef_19
	Depth=32&apos;b00000000000000000000000000000001
   Generated name = shift_reg__internal_typedef_19_37_1s
Running optimization stage 1 on shift_reg__internal_typedef_19_37_1s .......
Finished optimization stage 1 on shift_reg__internal_typedef_19_37_1s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16058:7:16058:15|Synthesizing module shift_reg__internal_typedef_20_38 in library work.

	dtype=_internal_typedef_20
	Depth=32&apos;b00000000000000000000000000000000
   Generated name = shift_reg__internal_typedef_20_38_0s
Running optimization stage 1 on shift_reg__internal_typedef_20_38_0s .......
Finished optimization stage 1 on shift_reg__internal_typedef_20_38_0s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25717:7:25717:16|Synthesizing module lsu_bypass in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = lsu_bypass_24_layer0
Running optimization stage 1 on lsu_bypass_24_layer0 .......
Finished optimization stage 1 on lsu_bypass_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25205:7:25205:21|Synthesizing module load_store_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = load_store_unit_1s_25_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25627:39:25627:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25632:39:25632:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25641:36:25641:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25646:36:25646:61|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51070:7:51070:19|Synthesizing module cva6_tlb_sv32 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = cva6_tlb_sv32_2s_1s_26_layer0
Running optimization stage 1 on cva6_tlb_sv32_2s_1s_26_layer0 .......
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Pruning register bits 8 to 1 of tags_q[0].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Pruning register bits 8 to 1 of tags_q[1].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_tlb_sv32_2s_1s_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15601:7:15601:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000000010
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = lzc_2s_0_1
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15635:29:15635:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2s_0_1 .......
Finished optimization stage 1 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14991:7:14991:10|Synthesizing module lfsr in library work.

	LfsrWidth=32&apos;b00000000000000000000000000001000
	OutWidth=32&apos;b00000000000000000000000000000001
	RstVal=8&apos;b11111111
	CipherLayers=32&apos;b00000000000000000000000000000000
	CipherReg=1&apos;b1
	Masks=3904&apos;b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64&apos;b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384&apos;b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_1s_255_0s_1_27_layer0
Running optimization stage 1 on lfsr_8s_1s_255_0s_1_27_layer0 .......
Finished optimization stage 1 on lfsr_8s_1s_255_0s_1_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51347:7:51347:26|Synthesizing module cva6_shared_tlb_sv32 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	SHARED_TLB_DEPTH=32&apos;b00000000000000000000000001000000
	SHARED_TLB_WAYS=32&apos;b00000000000000000000000000000010
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = cva6_shared_tlb_sv32_64s_2s_1s_28_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49985:7:49985:10|Synthesizing module sram in library work.

	DATA_WIDTH=32&apos;b00000000000000000000000000011110
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000001000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_30s_1s_0s_64s_none_0s_64s_64s_8s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49752:7:49752:21|Synthesizing module SyncSpRamBeNx64 in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000110
	DATA_DEPTH=32&apos;b00000000000000000000000001000000
	OUT_REGS=32&apos;b00000000000000000000000000000000
	SIM_INIT=32&apos;b00000000000000000000000000000001
	DATA_BYTES=32&apos;b00000000000000000000000000001000
   Generated name = SyncSpRamBeNx64_6_64s_0s_1s_8s
Running optimization stage 1 on SyncSpRamBeNx64_6_64s_0s_1s_8s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=64, width=8
Finished optimization stage 1 on SyncSpRamBeNx64_6_64s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49913:7:49913:21|Synthesizing module tc_sram_wrapper in library work.

	NumWords=32&apos;b00000000000000000000000001000000
	DataWidth=32&apos;b00000000000000000000000001000000
	ByteWidth=32&apos;b00000000000000000000000000001000
	NumPorts=32&apos;b00000000000000000000000000000001
	Latency=32&apos;b00000000000000000000000000000001
	SimInit=32&apos;b01101110011011110110111001100101
	PrintSimCfg=1&apos;b0
	AddrWidth=32&apos;b00000000000000000000000000000110
	BeWidth=32&apos;b00000000000000000000000000001000
	addr_t=_internal_typedef_49
	data_t=_internal_typedef_50
	be_t=_internal_typedef_51
   Generated name = tc_sram_wrapper_Z29_layer0
Running optimization stage 1 on tc_sram_wrapper_Z29_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
Running optimization stage 1 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49985:7:49985:10|Synthesizing module sram in library work.

	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000001000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_32s_1s_0s_64s_none_0s_64s_64s_8s
Running optimization stage 1 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)
Running optimization stage 1 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 .......
Finished optimization stage 1 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

Only the first 100 messages of id &apos;CG364&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CG364&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG364} -count unlimited&apos; in the Tcl shell.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	PLEN=32&apos;b00000000000000000000000000100010
	PMP_LEN=32&apos;b00000000000000000000000000100000
	NR_ENTRIES=32&apos;b00000000000000000000000000000000
   Generated name = pmp_34s_32s_0_30_layer0
Running optimization stage 1 on pmp_34s_32s_0_30_layer0 .......
Finished optimization stage 1 on pmp_34s_32s_0_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = cva6_ptw_sv32_1s_31_layer0
Running optimization stage 1 on cva6_ptw_sv32_1s_31_layer0 .......
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51013:2:51013:10|Optimizing register bit ptw_pptr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51013:2:51013:10|Optimizing register bit ptw_pptr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51013:2:51013:10|Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_ptw_sv32_1s_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32&apos;b00000000000000000000000000100010
	PMP_LEN=32&apos;b00000000000000000000000000100000
	NR_ENTRIES=32&apos;b00000000000000000000000000000000
   Generated name = pmp_34s_32s_0_32_layer0
Running optimization stage 1 on pmp_34s_32s_0_32_layer0 .......
Finished optimization stage 1 on pmp_34s_32s_0_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	INSTR_TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	DATA_TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
	PPNWMin=32&apos;b00000000000000000000000000010101
   Generated name = cva6_mmu_sv32_2s_2s_1s_21s_33_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50373:12:50373:37|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50399:14:50399:39|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50416:39:50416:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50530:16:50530:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50546:16:50546:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50571:16:50571:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50577:16:50577:41|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Pruning unused register dtlb_pte_q.v. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Pruning unused register dtlb_pte_q.r. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Pruning unused register dtlb_pte_q.x. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Pruning unused register dtlb_pte_q.g. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Pruning unused register dtlb_pte_q.a. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Pruning unused register dtlb_pte_q.rsw[1:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 229MB)
Running optimization stage 1 on load_store_unit_1s_25_layer0 .......
Finished optimization stage 1 on load_store_unit_1s_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = ex_stage_1s_34_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23146:23:23146:48|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on ex_stage_1s_34_layer0 .......
Finished optimization stage 1 on ex_stage_1s_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = commit_stage_35_layer0
Running optimization stage 1 on commit_stage_35_layer0 .......
Finished optimization stage 1 on commit_stage_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	AsidWidth=32&apos;b00000000000000000000000000000001
	MHPMCounterNum=32&apos;b00000000000000000000000000000110
	IsaCode=32&apos;b01000000000101000001000100000001
   Generated name = csr_regfile_1s_6s_1075056897_36_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20208:39:20208:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20542:18:20542:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20665:48:20665:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20736:48:20736:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20997:19:20997:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21016:19:21016:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21065:18:21065:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21073:18:21073:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21089:13:21089:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21094:20:21094:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21097:20:21097:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21101:13:21101:38|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20910:32:20910:36|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
Running optimization stage 1 on csr_regfile_1s_6s_1075056897_36_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register fcsr_q.reserved[31:15]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register acc_cons_q[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.uxl[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.sxl[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.wpri4[62:36]. Make sure that there are no unused intermediate registers.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[15].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[15].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[15].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[14].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[14].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[14].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[13].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[13].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[13].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[12].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[12].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[12].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[11].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[11].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[11].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[10].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[10].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[10].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[9].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[9].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[9].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[8].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[8].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[8].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[7].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[7].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[7].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[6].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[6].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[6].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[5].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[5].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[5].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[4].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[4].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[4].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[3].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[3].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[3].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[2].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[2].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[2].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[1].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[1].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[1].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[0].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[0].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[0].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|All reachable assignments to pmpaddr_q[15][31:0] assign 0, register removed by optimization.

Only the first 100 messages of id &apos;CL207&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CL207&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL207} -count unlimited&apos; in the Tcl shell.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit dcsr_q.nmip to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit dcsr_q.stopcount to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit dcsr_q.stoptime to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fflags[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fflags[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fflags[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fflags[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fflags[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fprec[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fprec[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fprec[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fprec[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fprec[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fprec[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.fprec[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.frm[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.frm[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit fcsr_q.frm[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mcountinhibit_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit medeleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mideleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Optimizing register bit mip_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id &apos;CL190&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CL190&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL190} -count unlimited&apos; in the Tcl shell.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 7 to 4 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 2 to 1 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 1 of mcountinhibit_q[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.xs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.wpri3[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register dcsr_q.nmip. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register dcsr_q.stopcount. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register dcsr_q.stoptime. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.fs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.vs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.wpri0. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.wpri1. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.wpri2. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register fcsr_q.frm[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register fcsr_q.fflags[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register fcsr_q.fprec[6:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on csr_regfile_1s_6s_1075056897_36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = controller_37_layer0
Running optimization stage 1 on controller_37_layer0 .......
Finished optimization stage 1 on controller_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	IsRVFI=1&apos;b0
	rvfi_instr_t=logic
	axi_ar_chan_t=ar_chan_t
	axi_aw_chan_t=aw_chan_t
	axi_w_chan_t=w_chan_t
	b_chan_t=_internal_typedef_65
	r_chan_t=_internal_typedef_66
	noc_req_t=req_t
	noc_resp_t=resp_t
	acc_cfg_t=logic
	AccCfg=1&apos;b0
	cvxif_req_t=cvxif_req_t
	cvxif_resp_t=cvxif_resp_t
	RVF=1&apos;b0
	RVD=1&apos;b0
	FpPresent=1&apos;b0
	NSX=1&apos;b0
	FLen=32&apos;b00000000000000000000000000000001
	RVFVec=1&apos;b0
	XF16Vec=1&apos;b0
	XF16ALTVec=1&apos;b0
	XF8Vec=1&apos;b0
	EnableAccelerator=1&apos;b0
	NrWbPorts=32&apos;b00000000000000000000000000000100
	NrRgprPorts=32&apos;b00000000000000000000000000000010
	CVA6ExtendCfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NumPorts=32&apos;b00000000000000000000000000000100
   Generated name = cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z38_layer0

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	RdTxId=2&apos;b00
   Generated name = cva6_icache_0s_39_layer0

	DATA_WIDTH=32&apos;b00000000000000000000000000010111
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_23s_1s_0s_256s_none_0s_64s_64s_8s

	ADDR_WIDTH=32&apos;b00000000000000000000000000001000
	DATA_DEPTH=32&apos;b00000000000000000000000100000000
	OUT_REGS=32&apos;b00000000000000000000000000000000
	SIM_INIT=32&apos;b00000000000000000000000000000001
	DATA_BYTES=32&apos;b00000000000000000000000000001000
   Generated name = SyncSpRamBeNx64_8_256s_0s_1s_8s
Running optimization stage 1 on SyncSpRamBeNx64_8_256s_0s_1s_8s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49813:21:49813:36|Found RAM Mem_DP, depth=256, width=8
Finished optimization stage 1 on SyncSpRamBeNx64_8_256s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 249MB)

	NumWords=32&apos;b00000000000000000000000100000000
	DataWidth=32&apos;b00000000000000000000000001000000
	ByteWidth=32&apos;b00000000000000000000000000001000
	NumPorts=32&apos;b00000000000000000000000000000001
	Latency=32&apos;b00000000000000000000000000000001
	SimInit=32&apos;b01101110011011110110111001100101
	PrintSimCfg=1&apos;b0
	AddrWidth=32&apos;b00000000000000000000000000001000
	BeWidth=32&apos;b00000000000000000000000000001000
	addr_t=_internal_typedef_49
	data_t=_internal_typedef_50
	be_t=_internal_typedef_51
   Generated name = tc_sram_wrapper_Z40_layer0
Running optimization stage 1 on tc_sram_wrapper_Z40_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 249MB)
Running optimization stage 1 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 249MB)

	DATA_WIDTH=32&apos;b00000000000000000000000010000000
	USER_WIDTH=32&apos;b00000000000000000000000010000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000010000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000010000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000010000
   Generated name = sram_128s_128s_0s_256s_none_0s_128s_128s_16s
Running optimization stage 1 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s .......
Finished optimization stage 1 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 249MB)
Running optimization stage 1 on cva6_icache_0s_39_layer0 .......
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_icache_0s_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 249MB)

	WIDTH=32&apos;b00000000000000000000000000000100
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000010
   Generated name = lzc_4s_0_2
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15635:29:15635:37|No assignment to bit 3 of sel_nodes
Running optimization stage 1 on lzc_4s_0_2 .......
Finished optimization stage 1 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 249MB)

	Seed=32&apos;b00000000000000000000000000000011
	MaxExp=32&apos;b00000000000000000000000000010000
	WIDTH=32&apos;b00000000000000000000000000010000
   Generated name = exp_backoff_3s_16s_16s
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16244:31:16244:43|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on exp_backoff_3s_16s_16s .......
Finished optimization stage 1 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	AmoTxId=2&apos;b01
	NumPorts=32&apos;b00000000000000000000000000000100
   Generated name = wt_dcache_missunit_1_4s_41_layer0
@W: CG1340 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31626:75:31626:105|Index into variable amo_rtrn_mux could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on wt_dcache_missunit_1_4s_41_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31921:2:31921:10|Pruning unused register mshr_q.id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31921:2:31921:10|Pruning unused register mshr_q.vld_bits[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31921:2:31921:10|Pruning unused register mshr_q.size[2:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on wt_dcache_missunit_1_4s_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 249MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000000010
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_7
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3_0_2s_4s_2s_4s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000000010
   Generated name = AsyncDpRam_2s_4s_2s
Running optimization stage 1 on AsyncDpRam_2s_4s_2s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 249MB)
Running optimization stage 1 on fifo_v3_0_2s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_0_2s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 249MB)

	NumIn=32&apos;b00000000000000000000000000000100
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_8
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000010
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 249MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=wbuffer_t
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_138
   Generated name = rr_arb_tree_wbuffer_t_40_2s_32s_0_0_1_1_1__internal_typedef_138
Running optimization stage 1 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_1_1_1__internal_typedef_138 .......
Finished optimization stage 1 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_1_1_1__internal_typedef_138 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 249MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=wbuffer_t
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_140
   Generated name = rr_arb_tree_wbuffer_t_41_2s_32s_0_0_0_1_1__internal_typedef_140
Running optimization stage 1 on rr_arb_tree_wbuffer_t_41_2s_32s_0_0_0_1_1__internal_typedef_140 .......
Finished optimization stage 1 on rr_arb_tree_wbuffer_t_41_2s_32s_0_0_0_1_1__internal_typedef_140 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = wt_dcache_wbuffer_42_layer0
Running optimization stage 1 on wt_dcache_wbuffer_42_layer0 .......
@W: CL208 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL208 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Pruning unused register ni_pending_q[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Pruning unused register wbuffer_q[0].user[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Pruning unused register wbuffer_q[1].user[31:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on wt_dcache_wbuffer_42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	NumIn=32&apos;b00000000000000000000000000000100
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_8
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000010
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NumPorts=32&apos;b00000000000000000000000000000100
	AXI_OFFSET_WIDTH=32&apos;b00000000000000000000000000000011
   Generated name = wt_dcache_mem_4s_3s_43_layer0

	DATA_WIDTH=32&apos;b00000000000000000000000001000000
	USER_WIDTH=32&apos;b00000000000000000000000001000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_64s_64s_0s_256s_none_0s_64s_64s_8s
Running optimization stage 1 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)
Running optimization stage 1 on wt_dcache_mem_4s_3s_43_layer0 .......
@W: CL271 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31249:2:31249:10|Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on wt_dcache_mem_4s_3s_43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NumPorts=32&apos;b00000000000000000000000000000100
	RdAmoTxId=2&apos;b01
   Generated name = wt_dcache_4s_1s_44_layer0

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	RdTxId=2&apos;b01
   Generated name = wt_dcache_ctrl_1_45_layer0
Running optimization stage 1 on wt_dcache_ctrl_1_45_layer0 .......
Finished optimization stage 1 on wt_dcache_ctrl_1_45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)
Running optimization stage 1 on wt_dcache_4s_1s_44_layer0 .......
Finished optimization stage 1 on wt_dcache_4s_1s_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_8
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000010
	dtype=icache_req_t
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000010
   Generated name = fifo_v3_icache_req_t_43_0_32s_2s_1s_2s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000010
	DATA_WIDTH=32&apos;b00000000000000000000000000100110
   Generated name = AsyncDpRam_1s_2s_38s
Running optimization stage 1 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)
Running optimization stage 1 on fifo_v3_icache_req_t_43_0_32s_2s_1s_2s .......
Finished optimization stage 1 on fifo_v3_icache_req_t_43_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000010
	dtype=dcache_req_t
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000010
   Generated name = fifo_v3_dcache_req_t_44_0_32s_2s_1s_2s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000010
	DATA_WIDTH=32&apos;b00000000000000000000000001101111
   Generated name = AsyncDpRam_1s_2s_111s
Running optimization stage 1 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)
Running optimization stage 1 on fifo_v3_dcache_req_t_44_0_32s_2s_1s_2s .......
Finished optimization stage 1 on fifo_v3_dcache_req_t_44_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	FALL_THROUGH=1&apos;b1
	DATA_WIDTH=32&apos;b00000000000000000000000000000101
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_7
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3_1_5_4s_2s_4s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000000101
   Generated name = AsyncDpRam_2s_4s_5s
Running optimization stage 1 on AsyncDpRam_2s_4s_5s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_5s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)
Running optimization stage 1 on fifo_v3_1_5_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_1_5_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	AxiNumWords=32&apos;b00000000000000000000000000000100
	axi_req_t=_gen35
	axi_rsp_t=_gen36
	AddrIndex=32&apos;b00000000000000000000000000000010
   Generated name = axi_shim__gen35__gen36_45_4_2s_46_layer0
Running optimization stage 1 on axi_shim__gen35__gen36_45_4_2s_46_layer0 .......
Finished optimization stage 1 on axi_shim__gen35__gen36_45_4_2s_46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ReqFifoDepth=32&apos;b00000000000000000000000000000010
	MetaFifoDepth=32&apos;b00000000000000000000000000000100
	axi_req_t=_gen35
	axi_rsp_t=_gen36
	AxiNumWords=32&apos;b00000000000000000000000000000100
   Generated name = wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0
Found Param-type range in concat expression in the RHS
Found Param-type range in concat expression in the RHS
Found Param-type range in concat expression in the RHS
Found Param-type range in concat expression in the RHS
Running optimization stage 1 on wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0 .......
@W: CL177 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34009:22:34009:25|Sharing sequential element axi_rd_req and merging axi_rd_lock. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34013:31:34013:35|Sharing sequential element axi_wr_data[2] and merging axi_wr_data[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34013:31:34013:35|Sharing sequential element axi_wr_data[3] and merging axi_wr_data[1]. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 249MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NumPorts=32&apos;b00000000000000000000000000000100
	noc_req_t=_gen35
	noc_resp_t=_gen36
   Generated name = wt_cache_subsystem__gen35__gen36_39_4s__gen36_48_layer0
Running optimization stage 1 on wt_cache_subsystem__gen35__gen36_39_4s__gen36_48_layer0 .......
Finished optimization stage 1 on wt_cache_subsystem__gen35__gen36_39_4s__gen36_48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 249MB)
Running optimization stage 1 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z38_layer0 .......
Finished optimization stage 1 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 249MB)
Running optimization stage 1 on ariane .......
Finished optimization stage 1 on ariane (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 249MB)
Running optimization stage 2 on ariane .......
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4718:17:4718:21|*Unassigned bits of cvxif_resp.x_compressed_resp.instr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4719:17:4719:22|*Unassigned bits of cvxif_resp.x_compressed_resp.accept are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4731:10:4731:15|*Unassigned bits of cvxif_resp.x_issue_resp.accept are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4732:10:4732:18|*Unassigned bits of cvxif_resp.x_issue_resp.writeback are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4733:10:4733:18|*Unassigned bits of cvxif_resp.x_issue_resp.dualwrite are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4734:10:4734:17|*Unassigned bits of cvxif_resp.x_issue_resp.dualread are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4735:10:4735:18|*Unassigned bits of cvxif_resp.x_issue_resp.loadstore are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4736:10:4736:12|*Unassigned bits of cvxif_resp.x_issue_resp.exc are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4745:28:4745:29|*Unassigned bits of cvxif_resp.x_mem_req.id[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4746:28:4746:31|*Unassigned bits of cvxif_resp.x_mem_req.addr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4747:28:4747:31|*Unassigned bits of cvxif_resp.x_mem_req.mode[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4748:28:4748:29|*Unassigned bits of cvxif_resp.x_mem_req.we are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4749:28:4749:31|*Unassigned bits of cvxif_resp.x_mem_req.size[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4750:28:4750:32|*Unassigned bits of cvxif_resp.x_mem_req.wdata[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4751:28:4751:31|*Unassigned bits of cvxif_resp.x_mem_req.last are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4752:28:4752:31|*Unassigned bits of cvxif_resp.x_mem_req.spec are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4767:28:4767:29|*Unassigned bits of cvxif_resp.x_result.id[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4768:28:4768:31|*Unassigned bits of cvxif_resp.x_result.data[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4769:28:4769:29|*Unassigned bits of cvxif_resp.x_result.rd[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4770:28:4770:29|*Unassigned bits of cvxif_resp.x_result.we are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4771:28:4771:30|*Unassigned bits of cvxif_resp.x_result.exc are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4772:28:4772:34|*Unassigned bits of cvxif_resp.x_result.exccode[5:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4790:24:4790:41|*Unassigned bits of cvxif_resp.x_compressed_ready are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4792:24:4792:36|*Unassigned bits of cvxif_resp.x_issue_ready are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4794:24:4794:34|*Unassigned bits of cvxif_resp.x_mem_valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:4796:24:4796:37|*Unassigned bits of cvxif_resp.x_result_valid are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on ariane (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 249MB)
Running optimization stage 2 on wt_cache_subsystem__gen35__gen36_39_4s__gen36_48_layer0 .......
Finished optimization stage 2 on wt_cache_subsystem__gen35__gen36_39_4s__gen36_48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 249MB)
Running optimization stage 2 on wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0 .......
@N: CL189 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Register bit dcache_rtrn_type_q[2] is always 0.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Pruning register bit 2 of dcache_rtrn_type_q[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33829:24:33829:35|Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on axi_shim__gen35__gen36_45_4_2s_46_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28576:2:28576:10|Trying to extract state machine for register wr_state_q.
Extracted state machine for register wr_state_q
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28356:20:28356:29|Input port bits 103 to 72 of axi_resp_i[113:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28356:20:28356:29|Input port bits 31 to 0 of axi_resp_i[113:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on axi_shim__gen35__gen36_45_4_2s_46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_5s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Found RAM mem, depth=4, width=5
Finished optimization stage 2 on AsyncDpRam_2s_4s_5s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on fifo_v3_1_5_4s_2s_4s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_1_5_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on fifo_v3_dcache_req_t_44_0_32s_2s_1s_2s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_dcache_req_t_44_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on fifo_v3_icache_req_t_43_0_32s_2s_1s_2s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_icache_req_t_43_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on wt_dcache_ctrl_1_45_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30857:2:30857:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30631:25:30631:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30631:25:30631:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_ctrl_1_45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on wt_dcache_4s_1s_44_layer0 .......
Finished optimization stage 2 on wt_dcache_4s_1s_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49998:41:49998:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 249MB)
Running optimization stage 2 on wt_dcache_mem_4s_3s_43_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30948:56:30948:63|Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30948:56:30948:63|Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30948:56:30948:63|Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30948:56:30948:63|Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30964:45:30964:55|Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30974:42:30974:49|Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30980:44:30980:57|Input port bits 125 to 122 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30980:44:30980:57|Input port bits 117 to 111 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30980:44:30980:57|Input port bits 14 to 11 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30980:44:30980:57|Input port bits 6 to 0 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_mem_4s_3s_43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 249MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 249MB)
Running optimization stage 2 on wt_dcache_wbuffer_42_layer0 .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Found RAM tx_stat_q, depth=4, width=1
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Found RAM tx_stat_q, depth=4, width=4
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32050:25:32050:34|Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32050:25:32050:34|Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32050:25:32050:34|Input port bit 9 of req_port_i[108:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32050:25:32050:34|Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32073:24:32073:32|Input rd_data_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32074:39:32074:51|Input rd_vld_bits_i is unused.
Finished optimization stage 2 on wt_dcache_wbuffer_42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on rr_arb_tree_wbuffer_t_41_2s_32s_0_0_0_1_1__internal_typedef_140 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_wbuffer_t_41_2s_32s_0_0_0_1_1__internal_typedef_140 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_1_1_1__internal_typedef_138 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_1_1_1__internal_typedef_138 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_2s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Found RAM mem, depth=4, width=2
Finished optimization stage 2 on AsyncDpRam_2s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on fifo_v3_0_2s_4s_2s_4s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_0_2s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on wt_dcache_missunit_1_4s_41_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31921:2:31921:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31373:20:31373:28|Input port bits 127 to 98 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31373:20:31373:28|Input port bits 63 to 32 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31392:55:31392:64|Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31392:55:31392:64|Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31392:55:31392:64|Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31392:55:31392:64|Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31407:24:31407:33|Input port bits 6 to 3 of mem_rtrn_i[275:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_missunit_1_4s_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on exp_backoff_3s_16s_16s .......
Finished optimization stage 2 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on lzc_4s_0_2 .......
Finished optimization stage 2 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49998:41:49998:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on tc_sram_wrapper_Z40_layer0 .......
Finished optimization stage 2 on tc_sram_wrapper_Z40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on SyncSpRamBeNx64_8_256s_0s_1s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49762:32:49762:38|Input Rst_RBI is unused.
Finished optimization stage 2 on SyncSpRamBeNx64_8_256s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49998:41:49998:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on cva6_icache_0s_39_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33003:25:33003:30|Input port bits 76 to 65 of areq_i[99:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33006:25:33006:30|Input port bit 32 of dreq_i[35:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33010:25:33010:34|Input port bits 6 to 3 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33010:25:33010:34|Input port bits 1 to 0 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cva6_icache_0s_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 260MB)
Running optimization stage 2 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z38_layer0 .......
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16541:52:16541:57|*Unassigned bits of rvfi_o[0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 260MB)
Running optimization stage 2 on controller_37_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19745:28:19745:44|Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19745:28:19745:44|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19726:17:19726:21|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19727:17:19727:22|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19736:17:19736:34|Input flush_dcache_ack_i is unused.
Finished optimization stage 2 on controller_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 260MB)
Running optimization stage 2 on csr_regfile_1s_6s_1075056897_36_layer0 .......
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning unused register mstatus_q.sd. Make sure that there are no unused intermediate registers.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20011:58:20011:71|Input port bits 302 to 301 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20011:58:20011:71|Input port bits 296 to 170 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20011:58:20011:71|Input port bits 136 to 0 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20023:16:20023:31|Input dirty_fp_state_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20024:34:20024:51|Input csr_write_fflags_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20025:16:20025:30|Input dirty_v_state_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20036:34:20036:48|Input acc_fflags_ex_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20037:16:20037:36|Input acc_fflags_ex_valid_i is unused.
Finished optimization stage 2 on csr_regfile_1s_6s_1075056897_36_layer0 (CPU Time 0h:00m:01s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on commit_stage_35_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28018:58:28018:71|Input port bits 288 to 279 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28018:58:28018:71|Input port bits 240 to 238 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28018:58:28018:71|Input port bits 172 to 1 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28026:21:28026:30|Input port bits 63 to 32 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28033:52:28033:66|Input port bits 32 to 1 of csr_exception_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28010:16:28010:20|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28011:16:28011:21|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28016:16:28016:28|Input single_step_i is unused.
Finished optimization stage 2 on commit_stage_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on ex_stage_1s_34_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22949:34:22949:49|Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23006:17:23006:25|*Unassigned bits of x_ready_o are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23012:17:23012:22|*Unassigned bits of x_we_o are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22996:22:22996:30|Input fpu_fmt_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22997:22:22997:29|Input fpu_rm_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22998:22:22998:30|Input fpu_frm_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22999:22:22999:31|Input fpu_prec_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23005:16:23005:24|Input x_valid_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23007:23:23007:35|Input x_off_instr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23014:34:23014:45|Input cvxif_resp_i is unused.
Finished optimization stage 2 on ex_stage_1s_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 .......
Finished optimization stage 2 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on pmp_34s_32s_0_32_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49521:27:49521:32|Input addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49522:30:49522:42|Input access_type_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49523:28:49523:37|Input priv_lvl_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49525:36:49525:46|Input conf_addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49526:33:49526:38|Input conf_i is unused.
Finished optimization stage 2 on pmp_34s_32s_0_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on cva6_ptw_sv32_1s_31_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51013:2:51013:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50687:26:50687:35|Input port bit 64 of req_port_i[66:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50687:26:50687:35|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2434:35:2434:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on cva6_ptw_sv32_1s_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on pmp_34s_32s_0_30_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49521:27:49521:32|Input addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49522:30:49522:42|Input access_type_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49523:28:49523:37|Input priv_lvl_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49525:36:49525:46|Input conf_addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49526:33:49526:38|Input conf_i is unused.
Finished optimization stage 2 on pmp_34s_32s_0_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49998:41:49998:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on tc_sram_wrapper_Z29_layer0 .......
Finished optimization stage 2 on tc_sram_wrapper_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on SyncSpRamBeNx64_6_64s_0s_1s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49762:32:49762:38|Input Rst_RBI is unused.
Finished optimization stage 2 on SyncSpRamBeNx64_6_64s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49998:41:49998:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 .......
Finished optimization stage 2 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on lfsr_8s_1s_255_0s_1_27_layer0 .......
Finished optimization stage 2 on lfsr_8s_1s_255_0s_1_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on lzc_2s_0_1 .......
Finished optimization stage 2 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on cva6_tlb_sv32_2s_1s_26_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51081:28:51081:35|Input port bits 40 to 33 of update_i[62:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51085:34:51085:43|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cva6_tlb_sv32_2s_1s_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on load_store_unit_1s_25_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25259:51:25259:72|Input dcache_wbuffer_empty_i is unused.
Finished optimization stage 2 on load_store_unit_1s_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on lsu_bypass_24_layer0 .......
Finished optimization stage 2 on lsu_bypass_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on shift_reg__internal_typedef_20_38_0s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16062:17:16062:21|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16063:17:16063:22|Input rst_ni is unused.
Finished optimization stage 2 on shift_reg__internal_typedef_20_38_0s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on shift_reg__internal_typedef_19_37_1s .......
Finished optimization stage 2 on shift_reg__internal_typedef_19_37_1s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on lzc_2_0_1 .......
Finished optimization stage 2 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on load_unit_0_1s_23_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25079:2:25079:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0110
   0111
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24692:21:24692:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24692:21:24692:30|Input port bits 50 to 18 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24692:21:24692:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24702:34:24702:40|Input port bits 11 to 0 of paddr_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24712:25:24712:34|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2434:35:2434:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24705:37:24705:46|Input dtlb_ppn_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24709:16:24709:35|Input store_buffer_empty_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24710:36:24710:51|Input commit_tran_id_i is unused.
Finished optimization stage 2 on load_unit_0_1s_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on amo_buffer_22_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27633:33:27633:42|Input port bits 63 to 0 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on amo_buffer_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on AsyncDpRam_1s_1s_72s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5462:34:5462:42|Input RdAddr_DI is unused.
Finished optimization stage 2 on AsyncDpRam_1s_1s_72s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on fifo_v3_amo_op_t_36_0_32s_1s_1s_1s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_amo_op_t_36_0_32s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on store_unit_21_layer0 .......
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27715:21:27715:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27715:21:27715:30|Input port bit 50 of lsu_ctrl_i[83:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27715:21:27715:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on store_unit_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on store_buffer_20_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27337:25:27337:37|Input port bits 2 to 0 of page_offset_i[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27355:26:27355:35|Input port bits 65 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2434:35:2434:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on store_buffer_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on mult_19_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25827:45:25827:53|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25827:45:25827:53|Input port bits 33 to 2 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on mult_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on serdiv_32s_0s_18_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on serdiv_32s_0s_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on lzc_32s_4294967295s_5 .......
Finished optimization stage 2 on lzc_32s_4294967295s_5 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on multiplier_17_layer0 .......
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26005:6:26005:12|*Unassigned bits of clmul_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26005:24:26005:31|*Unassigned bits of clmulr_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on multiplier_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on csr_buffer_16_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19928:20:19928:28|Input port bits 109 to 98 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19928:20:19928:28|Input port bits 65 to 46 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19928:20:19928:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on csr_buffer_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on branch_unit_15_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18724:32:18724:40|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18724:32:18724:40|Input port bits 65 to 34 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18724:32:18724:40|Input port bits 1 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18721:16:18721:20|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18722:16:18722:21|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18723:16:18723:27|Input debug_mode_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18727:38:18727:47|Input fu_valid_i is unused.
Finished optimization stage 2 on branch_unit_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on alu_14_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17834:25:17834:33|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17834:25:17834:33|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17832:25:17832:29|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:17833:25:17833:30|Input rst_ni is unused.
Finished optimization stage 2 on alu_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on issue_stage_0_4s_13_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24481:16:24481:29|Input is_ctrl_flow_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24492:16:24492:31|Input resolve_branch_i is unused.
Finished optimization stage 2 on issue_stage_0_4s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26806:4:26806:12|Found RAM regfile_ram_block[0].mem[0], depth=32, width=32
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26806:4:26806:12|Found RAM regfile_ram_block[0].mem[0], depth=32, width=32
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26743:61:26743:66|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26745:61:26745:69|Input test_en_i is unused.
Finished optimization stage 2 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on issue_read_operands_rs3_len_t_35_rs3_len_t_11_layer0 .......
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23873:29:23873:41|Input port bit 241 of issue_instr_i[334:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23873:29:23873:41|Input port bits 237 to 174 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23873:29:23873:41|Input port bits 136 to 0 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23884:20:23884:24|Input rs3_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23885:16:23885:26|Input rs3_valid_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23888:38:23888:53|Input rd_clobber_fpr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23907:16:23907:26|Input fpu_ready_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23921:44:23921:51|Input we_fpr_i is unused.
Finished optimization stage 2 on issue_read_operands_rs3_len_t_35_rs3_len_t_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15778:30:15778:34|Input clk_i is unused.

Only the first 100 messages of id &apos;CL159&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synlog\StandaloneRiscv_impl_1_compiler.srr -id CL159&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL159} -count unlimited&apos; in the Tcl shell.
Finished optimization stage 2 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 2 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 2 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 2 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 2 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 2 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 2 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 2 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 2 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 2 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 2 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 .......
Finished optimization stage 2 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 .......
Finished optimization stage 2 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 .......
Finished optimization stage 2 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 .......
Finished optimization stage 2 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 .......
Finished optimization stage 2 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 .......
Finished optimization stage 2 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 .......
Finished optimization stage 2 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 .......
Finished optimization stage 2 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 .......
Finished optimization stage 2 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 .......
Finished optimization stage 2 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 .......
Finished optimization stage 2 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 301MB)
Running optimization stage 2 on scoreboard_rs3_len_t_2_0_4s_2s_10_layer0 .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Found RAM mem_q, depth=4, width=32
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26885:42:26885:56|Input port bits 302 to 301 of decoded_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26895:35:26895:51|Input port bits 69 to 37 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26895:35:26895:51|Input port bits 4 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[0][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[1][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[2][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[3][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[4][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[5][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[6][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[7][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[8][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[9][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[10][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[11][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[12][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[13][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[14][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[15][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[16][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[17][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[18][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[19][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[20][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[21][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[22][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[23][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[24][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[25][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[26][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[27][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[28][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[29][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[30][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26864:63:26864:78|*Unassigned bits of rd_clobber_fpr_o[31][3:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on scoreboard_rs3_len_t_2_0_4s_2s_10_layer0 (CPU Time 0h:00m:04s, Memory Used current: 292MB peak: 343MB)
Running optimization stage 2 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 .......
Finished optimization stage 2 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 343MB)
Running optimization stage 2 on id_stage_9_layer0 .......
Finished optimization stage 2 on id_stage_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 343MB)
Running optimization stage 2 on decoder_8_layer0 .......
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21542:22:21542:26|Input port bit 0 of irq_i[1:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bits 97 to 78 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 76 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 74 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 72 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 70 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 68 of irq_ctrl_i[97:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bits 66 to 46 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 44 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 42 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 40 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 38 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 36 of irq_ctrl_i[97:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bits 34 to 14 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 12 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 10 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 8 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 6 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 4 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21543:21:21543:30|Input port bit 2 of irq_ctrl_i[97:0] is unused

@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2308:18:2308:26|*Unassigned bits of instruction_o.rs1_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2309:18:2309:26|*Unassigned bits of instruction_o.rs2_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2310:28:2310:35|*Unassigned bits of instruction_o.lsu_addr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2311:32:2311:40|*Unassigned bits of instruction_o.lsu_rmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2312:32:2312:40|*Unassigned bits of instruction_o.lsu_wmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:2313:18:2313:26|*Unassigned bits of instruction_o.lsu_wdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on decoder_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on instr_scan_7_layer0 .......
Finished optimization stage 2 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on AsyncThreePortRam_7s_128_3s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Found RAM mem, depth=128, width=3
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Found RAM mem, depth=128, width=3
Finished optimization stage 2 on AsyncThreePortRam_7s_128_3s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on bht_128_2s_128_0s_1s_9s_6_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29274:74:29274:78|Input port bits 31 to 9 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29274:74:29274:78|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29275:74:29275:85|Input port bits 32 to 10 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29275:74:29275:85|Input port bits 2 to 1 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on bht_128_2s_128_0s_1s_9s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on SyncDpRam_5s_32s_33s_0s_1s .......
Finished optimization stage 2 on SyncDpRam_5s_32s_33s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29094:34:29094:38|Input port bits 31 to 7 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29094:34:29094:38|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29095:35:29095:46|Input port bits 63 to 39 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29095:35:29095:46|Input port bits 33 to 32 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on ras_2_4_layer0 .......
Finished optimization stage 2 on ras_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on frontend_3_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30130:24:30130:36|Input port bits 128 to 97 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30130:24:30130:36|Input port bits 32 to 0 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on frontend_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_69s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Found RAM mem, depth=4, width=69
Finished optimization stage 2 on AsyncDpRam_2s_4s_69s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on fifo_v3__gen0_1_0_32s_4s_2s_4s .......
Finished optimization stage 2 on fifo_v3__gen0_1_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on instr_queue_2_layer0 .......
Finished optimization stage 2 on instr_queue_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_32s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Found RAM mem, depth=4, width=32
Finished optimization stage 2 on AsyncDpRam_2s_4s_32s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on fifo_v3_0_32s_4s_2s_4s .......
Finished optimization stage 2 on fifo_v3_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)
Running optimization stage 2 on instr_realign_1_layer0 .......
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 343MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:04s; Memory used current: 289MB peak: 343MB)


Process completed successfully.
# Wed Oct 23 16:12:14 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 23 16:12:15 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synwork\StandaloneRiscv_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:06s; Memory used current: 32MB peak: 35MB)

Process took 0h:01m:06s realtime, 0h:01m:06s cputime

Process completed successfully.
# Wed Oct 23 16:12:15 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
File C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\standalone_riscv\StandaloneRiscv\impl_1\synwork\StandaloneRiscv_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 23 16:12:17 2024

###########################################################]
Premap Report

# Wed Oct 23 16:12:18 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 123R, Built Jun 14 2024 11:20:26, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 214MB peak: 214MB)

Reading constraint file: C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\StandaloneRiscv_impl_1_scck.rpt 
See clock summary report &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\StandaloneRiscv_impl_1_scck.rpt&quot;
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 259MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 260MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 264MB peak: 264MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 264MB peak: 266MB)

@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29112:9:29112:16|Removing instance i_unread (in view: work.btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29289:9:29289:16|Removing instance i_unread (in view: work.bht_128_2s_128_0s_1s_9s_6_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30027:9:30027:27|Removing instance i_unread_instr_fifo (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30026:9:30026:25|Removing instance i_unread_fifo_pos (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30025:9:30025:20|Removing instance i_unread_lzc (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30024:9:30024:28|Removing instance i_unread_branch_mask (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30023:9:30023:29|Removing instance i_unread_address_fifo (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
NConnInternalConnection caching is on
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[0\][71:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000000000&quot; on instance mem\[1\][37:0].
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000000000&quot; on instance mem\[0\][37:0].
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[1\][110:0].
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[0\][110:0].

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 324MB peak: 324MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 324MB peak: 325MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 324MB peak: 325MB)

@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23833:2:23833:10|Removing sequential instance i_cva6.id_stage_i.issue_q.sbe.ex.valid because it is equivalent to instance i_cva6.id_stage_i.issue_q.sbe.valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24773:8:24773:19|Removing instance ldbuf_free_index_multi_gen\.lzc_windex_i (in view: work.load_unit_0_1s_23_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50795:4:50795:12|Removing instance i_pmp_ptw (in view: work.cva6_ptw_sv32_1s_31_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.w (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.d (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[0\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.w (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.d (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51270:2:51270:10|Removing sequential instance content_q\[1\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50605:4:50605:13|Removing instance i_pmp_data (in view: work.cva6_mmu_sv32_2s_2s_1s_21s_33_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50444:4:50444:11|Removing instance i_pmp_if (in view: work.cva6_mmu_sv32_2s_2s_1s_21s_33_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25529:4:25529:19|Removing instance i_pipe_reg_store (in view: work.load_store_unit_1s_25_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27232:4:27232:12|Removing instance i_sel_rs3 (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27105:6:27105:23|Removing instance gen_sel_clobbers\[0\]\.i_sel_gpr_clobbers (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) because it does not drive other instances.
@W: MO129 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24400:2:24400:10|Sequential instance i_cva6.issue_stage_i.i_issue_read_operands.is_compressed_instr_o is reduced to a combinational gate by constant propagation.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31161:4:31161:15|Removing instance i_lzc_rd_hit (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31153:4:31153:20|Removing instance i_lzc_wbuffer_hit (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15916:10:15916:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_wbuffer_t_41_2s_32s_0_0_0_1_1__internal_typedef_140(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15907:10:15907:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_wbuffer_t_41_2s_32s_0_0_0_1_1__internal_typedef_140(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15916:10:15916:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_wbuffer_t_40_2s_32s_0_0_1_1_1__internal_typedef_138(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15907:10:15907:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_wbuffer_t_40_2s_32s_0_0_1_1_1__internal_typedef_138(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32367:4:32367:12|Removing instance i_hit_lzc (in view: work.wt_dcache_wbuffer_42_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rd_shift_user_q\[0\][31:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rd_shift_user_q\[3\][31:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rd_shift_user_q\[2\][31:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rd_shift_user_q\[1\][31:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[0\][105] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[0\][104] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[0\][103] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[0\][6] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[1\][105] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[1\][104] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[1\][103] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[1\][6] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15916:10:15916:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:15907:10:15907:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9(verilog)) because it does not drive other instances.
@W: MO129 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.inv_q is reduced to a combinational gate by constant propagation.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33380:4:33380:12|Removing instance i_lzc_hit (in view: work.cva6_icache_0s_39_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance icache_rtrn_tid_q[1:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[0\][37] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[0\][36] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[0\][35] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[1\][37] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[1\][36] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Removing sequential instance mem\[1\][35] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14909:4:14909:12|Removing sequential instance write_pointer_q[1:0] (in view: work.fifo_v3_0_2s_4s_2s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14909:4:14909:12|Removing sequential instance read_pointer_q[1:0] (in view: work.fifo_v3_0_2s_4s_2s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:14932:10:14932:17|Removing instance gen_fpga_queue\.fifo_ram (in view: work.fifo_v3_0_2s_4s_2s_4s_3(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance speculative_q (in view: work.frontend_3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance Mem_DP[32:0] (in view: work.SyncDpRam_5s_32s_33s_0s_1s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23833:2:23833:10|Removing sequential instance issue_q\.is_ctrl_flow (in view: work.id_stage_9_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 325MB peak: 325MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 325MB peak: 326MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 325MB peak: 326MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine state_q[2:0] (in view: work.serdiv_32s_0s_18_layer0(verilog))
original code -&gt; new code
   00 -&gt; 00
   01 -&gt; 01
   10 -&gt; 10
Encoding state machine state_q[6:0] (in view: work.cva6_ptw_sv32_1s_31_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine state_q[6:0] (in view: work.load_unit_0_1s_23_layer0(verilog))
original code -&gt; new code
   0000 -&gt; 0000001
   0001 -&gt; 0000010
   0010 -&gt; 0000100
   0011 -&gt; 0001000
   0100 -&gt; 0010000
   0110 -&gt; 0100000
   0111 -&gt; 1000000
Encoding state machine state_q[5:0] (in view: work.cva6_icache_0s_39_layer0(verilog))
original code -&gt; new code
   000 -&gt; 000001
   001 -&gt; 000010
   010 -&gt; 000100
   011 -&gt; 001000
   100 -&gt; 010000
   101 -&gt; 100000
Encoding state machine state_q[6:0] (in view: work.wt_dcache_missunit_1_4s_41_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl_1_45_layer0_2(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl_1_45_layer0_1(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl_1_45_layer0_0(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine wr_state_q[4:0] (in view: work.axi_shim__gen35__gen36_45_4_2s_46_layer0(verilog))
original code -&gt; new code
   0000 -&gt; 00001
   0001 -&gt; 00010
   0010 -&gt; 00100
   0011 -&gt; 01000
   0100 -&gt; 10000

Starting clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 334MB peak: 334MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 334MB peak: 335MB)

@N: FX1185 |Applying syn_allowed_resources blockrams=3 on compile point issue_stage_0_4s_13_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=15 on compile point ex_stage_1s_34_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=1 on compile point csr_regfile_1s_6s_1075056897_36_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=41 on compile point wt_dcache_4s_1s_44_layer0 
@N: FX1184 |Applying syn_allowed_resources blockrams=990 on top level netlist ariane 

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 334MB peak: 335MB)



Clock Summary
******************

          Start                                                          Requested     Requested     Clock        Clock          Clock
Level     Clock                                                          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       ariane|clk_i                                                   200.0 MHz     5.000         inferred     (multiple)     7251 
                                                                                                                                      
0 -       load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     200.0 MHz     5.000         inferred     (multiple)     32   
======================================================================================================================================



Clock Load Summary
***********************

                                                               Clock     Source                                                             Clock Pin                                                          Non-clock Pin     Non-clock Pin                                                       
Clock                                                          Load      Pin                                                                Seq Example                                                        Seq Example       Comb Example                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ariane|clk_i                                                   7251      clk_i(port)                                                        i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.amo_gen_r_q.C     -                 -                                                                   
                                                                                                                                                                                                                                                                                                     
load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     32        i_cva6.ex_stage_i.lsu_i.i_load_unit.rdata_is_fp_signed.OUT(or)     i_cva6.ex_stage_i.lsu_i.i_load_unit.result_o[0].C                  -                 i_cva6.ex_stage_i.lsu_i.i_load_unit.un1_rdata_is_fp_signed.I[0](inv)
=====================================================================================================================================================================================================================================================================================================

@W: MT530 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Found inferred clock ariane|clk_i which controls 7251 sequential elements including i_cva6.i_frontend.i_instr_realign.unaligned_instr_q[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25133:11:25133:14|Found inferred clock load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock which controls 32 sequential elements including i_cva6.ex_stage_i.lsu_i.i_load_unit.result_o[31]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6391 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 instances converted, 32 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk_i               port                   6391       i_cva6.csr_regfile_i.dcache_q[0]
========================================================================================================
============================================================================================= Gated/Generated Clocks =============================================================================================
Clock Tree ID     Driving Element                                                Drive Element Type     Unconverted Fanout     Sample Instance                                      Explanation                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       i_cva6.ex_stage_i.lsu_i.i_load_unit.rdata_is_fp_signed.OUT     or                     32                     i_cva6.ex_stage_i.lsu_i.i_load_unit.result_o[31]     Clock Optimization not enabled
==================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 320MB peak: 335MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 324MB peak: 335MB)


Finished constraint checker (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 331MB peak: 335MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 227MB peak: 335MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Wed Oct 23 16:12:24 2024

###########################################################]
Map &amp; Optimize Report

# Wed Oct 23 16:12:25 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 123R, Built Jun 14 2024 11:20:26, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30857:2:30857:10|Removing sequential instance state_q[4] (in view: work.wt_dcache_ctrl_1_45_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30857:2:30857:10|Removing sequential instance state_q[3] (in view: work.wt_dcache_ctrl_1_45_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30857:2:30857:10|Removing sequential instance state_q[0] (in view: work.wt_dcache_ctrl_1_45_layer0_2(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24464:7:24464:17|Found compile point of type hard on View view:work.issue_stage_0_4s_13_layer0(verilog) 
@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22937:7:22937:14|Found compile point of type hard on View view:work.ex_stage_1s_34_layer0(verilog) 
@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19997:7:19997:17|Found compile point of type hard on View view:work.csr_regfile_1s_6s_1075056897_36_layer0(verilog) 
@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32629:7:32629:15|Found compile point of type hard on View view:work.wt_dcache_4s_1s_44_layer0(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Wed Oct 23 16:12:26 2024
Mapping ariane as a separate process
Mapping ex_stage_1s_34_layer0 as a separate process
Mapping issue_stage_0_4s_13_layer0 as a separate process
Mapping wt_dcache_4s_1s_44_layer0 as a separate process
MCP Status: 4 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32629:7:32629:15|Mapping Compile point view:work.wt_dcache_4s_1s_44_layer0(verilog) because 
		 user requested clean build.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 270MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[1:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[1:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.data[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.data[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MF135 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|RAM i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_1[3:0] is 4 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 273MB peak: 273MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[30] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[29] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[28] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[27] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[26] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[25] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[24] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[23] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[22] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[21] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[20] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[19] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[18] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[17] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[16] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[15] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[14] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[13] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[12] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[30] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[29] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[28] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[27] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[26] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[25] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[24] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[23] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[22] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[21] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[20] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[19] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[18] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[17] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[16] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[15] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[14] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[13] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[12] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[33] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[32] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[31] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[30] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[29] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[28] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[27] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[26] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[25] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[24] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[23] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[22] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[21] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[20] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[19] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[18] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[17] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[16] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[15] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[14] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[13] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[12] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[2] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[1] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[0] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[33] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[32] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[31] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[30] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[29] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[28] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[27] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[26] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[25] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[24] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[23] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[22] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[21] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[20] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[19] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[18] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[17] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[16] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[15] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[14] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[13] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[12] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[2] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[1] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27542:2:27542:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[0] (in view: work.ariane(verilog)) because it does not drive other instances.

Only the first 100 messages of id &apos;BN362&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\wt_dcache_4s_1s_44_layer0\wt_dcache_4s_1s_44_layer0.srr -id BN362&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN362} -count unlimited&apos; in the Tcl shell.
@W: BN161 :|Net N_2126 has multiple drivers .
@W: BN161 :|Net N_2128 has multiple drivers .
@W: BN161 :|Net N_2130 has multiple drivers .
@W: BN161 :|Net N_2132 has multiple drivers .
@W: BN161 :|Net N_2134 has multiple drivers .
@W: BN161 :|Net N_2136 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27535:9:27535:45|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.ariane(verilog))
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net N_2467 has multiple drivers .
@W: BN161 :|Net N_2468 has multiple drivers .
@W: BN161 :|Net N_2469 has multiple drivers .
@W: BN161 :|Net N_2470 has multiple drivers .
@W: BN161 :|Net N_2471 has multiple drivers .
@W: BN161 :|Net N_2472 has multiple drivers .
@W: BN161 :|Net N_2473 has multiple drivers .
@W: BN161 :|Net N_2474 has multiple drivers .
@W: BN161 :|Net N_2475 has multiple drivers .
@W: BN161 :|Net N_2476 has multiple drivers .
@W: BN161 :|Net N_2477 has multiple drivers .
@W: BN161 :|Net N_2478 has multiple drivers .
@W: BN161 :|Net N_2479 has multiple drivers .
@W: BN161 :|Net N_2480 has multiple drivers .
@W: BN161 :|Net N_2481 has multiple drivers .
@W: BN161 :|Net N_2482 has multiple drivers .
@W: BN161 :|Net N_2483 has multiple drivers .
@W: BN161 :|Net N_2484 has multiple drivers .
@W: BN161 :|Net N_2485 has multiple drivers .
@W: BN161 :|Net N_2486 has multiple drivers .
@W: BN161 :|Net N_2487 has multiple drivers .
@W: BN161 :|Net N_2488 has multiple drivers .
@W: BN161 :|Net N_2489 has multiple drivers .
@W: BN161 :|Net N_2490 has multiple drivers .
@W: BN161 :|Net N_2491 has multiple drivers .
@W: BN161 :|Net N_2492 has multiple drivers .
@W: BN161 :|Net N_2493 has multiple drivers .
@W: BN161 :|Net N_2494 has multiple drivers .
@W: BN161 :|Net N_2495 has multiple drivers .
@W: BN161 :|Net N_2496 has multiple drivers .
@W: BN161 :|Net N_2497 has multiple drivers .
@W: BN161 :|Net N_2498 has multiple drivers .
@W: BN161 :|Net N_2499 has multiple drivers .
@W: BN161 :|Net N_2500 has multiple drivers .
@W: BN161 :|Net N_2501 has multiple drivers .
@W: BN161 :|Net N_2502 has multiple drivers .
@W: BN161 :|Net N_2503 has multiple drivers .
@W: BN161 :|Net N_2504 has multiple drivers .
@W: BN161 :|Net N_2505 has multiple drivers .
@W: BN161 :|Net N_2506 has multiple drivers .
@W: BN161 :|Net N_2507 has multiple drivers .
@W: BN161 :|Net N_2508 has multiple drivers .
@W: BN161 :|Net N_2509 has multiple drivers .
@W: BN161 :|Net N_2510 has multiple drivers .
@W: BN161 :|Net N_2511 has multiple drivers .
@W: BN161 :|Net N_2512 has multiple drivers .
@W: BN161 :|Net N_2513 has multiple drivers .
@W: BN161 :|Net N_2514 has multiple drivers .
@W: BN161 :|Net N_2515 has multiple drivers .
@W: BN161 :|Net N_2516 has multiple drivers .
@W: BN161 :|Net N_2517 has multiple drivers .
@W: BN161 :|Net N_2518 has multiple drivers .
@W: BN161 :|Net N_2519 has multiple drivers .
@W: BN161 :|Net N_2520 has multiple drivers .
@W: BN161 :|Net N_2521 has multiple drivers .
@W: BN161 :|Net N_2522 has multiple drivers .
@W: BN161 :|Net N_2523 has multiple drivers .
@W: BN161 :|Net N_2524 has multiple drivers .
@W: BN161 :|Net N_2525 has multiple drivers .
@W: BN161 :|Net N_2526 has multiple drivers .
@W: BN161 :|Net N_2527 has multiple drivers .
@W: BN161 :|Net N_2528 has multiple drivers .
@W: BN161 :|Net N_2529 has multiple drivers .
@W: BN161 :|Net N_2530 has multiple drivers .
@W: BN161 :|Net N_2531 has multiple drivers .
@W: BN161 :|Net N_2532 has multiple drivers .
@W: BN161 :|Net N_2533 has multiple drivers .
@W: BN161 :|Net N_2534 has multiple drivers .
@W: BN161 :|Net N_2535 has multiple drivers .
@W: BN161 :|Net N_2536 has multiple drivers .
@W: BN161 :|Net N_2537 has multiple drivers .
@W: BN161 :|Net N_2538 has multiple drivers .
@W: BN161 :|Net N_2539 has multiple drivers .
@W: BN161 :|Net N_2540 has multiple drivers .
@W: BN161 :|Net N_2541 has multiple drivers .
@W: BN161 :|Net N_2542 has multiple drivers .
@W: BN161 :|Net N_2543 has multiple drivers .
@W: BN161 :|Net N_2544 has multiple drivers .
@W: BN161 :|Net N_2545 has multiple drivers .
@W: BN161 :|Net N_2546 has multiple drivers .
@W: BN161 :|Net N_2547 has multiple drivers .
@W: BN161 :|Net N_2548 has multiple drivers .
@W: BN161 :|Net N_2549 has multiple drivers .
@W: BN161 :|Net N_2550 has multiple drivers .
@W: BN161 :|Net N_2551 has multiple drivers .
@W: BN161 :|Net N_2552 has multiple drivers .
@W: BN161 :|Net N_2553 has multiple drivers .
@W: BN161 :|Net N_2554 has multiple drivers .
@W: BN161 :|Net N_2555 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\wt_dcache_4s_1s_44_layer0\wt_dcache_4s_1s_44_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30857:2:30857:10|Removing instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl.address_off_q[1] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl.address_off_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31921:2:31921:10|Found counter in view:work.wt_dcache_4s_1s_44_layer0(verilog) instance i_wt_dcache_missunit.cnt_q[7:0] 
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l0\.un18_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l1\.un38_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l2\.un58_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l3\.un78_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un7_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un17_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[2\]\.un27_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un37_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:16253:2:16253:10|Found counter in view:work.exp_backoff_3s_16s_16s(verilog) instance cnt_q[15:0] 
@N: MF135 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|RAM i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0] is 4 words by 1 bits.
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Generating RAM tx_stat_q_1[3:0]
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32345:54:32345:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un3_inval_hit (in view: work.wt_dcache_wbuffer_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32345:54:32345:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un11_inval_hit (in view: work.wt_dcache_wbuffer_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32346:54:32346:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un6_inval_hit (in view: work.wt_dcache_wbuffer_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32346:54:32346:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un14_inval_hit (in view: work.wt_dcache_wbuffer_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32339:43:32339:160|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un6_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32339:43:32339:160|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un14_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer_42_layer0(verilog))
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_tag_srams\[1\]\.i_tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_tag_srams\[0\]\.i_tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31148:63:31148:167|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_wbuffer_hit\[0\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31148:63:31148:167|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_wbuffer_hit\[1\]\.un22_wbuffer_hit_oh (in view: work.wt_dcache_mem_4s_3s_43_layer0(verilog))
@N: MF794 |RAM tx_stat_q_1[3:0] required 8 registers during mapping 
@N: MF794 |RAM tx_stat_q[0] required 1 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 275MB peak: 275MB)


Finished factoring (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 309MB peak: 309MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Removing instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram2_[0] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Removing instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram0_[0] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Removing instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram1_[0] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[1].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32522:2:32522:10|Removing instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram3_[0] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[3].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:47s; Memory used current: 392MB peak: 404MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 392MB peak: 404MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 409MB peak: 409MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:03s; Memory used current: 409MB peak: 410MB)


Finished preparing to map (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:04s; Memory used current: 410MB peak: 410MB)


Finished technology mapping (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:07s; Memory used current: 437MB peak: 469MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:07s		    -8.06ns		2857 /      1295
   2		0h:01m:07s		    -8.06ns		2846 /      1295
   3		0h:01m:07s		    -7.92ns		2850 /      1295
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24128:2:24128:10|Replicating instance i_cva6.issue_stage_i.i_issue_read_operands.lsu_valid_q (in view: work.ariane(verilog)) with 66 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:01m:09s		    -7.81ns		2870 /      1298

   5		0h:01m:09s		    -7.81ns		2867 /      1298

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 437MB peak: 469MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:11s; Memory used current: 437MB peak: 469MB)


Finished mapping wt_dcache_4s_1s_44_layer0
Mapping csr_regfile_1s_6s_1075056897_36_layer0 as a separate process
MCP Status: 4 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22937:7:22937:14|Mapping Compile point view:work.ex_stage_1s_34_layer0(verilog) because 
		 user requested clean build.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 276MB peak: 277MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_ex_stage_1s_34_layer0_verilog_0_0_0_0_0_0_0_inst (in view: work.ariane(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_ex_stage_1s_34_layer0_verilog_0_0_0_0_0_0_inst (in view: work.ariane(verilog)) because it does not drive other instances.
@W: MO129 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51013:2:51013:10|Sequential instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_ptw.state_q[5] is reduced to a combinational gate by constant propagation.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.ex\.tval[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.bp\.predict_address[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.is_compressed (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.ex\.tval[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.bp\.predict_address[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.is_compressed (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.ex\.tval[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.bp\.predict_address[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.is_compressed (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.ex\.tval[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.is_compressed (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|ROM i_cva6.csr_regfile_i.csr_update\.flush_o_2 (in view: work.ariane(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|Found ROM i_cva6.csr_regfile_i.csr_update\.flush_o_2 (in view: work.ariane(verilog)) with 150 words by 1 bit.
@W: BN161 :|Net N_17832 has multiple drivers .
@W: BN161 :|Net N_17835 has multiple drivers .
@W: BN161 :|Net N_17836 has multiple drivers .
@W: BN161 :|Net N_17841 has multiple drivers .
@W: BN161 :|Net i_cva6.csr_regfile_i.csr_update$flush_o_2 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 283MB peak: 283MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31921:2:31921:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[1] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31921:2:31921:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[0] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[1] (in view: work.ariane(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[0] (in view: work.ariane(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[3] (in view: work.ariane(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[2] (in view: work.ariane(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[1] (in view: work.ariane(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[0] (in view: work.ariane(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN161 :|Net inp_0_sn[38] has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_0_sqmuxa_2_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_1_sqmuxa_1_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net inp_0_sn_0[38] has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_0_sqmuxa_2_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_1_sqmuxa_1_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net inp_0_sn_1[38] has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_0_sqmuxa_2_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_1_sqmuxa_1_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net inp_0_sn_2[38] has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_0_sqmuxa_2_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_1_sqmuxa_1_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$cause_0_sqmuxa_3_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$cause_1_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$cause_0_sqmuxa_4_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$cause_1_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$cause_0_sqmuxa_4_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$cause_1_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$cause_0_sqmuxa_3_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$cause_1_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$bp$predict_address_0_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$bp$predict_address_0_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$bp$predict_address_0_sqmuxa_2_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$bp$predict_address_0_sqmuxa_2_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_0[245] has multiple drivers .
@W: BN161 :|Net N_17911 has multiple drivers .
@W: BN161 :|Net N_17914 has multiple drivers .
@W: BN161 :|Net N_17916 has multiple drivers .
@W: BN161 :|Net N_17918 has multiple drivers .
@W: BN161 :|Net N_17920 has multiple drivers .
@W: BN161 :|Net N_17921 has multiple drivers .
@W: BN161 :|Net N_17930 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32339:43:32339:160|Found 32 by 32 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[1\]\.un14_wbuffer_hit_oh (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32339:43:32339:160|Found 32 by 32 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[0\]\.un6_wbuffer_hit_oh (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31148:63:31148:167|Found 32 by 32 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un10_wbuffer_hit_oh (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31148:63:31148:167|Found 32 by 32 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un22_wbuffer_hit_oh (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33372:25:33372:52|Found 22 by 22 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33372:25:33372:52|Found 22 by 22 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_cva6.issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_cva6.issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.ariane(verilog))
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net N_18979 has multiple drivers .
@W: BN161 :|Net N_18980 has multiple drivers .
@W: BN161 :|Net N_18981 has multiple drivers .
@W: BN161 :|Net N_18982 has multiple drivers .
@W: BN161 :|Net N_18983 has multiple drivers .
@W: BN161 :|Net N_18984 has multiple drivers .
@W: BN161 :|Net N_18985 has multiple drivers .
@W: BN161 :|Net N_18986 has multiple drivers .
@W: BN161 :|Net N_18987 has multiple drivers .
@W: BN161 :|Net N_18988 has multiple drivers .
@W: BN161 :|Net N_18989 has multiple drivers .
@W: BN161 :|Net N_18990 has multiple drivers .
@W: BN161 :|Net N_18991 has multiple drivers .
@W: BN161 :|Net N_18992 has multiple drivers .
@W: BN161 :|Net N_18993 has multiple drivers .
@W: BN161 :|Net N_18994 has multiple drivers .
@W: BN161 :|Net N_18995 has multiple drivers .
@W: BN161 :|Net N_18996 has multiple drivers .
@W: BN161 :|Net N_18997 has multiple drivers .
@W: BN161 :|Net N_18998 has multiple drivers .
@W: BN161 :|Net N_18999 has multiple drivers .
@W: BN161 :|Net N_19000 has multiple drivers .
@W: BN161 :|Net N_19001 has multiple drivers .
@W: BN161 :|Net N_19002 has multiple drivers .
@W: BN161 :|Net N_19003 has multiple drivers .
@W: BN161 :|Net N_19004 has multiple drivers .
@W: BN161 :|Net N_19005 has multiple drivers .
@W: BN161 :|Net N_19006 has multiple drivers .
@W: BN161 :|Net N_19007 has multiple drivers .
@W: BN161 :|Net N_19008 has multiple drivers .
@W: BN161 :|Net N_19009 has multiple drivers .
@W: BN161 :|Net N_19010 has multiple drivers .
@W: BN161 :|Net N_19011 has multiple drivers .
@W: BN161 :|Net N_19012 has multiple drivers .
@W: BN161 :|Net N_19013 has multiple drivers .
@W: BN161 :|Net N_19014 has multiple drivers .
@W: BN161 :|Net N_19015 has multiple drivers .
@W: BN161 :|Net N_19016 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\ex_stage_1s_34_layer0\ex_stage_1s_34_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18781:57:18781:107|Found 32 by 32 bit equality operator (&apos;==&apos;) branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Found counter in view:work.serdiv_32s_0s_18_layer0(verilog) instance cnt_q[4:0] 
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26271:25:26271:41|Found 32 by 32 bit equality operator (&apos;==&apos;) un2_ab_comp (in view: work.serdiv_32s_0s_18_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51153:29:51153:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51153:29:51153:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51154:29:51154:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51154:29:51154:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51124:99:51124:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51124:99:51124:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51125:31:51125:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51125:31:51125:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51153:29:51153:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51153:29:51153:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51154:29:51154:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51154:29:51154:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51124:99:51124:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51124:99:51124:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51125:31:51125:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51125:31:51125:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[12] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[13] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[14] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[15] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[16] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[17] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[18] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[19] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[20] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[21] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[22] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[23] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[24] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[25] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[26] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[27] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[28] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[29] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[30] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[31] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[53:0] (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[1\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[53:0] (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Removing sequential instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.RdData_DN[53:0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.RdData_DN[53:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Removing sequential instance gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.RdData_DN[53:0] (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51537:96:51537:127|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l1\.un1_vpn1_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51537:96:51537:127|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l0\.un1_vpn1_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51538:38:51538:69|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l0\.un1_vpn0_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51538:38:51538:69|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l1\.un1_vpn0_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l0\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l1\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l2\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l3\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l0\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27535:9:27535:45|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l1\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l2\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l3\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF794 |RAM gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[53:0] required 98 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 298MB peak: 298MB)


Finished factoring (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 348MB peak: 348MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[1] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[2] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[3] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[4] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[5] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[6] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[7] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[8] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[9] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[10] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[11] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[12] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[13] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[14] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[15] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[16] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[17] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[18] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51559:2:51559:10|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[19] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id_0[79:0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id[79:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].address_offset_0[2:0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].address_offset[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].address_offset_0[3:0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].address_offset[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id_0[78:0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id[78:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation_0[7:0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27968:2:27968:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_store_unit.st_data_q_0[31:0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.i_store_unit.st_data_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_2[0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_1[0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26109:2:26109:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_multiplier.mult_valid_q_1 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_multiplier.mult_valid_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26109:2:26109:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_2 because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1 because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0 because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].vaddr_0[2] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].vaddr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value &quot;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0&quot; on instance lsu_i.i_store_unit.genblk1\.i_amo_buffer.i_amo_fifo.gen_fpga_queue\.fifo_ram.mem\[0\][33:2].
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[33] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[32] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[31] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[30] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[29] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[28] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[27] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[26] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[25] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[24] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[23] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[22] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[21] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[20] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[19] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[18] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[17] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[16] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[15] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[14] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[13] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[12] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[11] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1�i_amo_buffer.i_amo_fifo.gen_fpga_queue�fifo_ram.mem�0�[3] (of type dffe). Initial value must be either 0 or 1.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 436MB peak: 458MB)

@N: FA113 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26275:20:26275:76|Pipelining module add_out[31:0]. For more information, search for &quot;pipelining&quot; in Online Help.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Pushed in register op_a_q[31:0].

Starting Early Timing Optimization (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 439MB peak: 458MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:22s; Memory used current: 445MB peak: 458MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 445MB peak: 458MB)

@N: FX211 |Packed ROM lsu_i.i_store_unit.amo_op_d_0[3:0] (7 input, 4 output) to Block SelectRAM 

Finished preparing to map (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:27s; Memory used current: 445MB peak: 458MB)


Finished technology mapping (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:35s; Memory used current: 519MB peak: 519MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:36s		   -14.19ns		6637 /      3708
   2		0h:01m:36s		   -13.97ns		6561 /      3708
   3		0h:01m:36s		   -13.15ns		6568 /      3708
   4		0h:01m:37s		   -13.15ns		6567 /      3708
   5		0h:01m:37s		   -13.15ns		6566 /      3708
   6		0h:01m:38s		   -13.16ns		6565 /      3708
   7		0h:01m:38s		   -13.16ns		6564 /      3708
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.commit_pointer_q\[0\][0] (in view: work.ariane(verilog)) with 52 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.commit_pointer_q\[0\][1] (in view: work.ariane(verilog)) with 98 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[2] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[2] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[1] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[2] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[1] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[1] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[1] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[0] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[0] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[0] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[0] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[2] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.ariane(verilog)) with 32 loads 1 time to improve timing.
Timing driven replication report
Added 22 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   8		0h:01m:44s		   -13.39ns		6572 /      3730
   9		0h:01m:45s		   -12.38ns		6580 /      3730
  10		0h:01m:45s		   -11.75ns		6588 /      3730
  11		0h:01m:46s		   -11.74ns		6587 /      3730
  12		0h:01m:46s		   -11.69ns		6588 /      3730
  13		0h:01m:46s		   -11.72ns		6587 /      3730
  14		0h:01m:47s		   -11.40ns		6592 /      3730
  15		0h:01m:48s		   -11.16ns		6598 /      3730
  16		0h:01m:49s		   -11.16ns		6600 /      3730
  17		0h:01m:50s		   -11.16ns		6602 /      3730
  18		0h:01m:51s		   -11.16ns		6602 /      3730
  19		0h:01m:52s		   -11.16ns		6604 /      3730
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Replicating instance lsu_i.gen_mmu_sv32\.i_cva6_mmu.misaligned_ex_q\.valid (in view: work.ex_stage_1s_34_layer0(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Replicating instance i_cva6.csr_regfile_i.debug_mode_q (in view: work.ariane(verilog)) with 28 loads 2 times to improve timing.
Added 3 Registers via timing driven replication
Added 1 LUTs via timing driven replication


  20		0h:01m:53s		   -10.97ns		6615 /      3733
  21		0h:01m:53s		   -10.77ns		6617 /      3733
  22		0h:01m:54s		   -10.62ns		6623 /      3733
  23		0h:01m:54s		   -10.76ns		6632 /      3733
  24		0h:01m:55s		   -10.76ns		6632 /      3733
  25		0h:01m:56s		   -10.52ns		6633 /      3733
  26		0h:01m:56s		   -10.38ns		6641 /      3733
  27		0h:01m:57s		   -10.34ns		6642 /      3733
  28		0h:01m:58s		   -10.33ns		6645 /      3733
  29		0h:01m:59s		   -10.33ns		6646 /      3733
  30		0h:02m:00s		   -10.24ns		6651 /      3733
  31		0h:02m:01s		   -10.24ns		6651 /      3733
  32		0h:02m:03s		   -10.45ns		6654 /      3733
  33		0h:02m:04s		   -10.24ns		6653 /      3733
  34		0h:02m:05s		   -10.29ns		6653 /      3733

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:07s; CPU Time elapsed 0h:02m:06s; Memory used current: 473MB peak: 520MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[1\]\.fu[3] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[0\]\.fu[3] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:50618:2:50618:10|Removing sequential instance lsu_i.gen_mmu_sv32\.i_cva6_mmu.misaligned_ex_q\.cause[0] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance lsu_i.i_load_unit.ldbuf_q\[1\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24805:2:24805:10|Removing sequential instance lsu_i.i_load_unit.ldbuf_q\[0\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:02m:09s; CPU Time elapsed 0h:02m:08s; Memory used current: 475MB peak: 520MB)


Finished mapping ex_stage_1s_34_layer0
MCP Status: 3 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24464:7:24464:17|Mapping Compile point view:work.issue_stage_0_4s_13_layer0(verilog) because 
		 user requested clean build.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 272MB peak: 273MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_issue_stage_0_4s_13_layer0_verilog_0_0_0_0_0_0_0_inst (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.valid (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.fu[3:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[1:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.valid (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.fu[3:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Removing sequential instance i_cva6.ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[1:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.rs2_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.rs1_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.lsu_wdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.lsu_addr[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.rs2_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.rs1_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.lsu_wdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.lsu_addr[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.rs2_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.rs1_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.lsu_wdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.lsu_addr[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.rs2_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.rs1_rdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.lsu_wdata[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.lsu_addr[31:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.rs2[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.rs1[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.rs2[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.rs1[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.rs2[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.rs1[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.rs2[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.rs1[4:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.lsu_wmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.lsu_rmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.lsu_wmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.lsu_rmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.lsu_wmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.lsu_rmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.lsu_wmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.lsu_rmask[3:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[3\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[2\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[1\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance mem_q\[0\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|ROM i_cva6.csr_regfile_i.csr_update\.flush_o_2 (in view: work.ariane(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|Found ROM i_cva6.csr_regfile_i.csr_update\.flush_o_2 (in view: work.ariane(verilog)) with 150 words by 1 bit.
@W: BN161 :|Net N_16354 has multiple drivers .
@W: BN161 :|Net N_16357 has multiple drivers .
@W: BN161 :|Net N_16358 has multiple drivers .
@W: BN161 :|Net N_16363 has multiple drivers .
@W: BN161 :|Net i_cva6.csr_regfile_i.csr_update$flush_o_2 has multiple drivers .
@N: MF135 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|RAM i_cva6.issue_stage_i.i_scoreboard.mem_q[334:303] is 4 words by 32 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 279MB peak: 279MB)

@W: BN161 :|Net i_cva6.ex_stage_i.alu_valid_i_sn has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.flu_result_o9_sn has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.flu_result_o10_sn has multiple drivers .
@W: BN161 :|Net N_16526 has multiple drivers .
@W: BN161 :|Net N_16530 has multiple drivers .
@W: BN161 :|Net N_16534 has multiple drivers .
@W: BN161 :|Net N_16536 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18781:57:18781:107|Found 32 by 32 bit equality operator (&apos;==&apos;) i_cva6.ex_stage_i.branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.ariane(verilog))
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_0 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_1 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_2 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_3 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_4 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_5 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_6 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_7 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_8 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_9 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_10 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_11 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_12 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_13 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_14 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_15 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_16 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_17 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_18 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_19 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_20 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_21 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_22 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_23 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_24 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_25 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_26 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_27 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_28 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_29 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_30 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_31 has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.alu_i.less_32 has multiple drivers .
@W: BN161 :|Net N_18313 has multiple drivers .
@W: BN161 :|Net N_18314 has multiple drivers .
@W: BN161 :|Net N_18315 has multiple drivers .
@W: BN161 :|Net N_18316 has multiple drivers .
@W: BN161 :|Net N_18317 has multiple drivers .
@W: BN161 :|Net N_18318 has multiple drivers .
@W: BN161 :|Net N_18319 has multiple drivers .
@W: BN161 :|Net N_18320 has multiple drivers .
@W: BN161 :|Net N_18321 has multiple drivers .
@W: BN161 :|Net N_18322 has multiple drivers .
@W: BN161 :|Net N_18323 has multiple drivers .
@W: BN161 :|Net N_18324 has multiple drivers .
@W: BN161 :|Net N_18325 has multiple drivers .
@W: BN161 :|Net N_18326 has multiple drivers .
@W: BN161 :|Net N_18327 has multiple drivers .
@W: BN161 :|Net N_18328 has multiple drivers .
@W: BN161 :|Net N_18329 has multiple drivers .
@W: BN161 :|Net N_18330 has multiple drivers .
@W: BN161 :|Net N_18331 has multiple drivers .
@W: BN161 :|Net N_18332 has multiple drivers .
@W: BN161 :|Net N_18333 has multiple drivers .
@W: BN161 :|Net N_18334 has multiple drivers .
@W: BN161 :|Net N_18335 has multiple drivers .
@W: BN161 :|Net N_18336 has multiple drivers .
@W: BN161 :|Net N_18337 has multiple drivers .
@W: BN161 :|Net N_18338 has multiple drivers .
@W: BN161 :|Net N_18339 has multiple drivers .
@W: BN161 :|Net N_18340 has multiple drivers .
@W: BN161 :|Net N_18341 has multiple drivers .
@W: BN161 :|Net N_18342 has multiple drivers .
@W: BN161 :|Net N_18343 has multiple drivers .
@W: BN161 :|Net N_18344 has multiple drivers .
@W: BN161 :|Net N_18345 has multiple drivers .
@W: BN161 :|Net N_18346 has multiple drivers .
@W: BN161 :|Net N_18347 has multiple drivers .
@W: BN161 :|Net N_18348 has multiple drivers .
@W: BN161 :|Net N_18349 has multiple drivers .
@W: BN161 :|Net N_18350 has multiple drivers .
@W: BN161 :|Net N_18351 has multiple drivers .
@W: BN161 :|Net N_18352 has multiple drivers .
@W: BN161 :|Net N_18353 has multiple drivers .
@W: BN161 :|Net N_18354 has multiple drivers .
@W: BN161 :|Net N_18355 has multiple drivers .
@W: BN161 :|Net N_18356 has multiple drivers .
@W: BN161 :|Net N_18357 has multiple drivers .
@W: BN161 :|Net N_18358 has multiple drivers .
@W: BN161 :|Net N_18359 has multiple drivers .
@W: BN161 :|Net N_18360 has multiple drivers .
@W: BN161 :|Net N_18361 has multiple drivers .
@W: BN161 :|Net N_18362 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\issue_stage_0_4s_13_layer0\issue_stage_0_4s_13_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26806:4:26806:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\]_1[31:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26806:4:26806:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\][31:0]
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24249:32:24249:67|Found 5 by 5 bit equality operator (&apos;==&apos;) i_issue_read_operands.issue_scoreboard_l0\.un1_issue_instr_i (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Generating RAM mem_q[334:303]
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[1\]\.un29_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[2\]\.un50_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[1\]\.un29_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[2\]\.un50_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27162:47:27162:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[1\]\.un91_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27162:47:27162:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[2\]\.un97_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27162:47:27162:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[3\]\.un103_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27165:47:27165:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[1\]\.un91_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27165:47:27165:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[2\]\.un97_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27165:47:27165:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[3\]\.un103_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_2_0_4s_2s_10_layer0(verilog))
@N: MF794 |RAM mem_q[334:303] required 4 registers during mapping 

Starting factoring (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:13s; Memory used current: 291MB peak: 291MB)


Finished factoring (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:17s; Memory used current: 313MB peak: 313MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26109:2:26109:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Removing sequential instance i_cva6.ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance i_cva6.ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:26s; Memory used current: 409MB peak: 433MB)

@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[30] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[9] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[8] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[7] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[6] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[5] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[30] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[12] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[11] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[9] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[8] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[7] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[6] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[5] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.op[7] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.op[7] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[1].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.op[7] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.op[7] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[3].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[30] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[9] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[8] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[7] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[6] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[5] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[28] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[27] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[24] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[18] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[5] because it is equivalent to instance i_cva6.issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FA113 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26275:20:26275:76|Pipelining module add_out[31:0]. For more information, search for &quot;pipelining&quot; in Online Help.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:26366:2:26366:10|Pushed in register op_a_q[31:0].
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[13] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:35s; CPU Time elapsed 0h:01m:33s; Memory used current: 411MB peak: 433MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:45s; Memory used current: 423MB peak: 433MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:46s; Memory used current: 424MB peak: 433MB)

@W: BN132 :|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_7[6] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_6[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_6[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_6[6] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6] because it is equivalent to instance i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_4[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished preparing to map (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:01m:48s; Memory used current: 424MB peak: 433MB)


Finished technology mapping (Real Time elapsed 0h:01m:56s; CPU Time elapsed 0h:01m:55s; Memory used current: 489MB peak: 530MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:56s		   -10.31ns		6346 /      2053
   2		0h:01m:56s		   -10.31ns		6297 /      2053
   3		0h:01m:56s		    -9.68ns		6301 /      2053
   4		0h:01m:56s		    -9.52ns		6304 /      2053
   5		0h:01m:57s		    -9.51ns		6308 /      2053
   6		0h:01m:58s		    -9.51ns		6308 /      2053
   7		0h:01m:58s		    -9.44ns		6308 /      2053
   8		0h:01m:59s		    -9.42ns		6308 /      2053
   9		0h:02m:00s		    -9.51ns		6310 /      2053
  10		0h:02m:00s		    -9.42ns		6310 /      2053
  11		0h:02m:01s		    -9.51ns		6310 /      2053
  12		0h:02m:02s		    -9.42ns		6310 /      2053
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[4] (in view: work.ariane(verilog)) with 90 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[3] (in view: work.ariane(verilog)) with 45 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[2] (in view: work.ariane(verilog)) with 44 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[5] (in view: work.ariane(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[7] (in view: work.ariane(verilog)) with 35 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 277 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[0] (in view: work.ariane(verilog)) with 211 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[1] (in view: work.ariane(verilog)) with 209 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[9] (in view: work.ariane(verilog)) with 148 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[10] (in view: work.ariane(verilog)) with 30 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[8] (in view: work.ariane(verilog)) with 29 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[11] (in view: work.ariane(verilog)) with 33 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19970:2:19970:10|Replicating instance i_cva6.ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[6] (in view: work.ariane(verilog)) with 47 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][0] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 162 loads 3 times to improve timing.
Timing driven replication report
Added 39 Registers via timing driven replication
Added 6 LUTs via timing driven replication

  13		0h:02m:10s		    -9.37ns		6334 /      2092
  14		0h:02m:10s		    -8.20ns		6338 /      2092
  15		0h:02m:11s		    -8.09ns		6339 /      2092
  16		0h:02m:11s		    -8.20ns		6340 /      2092
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 16 loads 2 times to improve timing.
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  17		0h:02m:12s		    -8.05ns		6324 /      2094
  18		0h:02m:12s		    -7.79ns		6331 /      2094
  19		0h:02m:13s		    -7.68ns		6361 /      2094

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:15s; CPU Time elapsed 0h:02m:13s; Memory used current: 493MB peak: 530MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[6] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[7] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[8] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[9] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[11] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[12] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[14] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[15] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[16] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[17] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[19] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[20] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[21] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[22] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[23] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[25] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[26] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[29] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[30] (in view: work.issue_stage_0_4s_13_layer0(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:02m:16s; CPU Time elapsed 0h:02m:14s; Memory used current: 493MB peak: 530MB)


Finished mapping issue_stage_0_4s_13_layer0
MCP Status: 2 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:19997:7:19997:17|Mapping Compile point view:work.csr_regfile_1s_6s_1075056897_36_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 276MB peak: 277MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile_1s_6s_1075056897_36_layer0_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.ariane(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile_1s_6s_1075056897_36_layer0_verilog_0_0_0_0_0_0_0_0_inst (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd[4:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rd[4:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rd[4:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Removing sequential instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd[4:0] (in view: work.ariane(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|Found ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 150 words by 1 bit.
@W: BN161 :|Net i_cva6.pc_commit[0] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[1] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[2] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[3] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[4] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[5] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[6] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[7] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[8] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[9] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[10] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[11] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[12] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[13] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[14] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[15] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[16] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[17] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[18] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[19] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[20] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[21] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[22] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[23] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[24] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[25] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[26] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[27] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[28] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[29] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[30] has multiple drivers .
@W: BN161 :|Net i_cva6.pc_commit[31] has multiple drivers .
@W: BN161 :|Net N_376 has multiple drivers .
@W: BN161 :|Net N_377 has multiple drivers .
@W: BN161 :|Net N_379 has multiple drivers .
@W: BN161 :|Net N_380 has multiple drivers .
@W: BN161 :|Net N_381 has multiple drivers .
@W: BN161 :|Net N_382 has multiple drivers .
@W: BN161 :|Net N_383 has multiple drivers .
@W: BN161 :|Net N_384 has multiple drivers .
@W: BN161 :|Net N_385 has multiple drivers .
@W: BN161 :|Net N_386 has multiple drivers .
@W: BN161 :|Net N_387 has multiple drivers .
@W: BN161 :|Net N_388 has multiple drivers .
@W: BN161 :|Net N_389 has multiple drivers .
@W: BN161 :|Net N_390 has multiple drivers .
@W: BN161 :|Net N_391 has multiple drivers .
@W: BN161 :|Net N_392 has multiple drivers .
@W: BN161 :|Net N_393 has multiple drivers .
@W: BN161 :|Net N_394 has multiple drivers .
@W: BN161 :|Net N_395 has multiple drivers .
@W: BN161 :|Net N_396 has multiple drivers .
@W: BN161 :|Net N_397 has multiple drivers .
@W: BN161 :|Net N_398 has multiple drivers .
@W: BN161 :|Net N_399 has multiple drivers .
@W: BN161 :|Net N_400 has multiple drivers .
@W: BN161 :|Net N_401 has multiple drivers .
@W: BN161 :|Net N_402 has multiple drivers .
@W: BN161 :|Net N_403 has multiple drivers .
@W: BN161 :|Net N_404 has multiple drivers .
@W: BN161 :|Net N_405 has multiple drivers .
@W: BN161 :|Net N_406 has multiple drivers .
@W: BN161 :|Net N_407 has multiple drivers .
@W: BN161 :|Net N_408 has multiple drivers .
@W: BN161 :|Net N_409 has multiple drivers .
@W: BN161 :|Net N_410 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 279MB peak: 279MB)

@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$bp$predict_address_0_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$bp$predict_address_0_sqmuxa_1_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$bp$predict_address_0_sqmuxa_2_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$bp$predict_address_0_sqmuxa_2_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.lsu_exception_o$cause_cnst[3] has multiple drivers .
@W: BN161 :|Net N_25049 has multiple drivers .
@W: BN161 :|Net N_25053 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_cva6.gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_cva6.issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.ariane(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_cva6.issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.ariane(verilog))
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net N_25598 has multiple drivers .
@W: BN161 :|Net N_25599 has multiple drivers .
@W: BN161 :|Net N_25600 has multiple drivers .
@W: BN161 :|Net N_25601 has multiple drivers .
@W: BN161 :|Net N_25602 has multiple drivers .
@W: BN161 :|Net N_25603 has multiple drivers .
@W: BN161 :|Net N_25604 has multiple drivers .
@W: BN161 :|Net N_25605 has multiple drivers .
@W: BN161 :|Net N_25606 has multiple drivers .
@W: BN161 :|Net N_25607 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\csr_regfile_1s_6s_1075056897_36_layer0\csr_regfile_1s_6s_1075056897_36_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.

Starting factoring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 286MB peak: 286MB)


Finished factoring (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 316MB peak: 316MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Removing sequential instance i_cva6.csr_regfile_i.debug_mode_q_0 because it is equivalent to instance i_cva6.csr_regfile_i.debug_mode_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 399MB peak: 410MB)

@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[32] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[32] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[33] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[33] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[34] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[34] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[35] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[35] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[36] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[36] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[37] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[37] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[38] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[38] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[39] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[39] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[40] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[40] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[41] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[41] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[42] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[42] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[43] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[43] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[44] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[44] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[45] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[45] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[46] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[46] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[47] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[47] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[48] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[48] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[49] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[49] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[50] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[50] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[51] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[51] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[52] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[52] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[53] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[53] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[54] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[54] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[55] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[55] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[56] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[56] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[57] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[57] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[58] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[58] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[59] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[59] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[60] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[60] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[61] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[61] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[62] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[62] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[63] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[63] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[0] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[0] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[1] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[1] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[2] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[2] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[3] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[3] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[4] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[4] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[5] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[5] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[6] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[6] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[7] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[7] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[8] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[8] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[9] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[9] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[10] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[10] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[11] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[11] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[12] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[12] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[13] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[13] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[14] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[14] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[15] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[15] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[16] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod[16] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance i_cva6.csr_regfile_i.instret_q_mod_0[17] because it is equivalent to instance i_cva6.csr_regfile_i.instret_q_mod[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id &apos;BN132&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\csr_regfile_1s_6s_1075056897_36_layer0\csr_regfile_1s_6s_1075056897_36_layer0.srr -id BN132&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN132} -count unlimited&apos; in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 400MB peak: 410MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 404MB peak: 410MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 404MB peak: 410MB)


Finished preparing to map (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:50s; Memory used current: 404MB peak: 410MB)


Finished technology mapping (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 460MB peak: 460MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:54s		   -10.21ns		3982 /      1445
   2		0h:00m:54s		   -10.21ns		3970 /      1445
   3		0h:00m:54s		    -9.62ns		3972 /      1445
   4		0h:00m:54s		    -9.30ns		3974 /      1445
   5		0h:00m:55s		    -9.30ns		3974 /      1445
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.commit_pointer_q\[0\][1] (in view: work.ariane(verilog)) with 292 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Replicating instance debug_mode_q (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 203 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Replicating instance priv_lvl_q[1] (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Replicating instance priv_lvl_q[0] (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid (in view: work.ariane(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.valid (in view: work.ariane(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.valid (in view: work.ariane(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.valid (in view: work.ariane(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.commit_pointer_q\[0\][0] (in view: work.ariane(verilog)) with 150 loads 3 times to improve timing.
Timing driven replication report
Added 15 Registers via timing driven replication
Added 13 LUTs via timing driven replication

   6		0h:00m:59s		    -8.97ns		3992 /      1460
   7		0h:00m:59s		    -8.79ns		3999 /      1460
   8		0h:00m:59s		    -8.62ns		4000 /      1460
   9		0h:00m:59s		    -8.60ns		4008 /      1460
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_cva6.issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.ariane(verilog)) with 27 loads 2 times to improve timing.
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  10		0h:01m:00s		    -8.28ns		4008 /      1462
  11		0h:01m:00s		    -8.35ns		4013 /      1462
  12		0h:01m:00s		    -8.27ns		4013 /      1462
  13		0h:01m:01s		    -8.27ns		4014 /      1462
  14		0h:01m:01s		    -8.08ns		4015 /      1462

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:02s; Memory used current: 467MB peak: 468MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:02s; Memory used current: 467MB peak: 468MB)


Finished mapping csr_regfile_1s_6s_1075056897_36_layer0
MCP Status: 1 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Mapping Top level view:work.ariane(verilog) because 
		 user requested clean build.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 295MB peak: 296MB)

@W: MO197 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51013:2:51013:10|Removing FSM register lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_ptw.state_q[5] (in view view:work.ex_stage_1s_34_layer0(verilog)) because its output is a constant.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22600:19:22600:22|ROM instruction_o\.op_20[5:0] (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22039:19:22039:22|ROM instruction_o\.op_14[6:0] (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22039:19:22039:22|Found ROM instruction_o\.op_14[6:0] (in view: work.decoder_8_layer0(verilog)) with 18 words by 7 bits.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21634:6:21634:9|ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21634:6:21634:9|Found ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder_8_layer0(verilog)) with 21 words by 1 bit.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22600:19:22600:22|ROM instruction_o\.op_20[5:0] (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:22600:19:22600:22|Found ROM instruction_o\.op_20[5:0] (in view: work.decoder_8_layer0(verilog)) with 11 words by 6 bits.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:20576:13:20576:16|Found ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 150 words by 1 bit.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34013:31:34013:35|ROM axi_wr_atop_2[4:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) mapped in logic.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34009:22:34009:25|ROM p_axi_req\.axi_rd_lock_2[35:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34009:22:34009:25|Found ROM p_axi_req\.axi_rd_lock_2[35:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) with 11 words by 36 bits.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34013:31:34013:35|ROM axi_wr_atop_2[4:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34013:31:34013:35|Found ROM axi_wr_atop_2[4:0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) with 11 words by 5 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:07s; Memory used current: 304MB peak: 304MB)

@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Generating RAM i_instr_queue.i_fifo_address.gen_fpga_queue\.fifo_ram.mem[31:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Generating RAM i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem[68:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Generating RAM bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1[2:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Generating RAM bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem[2:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29178:8:29178:16|Generating RAM btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[32:0]
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_6 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_4 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_2 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5537:2:5537:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_0 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30103:7:30103:14|Net bht_gen\.un1_i_bht[0] has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30103:7:30103:14|Net bht_gen\.un1_i_bht[1] has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30103:7:30103:14|Net ANB0 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30103:7:30103:14|Net bht_gen\.i_bht.gen_fpga_bht\.bht_ram_rdata_1[1] has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29584:40:29584:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_instr_scan\[0\]\.i_instr_scan.un13_rvi_return_o (in view: work.frontend_3_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[2\]\.un50_rs1_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[1\]\.un29_rs1_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27162:47:27162:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[3\]\.un103_rs1_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27162:47:27162:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[2\]\.un97_rs1_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27162:47:27162:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[1\]\.un91_rs1_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27150:29:27150:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27165:47:27165:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[3\]\.un103_rs2_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27165:47:27165:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[2\]\.un97_rs2_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27165:47:27165:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[1\]\.un91_rs2_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[2\]\.un50_rs2_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[1\]\.un29_rs2_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27153:29:27153:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:24249:32:24249:67|Found 5 by 5 bit equality operator (&apos;==&apos;) i_issue_read_operands.issue_scoreboard_l0\.un1_issue_instr_i (in view: work.issue_stage_0_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51125:31:51125:53|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51125:31:51125:53|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l0\.un1_lu_vaddr_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51124:99:51124:121|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51124:99:51124:121|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l0\.un1_lu_vaddr_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27521:11:27521:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:18781:57:18781:107|Found 32 by 32 bit equality operator (&apos;==&apos;) branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27529:11:27529:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27535:9:27535:45|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[1\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[55:0] (in view: work.cva6_icache_0s_39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[1\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[71:0] (in view: work.cva6_icache_0s_39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[0\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[55:0] (in view: work.cva6_icache_0s_39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[0\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[71:0] (in view: work.cva6_icache_0s_39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.cva6_icache_0s_39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:49788:4:49788:12|RAM gen_sram\[1\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.cva6_icache_0s_39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Found counter in view:work.cva6_icache_0s_39_layer0(verilog) instance flush_cnt_q[7:0] 
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance state_q[5] (in view: work.cva6_icache_0s_39_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33372:25:33372:52|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[1\]\.un9_cl_hit (in view: work.cva6_icache_0s_39_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33372:25:33372:52|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[0\]\.un3_cl_hit (in view: work.cva6_icache_0s_39_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un7_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un17_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[2\]\.un27_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31561:39:31561:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un37_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32339:43:32339:160|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_wbuffer.gen_flags\[1\]\.un14_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:32339:43:32339:160|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_wbuffer.gen_flags\[0\]\.un6_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31148:63:31148:167|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un22_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31148:63:31148:167|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31141:29:31141:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l3\.un78_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l2\.un58_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l1\.un38_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:31573:28:31573:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l0\.un18_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_44_layer0(verilog))
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rtrn_inv_q\.idx[3] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rtrn_inv_q\.idx[2] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rtrn_inv_q\.idx[1] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:34365:2:34365:10|Removing sequential instance dcache_rtrn_inv_q\.idx[0] (in view: work.wt_axi_adapter__gen35__gen36_42_2s_4s_4_47_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5469:2:5469:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]

Starting factoring (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:39s; Memory used current: 327MB peak: 327MB)


Finished factoring (Real Time elapsed 0h:01m:48s; CPU Time elapsed 0h:01m:46s; Memory used current: 357MB peak: 357MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_121 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_122 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_123 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_124 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_125 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_126 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_127 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_128 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_129 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_130 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_131 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_132 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_133 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_134 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_135 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_136 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_137 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_138 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_139 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_140 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_141 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_142 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_143 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_144 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_145 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_146 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_147 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_148 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_149 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_150 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_151 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_152 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_153 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_154 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_155 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_156 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_157 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_158 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_159 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_160 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_161 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_162 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_163 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_164 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_165 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_166 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_167 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_168 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_169 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_170 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_171 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_172 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_173 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_174 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_175 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_176 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_177 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_178 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_179 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_180 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_181 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_182 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_183 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_184 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_185 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_186 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_187 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_188 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_189 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_190 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_191 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_192 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_193 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_194 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_195 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_196 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_197 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_198 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_199 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_200 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_201 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_202 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_203 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_204 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_205 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_206 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_207 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_208 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_209 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_210 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:51713:7:51713:12|Net i_cva6.id_stage_i.N_211 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\ariane\ariane.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5364:4:5364:12|Removing sequential instance i_cva6.i_frontend.btb_gen.i_btb.gen_fpga_btb.gen_btb_ram[0].i_btb_ram.RdDataB_DN_0[32:0] because it is equivalent to instance i_cva6.i_frontend.btb_gen.i_btb.gen_fpga_btb.gen_btb_ram[0].i_btb_ram.RdDataB_DN[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_29_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_30[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_30[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_28[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_28[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_26_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_25_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_24_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_23_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_22_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_21_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_20_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_19_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_18_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_17_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_16_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_15_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_14_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_13_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_12_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_11_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_10_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_9_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_8_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_7_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_6_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_5_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_4_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_3_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_2_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_1_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_0_mod[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_data_q_27[31:0] because it is equivalent to instance i_cva6.i_frontend.icache_data_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.cmp_en_q_0 because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.cmp_en_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Removing sequential instance i_cva6.i_frontend.i_instr_realign.unaligned_q_2 because it is equivalent to instance i_cva6.i_frontend.i_instr_realign.unaligned_q_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Removing sequential instance i_cva6.i_frontend.i_instr_realign.unaligned_q_1 because it is equivalent to instance i_cva6.i_frontend.i_instr_realign.unaligned_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Removing sequential instance i_cva6.i_frontend.i_instr_realign.unaligned_q_0 because it is equivalent to instance i_cva6.i_frontend.i_instr_realign.unaligned_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29527:2:29527:10|Removing sequential instance i_cva6.i_frontend.ras_gen.i_ras.stack_q[0].valid_0 because it is equivalent to instance i_cva6.i_frontend.ras_gen.i_ras.stack_q[0].valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_1[31:1] because it is equivalent to instance i_cva6.i_frontend.icache_vaddr_q_0[31:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0[31:1] because it is equivalent to instance i_cva6.i_frontend.icache_vaddr_q[31:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.state_q_0[0] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.state_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29527:2:29527:10|Removing sequential instance i_cva6.i_frontend.ras_gen.i_ras.stack_q[0].ra_0[31:0] because it is equivalent to instance i_cva6.i_frontend.ras_gen.i_ras.stack_q[0].ra[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_1[11:4] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[11:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[11:4] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q[11:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q_0[2] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[12] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[16] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[17] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[18] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[19] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[20] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[21] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[22] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[23] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[24] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[25] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[26] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30054:4:30054:12|Removing sequential instance i_cva6.i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q_1[31:0] because it is equivalent to instance i_cva6.i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30054:4:30054:12|Removing sequential instance i_cva6.i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q_0[31:0] because it is equivalent to instance i_cva6.i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[27] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[28] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[29] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[30] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[31] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_mod[31:0] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_1_mod[31:0] because it is equivalent to instance i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.npc_rst_load_q_0 because it is equivalent to instance i_cva6.i_frontend.npc_rst_load_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[31] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[30] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[29] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[28] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[27] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[26] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[25] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[24] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[23] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[22] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[21] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[20] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[19] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[18] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[17] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[16] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[15] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[14] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[13] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[12] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[11] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[10] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[9] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[8] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[7] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[6] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[5] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[4] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[3] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[2] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Removing sequential instance i_cva6.i_frontend.icache_vaddr_q_0_mod[1] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[31] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[30] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[29] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[28] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[27] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[26] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[25] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[24] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[23] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[22] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[21] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[20] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[19] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[18] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[17] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[16] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[15] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[14] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[13] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[12] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[11] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[10] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[9] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[8] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[7] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[6] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[5] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[4] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28576:2:28576:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.i_axi_shim.wr_state_q[3] (in view: work.ariane(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:02m:03s; Memory used current: 455MB peak: 465MB)

@N: FA113 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30331:21:30331:52|Pipelining module un2_ras_update[31:1]. For more information, search for &quot;pipelining&quot; in Online Help.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29527:2:29527:10|Pushed in register stack_q\\\[0\\\]\\\[ra\\\].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:29527:2:29527:10|Pushed in register stack_q\\\[1\\\]\\\[ra\\\].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Pushed in register icache_vaddr_q[31:0].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Pushed in register unaligned_address_q[31:1].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Pushed in register unaligned_q.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30054:4:30054:12|Pushed in register pc_q.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Pushed in register vaddr_q[31:0].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23833:2:23833:10|Pushed in register issue_q\\\[sbe\\\]\\\[pc\\\].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:5364:4:5364:12|Pushed in register RdDataB_DN[32:0].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Pushed in register btb_q\\\[target_address\\\].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Pushed in register icache_data_q[31:0].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:23679:2:23679:10|Pushed in register unaligned_instr_q[15:0].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Pushed in register bht_q\\\[valid\\\].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Pushed in register bht_q\\\[taken\\\].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Pushed in register npc_q[31:0].
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30458:2:30458:10|Pushed in register npc_rst_load_q.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:33448:2:33448:10|Pushed in register cmp_en_q.

Starting Early Timing Optimization (Real Time elapsed 0h:02m:21s; CPU Time elapsed 0h:02m:19s; Memory used current: 457MB peak: 465MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:28s; Memory used current: 457MB peak: 465MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:31s; CPU Time elapsed 0h:02m:29s; Memory used current: 457MB peak: 465MB)


Finished preparing to map (Real Time elapsed 0h:02m:34s; CPU Time elapsed 0h:02m:32s; Memory used current: 457MB peak: 465MB)


Finished technology mapping (Real Time elapsed 0h:02m:46s; CPU Time elapsed 0h:02m:43s; Memory used current: 546MB peak: 546MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:44s		   -12.41ns		11051 /      6812
   2		0h:02m:45s		   -12.28ns		10976 /      6812
   3		0h:02m:45s		   -11.61ns		10981 /      6812
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:21384:2:21384:10|Replicating instance debug_mode_q (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 49 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][0] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 149 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 297 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   4		0h:02m:52s		   -10.96ns		11002 /      6820
   5		0h:02m:52s		   -10.82ns		11005 /      6820
   6		0h:02m:54s		   -10.71ns		11009 /      6820
   7		0h:02m:54s		   -10.46ns		11013 /      6820
   8		0h:02m:57s		   -10.25ns		11019 /      6820
   9		0h:02m:59s		   -10.11ns		11028 /      6820
  10		0h:02m:59s		   -10.15ns		11033 /      6820
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 18 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.commit_pointer_q\[0\]_1_rep1 (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 33 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[2] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[2] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[2] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[2] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[0] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[0] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[0] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[0] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[1] (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Replicating instance lsu_i.lsu_bypass_i.read_pointer_q (in view: work.ex_stage_1s_34_layer0(verilog)) with 51 loads 3 times to improve timing.
Added 23 Registers via timing driven replication
Added 7 LUTs via timing driven replication

@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Replicating instance lsu_i.lsu_bypass_i.status_cnt_q[1] (in view: work.ex_stage_1s_34_layer0(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:25799:2:25799:10|Replicating instance lsu_i.lsu_bypass_i.status_cnt_q[0] (in view: work.ex_stage_1s_34_layer0(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:27254:2:27254:10|Replicating instance i_scoreboard.mem_q\[2\]\.issued (in view: work.issue_stage_0_4s_13_layer0(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:30357:33:30357:65|Replicating instance i_cva6.controller_i.flush_i_i_1_i (in view: work.ariane(verilog)) with 2 loads 1 time(s) to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

  11		0h:03m:01s		    -9.83ns		11047 /      6846
  12		0h:03m:03s		    -9.65ns		11053 /      6846
  13		0h:03m:03s		    -9.37ns		11058 /      6846
  14		0h:03m:04s		    -9.52ns		11060 /      6846
  15		0h:03m:06s		    -9.37ns		11070 /      6846
  16		0h:03m:07s		    -9.89ns		11076 /      6846
  17		0h:03m:09s		    -9.50ns		11077 /      6846

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:13s; CPU Time elapsed 0h:03m:10s; Memory used current: 547MB peak: 547MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv&quot;:28576:2:28576:10|Removing sequential instance i_cva6.gen_cache_wt\.i_cache_subsystem.i_adapter.i_axi_shim.wr_state_q[4] (in view: work.ariane(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:03m:15s; CPU Time elapsed 0h:03m:12s; Memory used current: 547MB peak: 548MB)


Finished mapping ariane
Multiprocessing finished at : Wed Oct 23 16:15:43 2024
Multiprocessing took 0h:03m:16s realtime, 0h:00m:03s cputime

Summary of Compile Points :
*************************** 
Name                                       Status       Reason           Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
wt_dcache_4s_1s_44_layer0                  Remapped     User request     Wed Oct 23 16:12:29 2024     Wed Oct 23 16:13:41 2024     0h:01m:11s     0h:01m:11s     No            
ex_stage_1s_34_layer0                      Remapped     User request     Wed Oct 23 16:12:28 2024     Wed Oct 23 16:14:38 2024     0h:02m:09s     0h:02m:09s     No            
issue_stage_0_4s_13_layer0                 Remapped     User request     Wed Oct 23 16:12:29 2024     Wed Oct 23 16:14:45 2024     0h:02m:16s     0h:02m:15s     No            
csr_regfile_1s_6s_1075056897_36_layer0     Mapped       No database      Wed Oct 23 16:13:43 2024     Wed Oct 23 16:14:46 2024     0h:01m:02s     0h:01m:03s     No            
ariane                                     Remapped     User request     Wed Oct 23 16:12:27 2024     Wed Oct 23 16:15:43 2024     0h:03m:15s     0h:03m:13s     No            
===============================================================================================================================================================================
Total number of compile points: 5
===================================

Links to Compile point Reports:
******************************
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\ariane\ariane.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\csr_regfile_1s_6s_1075056897_36_layer0\csr_regfile_1s_6s_1075056897_36_layer0.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\issue_stage_0_4s_13_layer0\issue_stage_0_4s_13_layer0.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\ex_stage_1s_34_layer0\ex_stage_1s_34_layer0.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\wt_dcache_4s_1s_44_layer0\wt_dcache_4s_1s_44_layer0.srr&quot;

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:03m:18s; CPU Time elapsed 0h:00m:04s; Memory used current: 313MB peak: 314MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:03m:18s; CPU Time elapsed 0h:00m:05s; Memory used current: 336MB peak: 336MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:03m:19s; CPU Time elapsed 0h:00m:05s; Memory used current: 338MB peak: 338MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:03m:19s; CPU Time elapsed 0h:00m:05s; Memory used current: 338MB peak: 339MB)


Start Writing Netlists (Real Time elapsed 0h:03m:19s; CPU Time elapsed 0h:00m:06s; Memory used current: 213MB peak: 339MB)

Writing Analyst data base C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\radiantproject\StandaloneRiscv\impl_1\synwork\StandaloneRiscv_impl_1_m.srm
Warning: Found 32 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_5
1) instance I_588.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_5 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_5
    input  pin i_cva6.ex_stage_i.I_588.lat/A
    instance   i_cva6.ex_stage_i.I_588.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_588.lat/Z
    net        i_cva6.ex_stage_i.lat_5
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_30
2) instance I_563.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_30 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_30
    input  pin i_cva6.ex_stage_i.I_563.lat/A
    instance   i_cva6.ex_stage_i.I_563.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_563.lat/Z
    net        i_cva6.ex_stage_i.lat_30
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_29
3) instance I_564.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_29 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_29
    input  pin i_cva6.ex_stage_i.I_564.lat/A
    instance   i_cva6.ex_stage_i.I_564.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_564.lat/Z
    net        i_cva6.ex_stage_i.lat_29
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_28
4) instance I_565.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_28 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_28
    input  pin i_cva6.ex_stage_i.I_565.lat/A
    instance   i_cva6.ex_stage_i.I_565.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_565.lat/Z
    net        i_cva6.ex_stage_i.lat_28
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_27
5) instance I_566.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_27 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_27
    input  pin i_cva6.ex_stage_i.I_566.lat/A
    instance   i_cva6.ex_stage_i.I_566.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_566.lat/Z
    net        i_cva6.ex_stage_i.lat_27
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_26
6) instance I_567.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_26 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_26
    input  pin i_cva6.ex_stage_i.I_567.lat/A
    instance   i_cva6.ex_stage_i.I_567.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_567.lat/Z
    net        i_cva6.ex_stage_i.lat_26
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_25
7) instance I_568.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_25 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_25
    input  pin i_cva6.ex_stage_i.I_568.lat/A
    instance   i_cva6.ex_stage_i.I_568.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_568.lat/Z
    net        i_cva6.ex_stage_i.lat_25
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_24
8) instance I_569.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_24 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_24
    input  pin i_cva6.ex_stage_i.I_569.lat/A
    instance   i_cva6.ex_stage_i.I_569.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_569.lat/Z
    net        i_cva6.ex_stage_i.lat_24
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_23
9) instance I_570.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_23 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_23
    input  pin i_cva6.ex_stage_i.I_570.lat/A
    instance   i_cva6.ex_stage_i.I_570.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_570.lat/Z
    net        i_cva6.ex_stage_i.lat_23
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_22
10) instance I_571.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_22 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_22
    input  pin i_cva6.ex_stage_i.I_571.lat/A
    instance   i_cva6.ex_stage_i.I_571.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_571.lat/Z
    net        i_cva6.ex_stage_i.lat_22
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_21
11) instance I_572.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_21 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_21
    input  pin i_cva6.ex_stage_i.I_572.lat/A
    instance   i_cva6.ex_stage_i.I_572.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_572.lat/Z
    net        i_cva6.ex_stage_i.lat_21
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_20
12) instance I_573.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_20 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_20
    input  pin i_cva6.ex_stage_i.I_573.lat/A
    instance   i_cva6.ex_stage_i.I_573.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_573.lat/Z
    net        i_cva6.ex_stage_i.lat_20
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat
13) instance I_594.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat
    input  pin i_cva6.ex_stage_i.I_594.lat/A
    instance   i_cva6.ex_stage_i.I_594.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_594.lat/Z
    net        i_cva6.ex_stage_i.lat
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_19
14) instance I_574.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_19 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_19
    input  pin i_cva6.ex_stage_i.I_574.lat/A
    instance   i_cva6.ex_stage_i.I_574.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_574.lat/Z
    net        i_cva6.ex_stage_i.lat_19
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_18
15) instance I_575.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_18 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_18
    input  pin i_cva6.ex_stage_i.I_575.lat/A
    instance   i_cva6.ex_stage_i.I_575.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_575.lat/Z
    net        i_cva6.ex_stage_i.lat_18
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_17
16) instance I_576.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_17 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_17
    input  pin i_cva6.ex_stage_i.I_576.lat/A
    instance   i_cva6.ex_stage_i.I_576.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_576.lat/Z
    net        i_cva6.ex_stage_i.lat_17
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_16
17) instance I_577.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_16 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_16
    input  pin i_cva6.ex_stage_i.I_577.lat/A
    instance   i_cva6.ex_stage_i.I_577.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_577.lat/Z
    net        i_cva6.ex_stage_i.lat_16
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_15
18) instance I_578.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_15 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_15
    input  pin i_cva6.ex_stage_i.I_578.lat/A
    instance   i_cva6.ex_stage_i.I_578.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_578.lat/Z
    net        i_cva6.ex_stage_i.lat_15
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_14
19) instance I_579.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_14 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_14
    input  pin i_cva6.ex_stage_i.I_579.lat/A
    instance   i_cva6.ex_stage_i.I_579.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_579.lat/Z
    net        i_cva6.ex_stage_i.lat_14
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_13
20) instance I_580.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_13 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_13
    input  pin i_cva6.ex_stage_i.I_580.lat/A
    instance   i_cva6.ex_stage_i.I_580.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_580.lat/Z
    net        i_cva6.ex_stage_i.lat_13
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_12
21) instance I_581.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_12 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_12
    input  pin i_cva6.ex_stage_i.I_581.lat/A
    instance   i_cva6.ex_stage_i.I_581.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_581.lat/Z
    net        i_cva6.ex_stage_i.lat_12
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_11
22) instance I_582.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_11 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_11
    input  pin i_cva6.ex_stage_i.I_582.lat/A
    instance   i_cva6.ex_stage_i.I_582.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_582.lat/Z
    net        i_cva6.ex_stage_i.lat_11
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_10
23) instance I_583.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_10 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_10
    input  pin i_cva6.ex_stage_i.I_583.lat/A
    instance   i_cva6.ex_stage_i.I_583.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_583.lat/Z
    net        i_cva6.ex_stage_i.lat_10
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_9
24) instance I_584.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_9 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_9
    input  pin i_cva6.ex_stage_i.I_584.lat/A
    instance   i_cva6.ex_stage_i.I_584.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_584.lat/Z
    net        i_cva6.ex_stage_i.lat_9
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_8
25) instance I_585.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_8 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_8
    input  pin i_cva6.ex_stage_i.I_585.lat/A
    instance   i_cva6.ex_stage_i.I_585.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_585.lat/Z
    net        i_cva6.ex_stage_i.lat_8
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_7
26) instance I_586.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_7 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_7
    input  pin i_cva6.ex_stage_i.I_586.lat/A
    instance   i_cva6.ex_stage_i.I_586.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_586.lat/Z
    net        i_cva6.ex_stage_i.lat_7
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_6
27) instance I_587.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_6 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_6
    input  pin i_cva6.ex_stage_i.I_587.lat/A
    instance   i_cva6.ex_stage_i.I_587.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_587.lat/Z
    net        i_cva6.ex_stage_i.lat_6
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_4
28) instance I_589.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_4 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_4
    input  pin i_cva6.ex_stage_i.I_589.lat/A
    instance   i_cva6.ex_stage_i.I_589.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_589.lat/Z
    net        i_cva6.ex_stage_i.lat_4
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_3
29) instance I_590.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_3 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_3
    input  pin i_cva6.ex_stage_i.I_590.lat/A
    instance   i_cva6.ex_stage_i.I_590.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_590.lat/Z
    net        i_cva6.ex_stage_i.lat_3
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_2
30) instance I_591.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_2 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_2
    input  pin i_cva6.ex_stage_i.I_591.lat/A
    instance   i_cva6.ex_stage_i.I_591.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_591.lat/Z
    net        i_cva6.ex_stage_i.lat_2
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_1
31) instance I_592.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_1 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_1
    input  pin i_cva6.ex_stage_i.I_592.lat/A
    instance   i_cva6.ex_stage_i.I_592.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_592.lat/Z
    net        i_cva6.ex_stage_i.lat_1
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_0
32) instance I_593.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_0 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_0
    input  pin i_cva6.ex_stage_i.I_593.lat/A
    instance   i_cva6.ex_stage_i.I_593.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_593.lat/Z
    net        i_cva6.ex_stage_i.lat_0
End of loops

Finished Writing Netlist Databases (Real Time elapsed 0h:03m:21s; CPU Time elapsed 0h:00m:08s; Memory used current: 311MB peak: 339MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:03m:24s; CPU Time elapsed 0h:00m:11s; Memory used current: 314MB peak: 339MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:03m:25s; CPU Time elapsed 0h:00m:11s; Memory used current: 303MB peak: 339MB)


Finished Writing Netlists (Real Time elapsed 0h:03m:25s; CPU Time elapsed 0h:00m:11s; Memory used current: 303MB peak: 339MB)


Start final timing analysis (Real Time elapsed 0h:03m:25s; CPU Time elapsed 0h:00m:12s; Memory used current: 303MB peak: 339MB)

Warning: Found 32 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_5
1) instance I_588.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_5 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_5
    input  pin i_cva6.ex_stage_i.I_588.lat/A
    instance   i_cva6.ex_stage_i.I_588.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_588.lat/Z
    net        i_cva6.ex_stage_i.lat_5
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_30
2) instance I_563.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_30 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_30
    input  pin i_cva6.ex_stage_i.I_563.lat/A
    instance   i_cva6.ex_stage_i.I_563.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_563.lat/Z
    net        i_cva6.ex_stage_i.lat_30
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_29
3) instance I_564.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_29 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_29
    input  pin i_cva6.ex_stage_i.I_564.lat/A
    instance   i_cva6.ex_stage_i.I_564.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_564.lat/Z
    net        i_cva6.ex_stage_i.lat_29
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_28
4) instance I_565.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_28 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_28
    input  pin i_cva6.ex_stage_i.I_565.lat/A
    instance   i_cva6.ex_stage_i.I_565.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_565.lat/Z
    net        i_cva6.ex_stage_i.lat_28
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_27
5) instance I_566.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_27 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_27
    input  pin i_cva6.ex_stage_i.I_566.lat/A
    instance   i_cva6.ex_stage_i.I_566.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_566.lat/Z
    net        i_cva6.ex_stage_i.lat_27
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_26
6) instance I_567.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_26 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_26
    input  pin i_cva6.ex_stage_i.I_567.lat/A
    instance   i_cva6.ex_stage_i.I_567.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_567.lat/Z
    net        i_cva6.ex_stage_i.lat_26
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_25
7) instance I_568.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_25 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_25
    input  pin i_cva6.ex_stage_i.I_568.lat/A
    instance   i_cva6.ex_stage_i.I_568.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_568.lat/Z
    net        i_cva6.ex_stage_i.lat_25
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_24
8) instance I_569.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_24 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_24
    input  pin i_cva6.ex_stage_i.I_569.lat/A
    instance   i_cva6.ex_stage_i.I_569.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_569.lat/Z
    net        i_cva6.ex_stage_i.lat_24
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_23
9) instance I_570.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_23 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_23
    input  pin i_cva6.ex_stage_i.I_570.lat/A
    instance   i_cva6.ex_stage_i.I_570.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_570.lat/Z
    net        i_cva6.ex_stage_i.lat_23
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_22
10) instance I_571.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_22 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_22
    input  pin i_cva6.ex_stage_i.I_571.lat/A
    instance   i_cva6.ex_stage_i.I_571.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_571.lat/Z
    net        i_cva6.ex_stage_i.lat_22
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_21
11) instance I_572.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_21 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_21
    input  pin i_cva6.ex_stage_i.I_572.lat/A
    instance   i_cva6.ex_stage_i.I_572.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_572.lat/Z
    net        i_cva6.ex_stage_i.lat_21
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_20
12) instance I_573.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_20 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_20
    input  pin i_cva6.ex_stage_i.I_573.lat/A
    instance   i_cva6.ex_stage_i.I_573.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_573.lat/Z
    net        i_cva6.ex_stage_i.lat_20
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat
13) instance I_594.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat
    input  pin i_cva6.ex_stage_i.I_594.lat/A
    instance   i_cva6.ex_stage_i.I_594.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_594.lat/Z
    net        i_cva6.ex_stage_i.lat
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_19
14) instance I_574.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_19 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_19
    input  pin i_cva6.ex_stage_i.I_574.lat/A
    instance   i_cva6.ex_stage_i.I_574.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_574.lat/Z
    net        i_cva6.ex_stage_i.lat_19
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_18
15) instance I_575.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_18 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_18
    input  pin i_cva6.ex_stage_i.I_575.lat/A
    instance   i_cva6.ex_stage_i.I_575.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_575.lat/Z
    net        i_cva6.ex_stage_i.lat_18
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_17
16) instance I_576.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_17 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_17
    input  pin i_cva6.ex_stage_i.I_576.lat/A
    instance   i_cva6.ex_stage_i.I_576.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_576.lat/Z
    net        i_cva6.ex_stage_i.lat_17
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_16
17) instance I_577.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_16 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_16
    input  pin i_cva6.ex_stage_i.I_577.lat/A
    instance   i_cva6.ex_stage_i.I_577.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_577.lat/Z
    net        i_cva6.ex_stage_i.lat_16
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_15
18) instance I_578.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_15 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_15
    input  pin i_cva6.ex_stage_i.I_578.lat/A
    instance   i_cva6.ex_stage_i.I_578.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_578.lat/Z
    net        i_cva6.ex_stage_i.lat_15
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_14
19) instance I_579.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_14 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_14
    input  pin i_cva6.ex_stage_i.I_579.lat/A
    instance   i_cva6.ex_stage_i.I_579.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_579.lat/Z
    net        i_cva6.ex_stage_i.lat_14
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_13
20) instance I_580.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_13 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_13
    input  pin i_cva6.ex_stage_i.I_580.lat/A
    instance   i_cva6.ex_stage_i.I_580.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_580.lat/Z
    net        i_cva6.ex_stage_i.lat_13
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_12
21) instance I_581.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_12 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_12
    input  pin i_cva6.ex_stage_i.I_581.lat/A
    instance   i_cva6.ex_stage_i.I_581.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_581.lat/Z
    net        i_cva6.ex_stage_i.lat_12
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_11
22) instance I_582.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_11 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_11
    input  pin i_cva6.ex_stage_i.I_582.lat/A
    instance   i_cva6.ex_stage_i.I_582.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_582.lat/Z
    net        i_cva6.ex_stage_i.lat_11
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_10
23) instance I_583.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_10 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_10
    input  pin i_cva6.ex_stage_i.I_583.lat/A
    instance   i_cva6.ex_stage_i.I_583.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_583.lat/Z
    net        i_cva6.ex_stage_i.lat_10
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_9
24) instance I_584.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_9 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_9
    input  pin i_cva6.ex_stage_i.I_584.lat/A
    instance   i_cva6.ex_stage_i.I_584.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_584.lat/Z
    net        i_cva6.ex_stage_i.lat_9
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_8
25) instance I_585.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_8 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_8
    input  pin i_cva6.ex_stage_i.I_585.lat/A
    instance   i_cva6.ex_stage_i.I_585.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_585.lat/Z
    net        i_cva6.ex_stage_i.lat_8
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_7
26) instance I_586.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_7 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_7
    input  pin i_cva6.ex_stage_i.I_586.lat/A
    instance   i_cva6.ex_stage_i.I_586.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_586.lat/Z
    net        i_cva6.ex_stage_i.lat_7
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_6
27) instance I_587.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_6 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_6
    input  pin i_cva6.ex_stage_i.I_587.lat/A
    instance   i_cva6.ex_stage_i.I_587.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_587.lat/Z
    net        i_cva6.ex_stage_i.lat_6
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_4
28) instance I_589.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_4 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_4
    input  pin i_cva6.ex_stage_i.I_589.lat/A
    instance   i_cva6.ex_stage_i.I_589.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_589.lat/Z
    net        i_cva6.ex_stage_i.lat_4
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_3
29) instance I_590.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_3 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_3
    input  pin i_cva6.ex_stage_i.I_590.lat/A
    instance   i_cva6.ex_stage_i.I_590.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_590.lat/Z
    net        i_cva6.ex_stage_i.lat_3
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_2
30) instance I_591.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_2 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_2
    input  pin i_cva6.ex_stage_i.I_591.lat/A
    instance   i_cva6.ex_stage_i.I_591.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_591.lat/Z
    net        i_cva6.ex_stage_i.lat_2
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_1
31) instance I_592.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_1 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_1
    input  pin i_cva6.ex_stage_i.I_592.lat/A
    instance   i_cva6.ex_stage_i.I_592.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_592.lat/Z
    net        i_cva6.ex_stage_i.lat_1
@W: BN137 :|Found combinational loop during mapping at net i_cva6.ex_stage_i.lat_0
32) instance I_593.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_0 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        i_cva6.ex_stage_i.lat_0
    input  pin i_cva6.ex_stage_i.I_593.lat/A
    instance   i_cva6.ex_stage_i.I_593.lat (cell LUT4)
    output pin i_cva6.ex_stage_i.I_593.lat/Z
    net        i_cva6.ex_stage_i.lat_0
End of loops
@W: MT420 |Found inferred clock ariane|clk_i with period 5.00ns. Please declare a user-defined clock on port clk_i.
@W: MT420 |Found inferred clock load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock with period 5.00ns. Please declare a user-defined clock on net i_cva6.ex_stage_i.lsu_i.i_load_unit.rdata_is_fp_signed.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Oct 23 16:15:51 2024
#


Top view:               ariane
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -8.076

                                                               Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock                                                 Frequency     Frequency     Period        Period        Slack      Type         Group          
--------------------------------------------------------------------------------------------------------------------------------------------------------------
ariane|clk_i                                                   200.0 MHz     80.4 MHz      5.000         12.444        -7.444     inferred     (multiple)     
load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     200.0 MHz     NA            5.000         NA            NA         inferred     (multiple)     
System                                                         200.0 MHz     106.3 MHz     5.000         9.410         -4.410     system       system_clkgroup
==============================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
System        System        |  5.000       -4.410  |  No paths    -      |  No paths    -      |  No paths    -    
System        ariane|clk_i  |  5.000       -4.245  |  No paths    -      |  No paths    -      |  No paths    -    
ariane|clk_i  System        |  5.000       -8.076  |  No paths    -      |  No paths    -      |  No paths    -    
ariane|clk_i  ariane|clk_i  |  5.000       -7.444  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: &apos;No paths&apos; indicates there are no paths in the design for that pair of clock edges.
       &apos;Diff grp&apos; indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ariane|clk_i
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                   Arrival           
Instance                                                                 Reference        Type        Pin     Net                   Time        Slack 
                                                                         Clock                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12]       ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[11]     1.027       -8.076
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[12]     1.027       -8.076
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[13]     1.027       -8.076
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[14]     1.027       -8.076
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[22]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[21]     1.015       -8.064
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[23]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[22]     1.015       -8.064
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[24]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[23]     1.015       -8.064
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[25]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[24]     1.015       -8.064
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[16]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[15]     1.027       -8.015
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[17]     ariane|clk_i     FD1P3DX     Q       dsp_join_kb_3[16]     1.027       -8.015
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                   Required           
Instance                            Reference        Type        Pin     Net                   Time         Slack 
                                    Clock                                                                         
------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.npc_q_RNO[0]      ariane|clk_i     WIDEFN9     C0      npc_d_0_0_iv_1[0]     5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[2]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_1[2]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[3]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_1[3]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[4]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_1[4]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[5]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_1[5]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[6]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_1[6]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[7]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_1[7]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[8]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_2[8]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[9]      ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_2[9]       5.000        -8.076
i_cva6.i_frontend.npc_q_RNO[10]     ariane|clk_i     WIDEFN9     B0      npc_d_0_iv_2[10]      5.000        -8.076
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      13.076
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.076

    Number of logic level(s):                19
    Starting point:                          i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12] / Q
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[0] / C0
    The start point is clocked by            ariane|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                     Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12]                                       FD1P3DX     Q        Out     1.027     1.027 r      -         
dsp_join_kb_3[11]                                                                                        Net         -        -       -         -            7         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        A        In      0.000     1.027 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        Z        Out     0.606     1.633 r      -         
un1_lu_vaddr_i_1_0_I_1_0_RNO                                                                             Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A0       In      0.000     1.633 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.533 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.533 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.594 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.594 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.481     3.075 r      -         
un1_lu_vaddr_i_1_0                                                                                       Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.075 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     3.932 r      -         
a_0_sqmuxa                                                                                               Net         -        -       -         -            27        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        A        In      0.000     3.932 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        Z        Out     0.828     4.760 r      -         
N_529                                                                                                    Net         -        -       -         -            16        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        A        In      0.000     4.760 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        Z        Out     0.708     5.468 r      -         
icache_areq_o[87]                                                                                        Net         -        -       -         -            3         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        B        In      0.000     5.468 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        Z        Out     0.738     6.206 r      -         
cl_tag_q_RNI90PKD[10]                                                                                    Net         -        -       -         -            4         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.206 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     6.812 r      -         
un3_cl_hit_0_I_57_0_RNO_0                                                                                Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     6.812 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     7.712 r      -         
un3_cl_hit_0_data_tmp[5]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     7.712 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     7.773 r      -         
un3_cl_hit_0_data_tmp[7]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     7.773 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     7.834 r      -         
un3_cl_hit_0_data_tmp[9]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     7.834 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.315 r      -         
un3_cl_hit                                                                                               Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        A        In      0.000     8.315 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        Z        Out     0.810     9.125 r      -         
cl_hit[0]                                                                                                Net         -        -       -         -            12        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        B        In      0.000     9.125 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        Z        Out     0.780     9.905 r      -         
N_768                                                                                                    Net         -        -       -         -            7         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        A        In      0.000     9.905 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        Z        Out     0.819     10.724 r     -         
ready_1_sqmuxa                                                                                           Net         -        -       -         -            14        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        B        In      0.000     10.724 r     -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        Z        Out     0.879     11.603 r     -         
if_ready                                                                                                 Net         -        -       -         -            39        
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.603 r     -         
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.470 f     -         
npc_d_6_sqmuxa_0                                                                                         Net         -        -       -         -            32        
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        C        In      0.000     12.470 f     -         
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        Z        Out     0.606     13.076 f     -         
npc_d_0_0_iv_1[0]                                                                                        Net         -        -       -         -            1         
i_cva6.i_frontend.npc_q_RNO[0]                                                                           WIDEFN9     C0       In      0.000     13.076 f     -         
=======================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      13.076
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.076

    Number of logic level(s):                19
    Starting point:                          i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13] / Q
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[0] / C0
    The start point is clocked by            ariane|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                     Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13]                                     FD1P3DX     Q        Out     1.027     1.027 r      -         
dsp_join_kb_3[12]                                                                                        Net         -        -       -         -            7         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        B        In      0.000     1.027 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        Z        Out     0.606     1.633 r      -         
un1_lu_vaddr_i_1_0_I_1_0_RNO                                                                             Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A0       In      0.000     1.633 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.533 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.533 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.594 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.594 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.481     3.075 r      -         
un1_lu_vaddr_i_1_0                                                                                       Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.075 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     3.932 r      -         
a_0_sqmuxa                                                                                               Net         -        -       -         -            27        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        A        In      0.000     3.932 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        Z        Out     0.828     4.760 r      -         
N_529                                                                                                    Net         -        -       -         -            16        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        A        In      0.000     4.760 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        Z        Out     0.708     5.468 r      -         
icache_areq_o[87]                                                                                        Net         -        -       -         -            3         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        B        In      0.000     5.468 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        Z        Out     0.738     6.206 r      -         
cl_tag_q_RNI90PKD[10]                                                                                    Net         -        -       -         -            4         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.206 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     6.812 r      -         
un3_cl_hit_0_I_57_0_RNO_0                                                                                Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     6.812 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     7.712 r      -         
un3_cl_hit_0_data_tmp[5]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     7.712 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     7.773 r      -         
un3_cl_hit_0_data_tmp[7]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     7.773 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     7.834 r      -         
un3_cl_hit_0_data_tmp[9]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     7.834 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.315 r      -         
un3_cl_hit                                                                                               Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        A        In      0.000     8.315 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        Z        Out     0.810     9.125 r      -         
cl_hit[0]                                                                                                Net         -        -       -         -            12        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        B        In      0.000     9.125 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        Z        Out     0.780     9.905 r      -         
N_768                                                                                                    Net         -        -       -         -            7         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        A        In      0.000     9.905 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        Z        Out     0.819     10.724 r     -         
ready_1_sqmuxa                                                                                           Net         -        -       -         -            14        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        B        In      0.000     10.724 r     -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        Z        Out     0.879     11.603 r     -         
if_ready                                                                                                 Net         -        -       -         -            39        
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.603 r     -         
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.470 f     -         
npc_d_6_sqmuxa_0                                                                                         Net         -        -       -         -            32        
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        C        In      0.000     12.470 f     -         
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        Z        Out     0.606     13.076 f     -         
npc_d_0_0_iv_1[0]                                                                                        Net         -        -       -         -            1         
i_cva6.i_frontend.npc_q_RNO[0]                                                                           WIDEFN9     C0       In      0.000     13.076 f     -         
=======================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      13.076
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.076

    Number of logic level(s):                19
    Starting point:                          i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14] / Q
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[0] / C0
    The start point is clocked by            ariane|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                     Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14]                                     FD1P3DX     Q        Out     1.027     1.027 r      -         
dsp_join_kb_3[13]                                                                                        Net         -        -       -         -            7         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        A        In      0.000     1.027 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        Z        Out     0.606     1.633 r      -         
un1_lu_vaddr_i_1_0_I_1_RNO_0                                                                             Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A1       In      0.000     1.633 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.533 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.533 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.594 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.594 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.481     3.075 r      -         
un1_lu_vaddr_i_1_0                                                                                       Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.075 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     3.932 r      -         
a_0_sqmuxa                                                                                               Net         -        -       -         -            27        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        A        In      0.000     3.932 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        Z        Out     0.828     4.760 r      -         
N_529                                                                                                    Net         -        -       -         -            16        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        A        In      0.000     4.760 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        Z        Out     0.708     5.468 r      -         
icache_areq_o[87]                                                                                        Net         -        -       -         -            3         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        B        In      0.000     5.468 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        Z        Out     0.738     6.206 r      -         
cl_tag_q_RNI90PKD[10]                                                                                    Net         -        -       -         -            4         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.206 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     6.812 r      -         
un3_cl_hit_0_I_57_0_RNO_0                                                                                Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     6.812 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     7.712 r      -         
un3_cl_hit_0_data_tmp[5]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     7.712 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     7.773 r      -         
un3_cl_hit_0_data_tmp[7]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     7.773 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     7.834 r      -         
un3_cl_hit_0_data_tmp[9]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     7.834 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.315 r      -         
un3_cl_hit                                                                                               Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        A        In      0.000     8.315 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        Z        Out     0.810     9.125 r      -         
cl_hit[0]                                                                                                Net         -        -       -         -            12        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        B        In      0.000     9.125 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        Z        Out     0.780     9.905 r      -         
N_768                                                                                                    Net         -        -       -         -            7         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        A        In      0.000     9.905 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        Z        Out     0.819     10.724 r     -         
ready_1_sqmuxa                                                                                           Net         -        -       -         -            14        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        B        In      0.000     10.724 r     -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        Z        Out     0.879     11.603 r     -         
if_ready                                                                                                 Net         -        -       -         -            39        
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.603 r     -         
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.470 f     -         
npc_d_6_sqmuxa_0                                                                                         Net         -        -       -         -            32        
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        C        In      0.000     12.470 f     -         
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        Z        Out     0.606     13.076 f     -         
npc_d_0_0_iv_1[0]                                                                                        Net         -        -       -         -            1         
i_cva6.i_frontend.npc_q_RNO[0]                                                                           WIDEFN9     C0       In      0.000     13.076 f     -         
=======================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      13.076
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.076

    Number of logic level(s):                19
    Starting point:                          i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15] / Q
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[0] / C0
    The start point is clocked by            ariane|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                     Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15]                                     FD1P3DX     Q        Out     1.027     1.027 r      -         
dsp_join_kb_3[14]                                                                                        Net         -        -       -         -            7         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        B        In      0.000     1.027 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        Z        Out     0.606     1.633 r      -         
un1_lu_vaddr_i_1_0_I_1_RNO_0                                                                             Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A1       In      0.000     1.633 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.533 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.533 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.594 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.594 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.481     3.075 r      -         
un1_lu_vaddr_i_1_0                                                                                       Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.075 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     3.932 r      -         
a_0_sqmuxa                                                                                               Net         -        -       -         -            27        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        A        In      0.000     3.932 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        Z        Out     0.828     4.760 r      -         
N_529                                                                                                    Net         -        -       -         -            16        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        A        In      0.000     4.760 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI5B5941[33]           LUT4        Z        Out     0.708     5.468 r      -         
icache_areq_o[87]                                                                                        Net         -        -       -         -            3         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        B        In      0.000     5.468 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNI90PKD[10]                               LUT4        Z        Out     0.738     6.206 r      -         
cl_tag_q_RNI90PKD[10]                                                                                    Net         -        -       -         -            4         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.206 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     6.812 r      -         
un3_cl_hit_0_I_57_0_RNO_0                                                                                Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     6.812 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     7.712 r      -         
un3_cl_hit_0_data_tmp[5]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     7.712 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     7.773 r      -         
un3_cl_hit_0_data_tmp[7]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     7.773 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     7.834 r      -         
un3_cl_hit_0_data_tmp[9]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     7.834 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.315 r      -         
un3_cl_hit                                                                                               Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        A        In      0.000     8.315 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        Z        Out     0.810     9.125 r      -         
cl_hit[0]                                                                                                Net         -        -       -         -            12        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        B        In      0.000     9.125 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        Z        Out     0.780     9.905 r      -         
N_768                                                                                                    Net         -        -       -         -            7         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        A        In      0.000     9.905 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        Z        Out     0.819     10.724 r     -         
ready_1_sqmuxa                                                                                           Net         -        -       -         -            14        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        B        In      0.000     10.724 r     -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        Z        Out     0.879     11.603 r     -         
if_ready                                                                                                 Net         -        -       -         -            39        
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.603 r     -         
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.470 f     -         
npc_d_6_sqmuxa_0                                                                                         Net         -        -       -         -            32        
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        C        In      0.000     12.470 f     -         
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        Z        Out     0.606     13.076 f     -         
npc_d_0_0_iv_1[0]                                                                                        Net         -        -       -         -            1         
i_cva6.i_frontend.npc_q_RNO[0]                                                                           WIDEFN9     C0       In      0.000     13.076 f     -         
=======================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      13.076
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.076

    Number of logic level(s):                19
    Starting point:                          i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12] / Q
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[0] / C0
    The start point is clocked by            ariane|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                     Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12]                                       FD1P3DX     Q        Out     1.027     1.027 r      -         
dsp_join_kb_3[11]                                                                                        Net         -        -       -         -            7         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        A        In      0.000     1.027 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        Z        Out     0.606     1.633 r      -         
un1_lu_vaddr_i_1_0_I_1_0_RNO                                                                             Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A0       In      0.000     1.633 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.533 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.533 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.594 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                         Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.594 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.481     3.075 r      -         
un1_lu_vaddr_i_1_0                                                                                       Net         -        -       -         -            1         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.075 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     3.932 r      -         
a_0_sqmuxa                                                                                               Net         -        -       -         -            27        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        A        In      0.000     3.932 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2[33]                     LUT4        Z        Out     0.828     4.760 r      -         
N_529                                                                                                    Net         -        -       -         -            16        
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI8E5941[33]           LUT4        A        In      0.000     4.760 r      -         
i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.icache_areq_o\.fetch_paddr_0_o2_RNI8E5941[33]           LUT4        Z        Out     0.708     5.468 r      -         
icache_areq_o[88]                                                                                        Net         -        -       -         -            3         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNIB2PKD[11]                               LUT4        B        In      0.000     5.468 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNIB2PKD[11]                               LUT4        Z        Out     0.738     6.206 r      -         
cl_tag_q_RNIB2PKD[11]                                                                                    Net         -        -       -         -            4         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        D        In      0.000     6.206 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     6.812 r      -         
un3_cl_hit_0_I_57_0_RNO_0                                                                                Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     6.812 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     7.712 r      -         
un3_cl_hit_0_data_tmp[5]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     7.712 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     7.773 r      -         
un3_cl_hit_0_data_tmp[7]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     7.773 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     7.834 r      -         
un3_cl_hit_0_data_tmp[9]                                                                                 Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     7.834 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.315 r      -         
un3_cl_hit                                                                                               Net         -        -       -         -            1         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        A        In      0.000     8.315 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_hit[0]                                           LUT4        Z        Out     0.810     9.125 r      -         
cl_hit[0]                                                                                                Net         -        -       -         -            12        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        B        In      0.000     9.125 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2                        LUT4        Z        Out     0.780     9.905 r      -         
N_768                                                                                                    Net         -        -       -         -            7         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        A        In      0.000     9.905 r      -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                     LUT4        Z        Out     0.819     10.724 r     -         
ready_1_sqmuxa                                                                                           Net         -        -       -         -            14        
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        B        In      0.000     10.724 r     -         
i_cva6.gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a2                                        LUT4        Z        Out     0.879     11.603 r     -         
if_ready                                                                                                 Net         -        -       -         -            39        
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.603 r     -         
i_cva6.i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.470 f     -         
npc_d_6_sqmuxa_0                                                                                         Net         -        -       -         -            32        
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        C        In      0.000     12.470 f     -         
i_cva6.i_frontend.npc_d_0_0_iv_1[0]                                                                      LUT4        Z        Out     0.606     13.076 f     -         
npc_d_0_0_iv_1[0]                                                                                        Net         -        -       -         -            1         
i_cva6.i_frontend.npc_q_RNO[0]                                                                           WIDEFN9     C0       In      0.000     13.076 f     -         
=======================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                          Arrival           
Instance                                                                                 Reference     Type        Pin       Net           Time        Slack 
                                                                                         Clock                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram       System        DPR32X2     DO[1]     mem_ram_0     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram       System        DPR32X2     DO[1]     mem_ram_0     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0     System        DPR32X2     DO[0]     mem_ram_1     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0     System        DPR32X2     DO[0]     mem_ram_1     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1     System        DPR32X2     DO[1]     mem_ram_3     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1     System        DPR32X2     DO[1]     mem_ram_3     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_2     System        DPR32X2     DO[0]     mem_ram_4     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_2     System        DPR32X2     DO[0]     mem_ram_4     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_3     System        DPR32X2     DO[1]     mem_ram_6     0.000       -4.410
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_3     System        DPR32X2     DO[1]     mem_ram_6     0.000       -4.410
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                           Starting                                                Required           
Instance                                                                                   Reference     Type        Pin     Net                   Time         Slack 
                                                                                           Clock                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.npc_q_RNO[30]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[30]      5.000        -4.410
i_cva6.i_frontend.npc_q_RNO[31]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[31]      5.000        -4.410
i_cva6.i_frontend.npc_q_RNO[28]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[28]      5.000        -4.349
i_cva6.i_frontend.npc_q_RNO[29]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[29]      5.000        -4.349
i_cva6.i_frontend.npc_q_RNO[26]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[26]      5.000        -4.288
i_cva6.i_frontend.npc_q_RNO[27]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[27]      5.000        -4.288
i_cva6.i_frontend.i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.status_cnt_q[2]     System        FD1P3DX     D       status_cnt_q_3[2]     4.946        -4.245
i_cva6.i_frontend.npc_q_RNO[24]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[24]      5.000        -4.227
i_cva6.i_frontend.npc_q_RNO[25]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[25]      5.000        -4.227
i_cva6.i_frontend.npc_q_RNO[22]                                                            System        WIDEFN9     B0      npc_d_0_iv_2[22]      5.000        -4.166
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      9.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.410

    Number of logic level(s):                26
    Starting point:                          i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram / DO[1]
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[31] / B0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                Pin       Pin               Arrival     No. of    
Name                                                                                              Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram                DPR32X2     DO[1]     Out     0.000     0.000 r     -         
mem_ram_0                                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1_RNI92AMN     LUT4        C         In      0.000     0.000 r     -         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1_RNI92AMN     LUT4        Z         Out     0.660     0.660 r     -         
un1_i_bht_1[0]                                                                                    Net         -         -       -         -           2         
i_cva6.i_frontend.bht_q\.taken_RNIT7OPP1                                                          LUT4        A         In      0.000     0.660 r     -         
i_cva6.i_frontend.bht_q\.taken_RNIT7OPP1                                                          LUT4        Z         Out     0.660     1.320 r     -         
un8_bht_prediction_shifted[0]                                                                     Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        B         In      0.000     1.320 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        Z         Out     0.660     1.980 r     -         
taken_rvc_cf_5[0]                                                                                 Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        B         In      0.000     1.980 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        Z         Out     0.856     2.836 r     -         
taken_rvc_cf[0]                                                                                   Net         -         -       -         -           27        
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        D         In      0.000     2.836 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        Z         Out     0.606     3.442 r     -         
dsp_join_kb_18[1]                                                                                 Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       B0        In      0.000     3.442 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       COUT      Out     0.900     4.342 r     -         
un8_predict_address_cry_2                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       CIN       In      0.000     4.342 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       S0        Out     0.481     4.824 r     -         
un8_predict_address_cry_3_0_S0                                                                    Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        D         In      0.000     4.824 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        Z         Out     0.708     5.532 r     -         
dsp_split_kb_1_0_2[3]                                                                             Net         -         -       -         -           3         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        A         In      0.000     5.532 r     -         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        Z         Out     0.708     6.240 r     -         
un1_fetch_address_0_axb_1                                                                         Net         -         -       -         -           3         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       A1        In      0.000     6.240 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       COUT      Out     0.900     7.140 r     -         
un1_fetch_address_0_cry_1                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       CIN       In      0.000     7.140 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       COUT      Out     0.061     7.201 r     -         
un1_fetch_address_0_cry_3                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       CIN       In      0.000     7.201 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       COUT      Out     0.061     7.262 r     -         
un1_fetch_address_0_cry_5                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       CIN       In      0.000     7.262 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       COUT      Out     0.061     7.323 r     -         
un1_fetch_address_0_cry_7                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       CIN       In      0.000     7.323 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       COUT      Out     0.061     7.384 r     -         
un1_fetch_address_0_cry_9                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       CIN       In      0.000     7.384 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       COUT      Out     0.061     7.445 r     -         
un1_fetch_address_0_cry_11                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       CIN       In      0.000     7.445 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       COUT      Out     0.061     7.506 r     -         
un1_fetch_address_0_cry_13                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       CIN       In      0.000     7.506 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       COUT      Out     0.061     7.567 r     -         
un1_fetch_address_0_cry_15                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       CIN       In      0.000     7.567 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       COUT      Out     0.061     7.628 r     -         
un1_fetch_address_0_cry_17                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       CIN       In      0.000     7.628 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       COUT      Out     0.061     7.689 r     -         
un1_fetch_address_0_cry_19                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       CIN       In      0.000     7.689 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       COUT      Out     0.061     7.750 r     -         
un1_fetch_address_0_cry_21                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       CIN       In      0.000     7.750 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       COUT      Out     0.061     7.811 r     -         
un1_fetch_address_0_cry_23                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       CIN       In      0.000     7.811 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       COUT      Out     0.061     7.872 r     -         
un1_fetch_address_0_cry_25                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       CIN       In      0.000     7.872 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       COUT      Out     0.061     7.933 r     -         
un1_fetch_address_0_cry_27                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       CIN       In      0.000     7.933 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       S1        Out     0.481     8.414 r     -         
un1_fetch_address_0_cry_28_0_S1                                                                   Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        A         In      0.000     8.414 r     -         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        Z         Out     0.390     8.804 r     -         
npc_d_0_iv_0[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        A         In      0.000     8.804 r     -         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        Z         Out     0.606     9.410 r     -         
npc_d_0_iv_2[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_q_RNO[31]                                                                   WIDEFN9     B0        In      0.000     9.410 r     -         
================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      9.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.410

    Number of logic level(s):                26
    Starting point:                          i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram / DO[1]
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[31] / B0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                Pin       Pin               Arrival     No. of    
Name                                                                                              Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram                DPR32X2     DO[1]     Out     0.000     0.000 r     -         
mem_ram_0                                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1_RNI92AMN     LUT4        C         In      0.000     0.000 r     -         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1_RNI92AMN     LUT4        Z         Out     0.660     0.660 r     -         
un1_i_bht_1[0]                                                                                    Net         -         -       -         -           2         
i_cva6.i_frontend.bht_q\.taken_RNIT7OPP1                                                          LUT4        A         In      0.000     0.660 r     -         
i_cva6.i_frontend.bht_q\.taken_RNIT7OPP1                                                          LUT4        Z         Out     0.660     1.320 r     -         
un8_bht_prediction_shifted[0]                                                                     Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        B         In      0.000     1.320 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        Z         Out     0.660     1.980 r     -         
taken_rvc_cf_5[0]                                                                                 Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        B         In      0.000     1.980 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        Z         Out     0.856     2.836 r     -         
taken_rvc_cf[0]                                                                                   Net         -         -       -         -           27        
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        D         In      0.000     2.836 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        Z         Out     0.606     3.442 r     -         
dsp_join_kb_18[1]                                                                                 Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       B0        In      0.000     3.442 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       COUT      Out     0.900     4.342 r     -         
un8_predict_address_cry_2                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       CIN       In      0.000     4.342 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       S0        Out     0.481     4.824 r     -         
un8_predict_address_cry_3_0_S0                                                                    Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        D         In      0.000     4.824 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        Z         Out     0.708     5.532 r     -         
dsp_split_kb_1_0_2[3]                                                                             Net         -         -       -         -           3         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        A         In      0.000     5.532 r     -         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        Z         Out     0.708     6.240 r     -         
un1_fetch_address_0_axb_1                                                                         Net         -         -       -         -           3         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       A1        In      0.000     6.240 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       COUT      Out     0.900     7.140 r     -         
un1_fetch_address_0_cry_1                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       CIN       In      0.000     7.140 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       COUT      Out     0.061     7.201 r     -         
un1_fetch_address_0_cry_3                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       CIN       In      0.000     7.201 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       COUT      Out     0.061     7.262 r     -         
un1_fetch_address_0_cry_5                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       CIN       In      0.000     7.262 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       COUT      Out     0.061     7.323 r     -         
un1_fetch_address_0_cry_7                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       CIN       In      0.000     7.323 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       COUT      Out     0.061     7.384 r     -         
un1_fetch_address_0_cry_9                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       CIN       In      0.000     7.384 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       COUT      Out     0.061     7.445 r     -         
un1_fetch_address_0_cry_11                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       CIN       In      0.000     7.445 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       COUT      Out     0.061     7.506 r     -         
un1_fetch_address_0_cry_13                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       CIN       In      0.000     7.506 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       COUT      Out     0.061     7.567 r     -         
un1_fetch_address_0_cry_15                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       CIN       In      0.000     7.567 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       COUT      Out     0.061     7.628 r     -         
un1_fetch_address_0_cry_17                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       CIN       In      0.000     7.628 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       COUT      Out     0.061     7.689 r     -         
un1_fetch_address_0_cry_19                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       CIN       In      0.000     7.689 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       COUT      Out     0.061     7.750 r     -         
un1_fetch_address_0_cry_21                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       CIN       In      0.000     7.750 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       COUT      Out     0.061     7.811 r     -         
un1_fetch_address_0_cry_23                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       CIN       In      0.000     7.811 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       COUT      Out     0.061     7.872 r     -         
un1_fetch_address_0_cry_25                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       CIN       In      0.000     7.872 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       COUT      Out     0.061     7.933 r     -         
un1_fetch_address_0_cry_27                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       CIN       In      0.000     7.933 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       S1        Out     0.481     8.414 r     -         
un1_fetch_address_0_cry_28_0_S1                                                                   Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        A         In      0.000     8.414 r     -         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        Z         Out     0.390     8.804 r     -         
npc_d_0_iv_0[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        A         In      0.000     8.804 r     -         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        Z         Out     0.606     9.410 r     -         
npc_d_0_iv_2[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_q_RNO[31]                                                                   WIDEFN9     B0        In      0.000     9.410 r     -         
================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      9.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.410

    Number of logic level(s):                26
    Starting point:                          i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0 / DO[0]
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[31] / B0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                Pin       Pin               Arrival     No. of    
Name                                                                                              Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0              DPR32X2     DO[0]     Out     0.000     0.000 r     -         
mem_ram_1                                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0_RNIPDERM     LUT4        C         In      0.000     0.000 r     -         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0_RNIPDERM     LUT4        Z         Out     0.660     0.660 r     -         
un1_i_bht_1[1]                                                                                    Net         -         -       -         -           2         
i_cva6.i_frontend.bht_q\.valid_RNIC1A7R1                                                          LUT4        A         In      0.000     0.660 r     -         
i_cva6.i_frontend.bht_q\.valid_RNIC1A7R1                                                          LUT4        Z         Out     0.660     1.320 r     -         
un8_bht_prediction_shifted[1]                                                                     Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        C         In      0.000     1.320 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        Z         Out     0.660     1.980 r     -         
taken_rvc_cf_5[0]                                                                                 Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        B         In      0.000     1.980 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        Z         Out     0.856     2.836 r     -         
taken_rvc_cf[0]                                                                                   Net         -         -       -         -           27        
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        D         In      0.000     2.836 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        Z         Out     0.606     3.442 r     -         
dsp_join_kb_18[1]                                                                                 Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       B0        In      0.000     3.442 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       COUT      Out     0.900     4.342 r     -         
un8_predict_address_cry_2                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       CIN       In      0.000     4.342 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       S0        Out     0.481     4.824 r     -         
un8_predict_address_cry_3_0_S0                                                                    Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        D         In      0.000     4.824 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        Z         Out     0.708     5.532 r     -         
dsp_split_kb_1_0_2[3]                                                                             Net         -         -       -         -           3         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        A         In      0.000     5.532 r     -         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        Z         Out     0.708     6.240 r     -         
un1_fetch_address_0_axb_1                                                                         Net         -         -       -         -           3         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       A1        In      0.000     6.240 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       COUT      Out     0.900     7.140 r     -         
un1_fetch_address_0_cry_1                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       CIN       In      0.000     7.140 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       COUT      Out     0.061     7.201 r     -         
un1_fetch_address_0_cry_3                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       CIN       In      0.000     7.201 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       COUT      Out     0.061     7.262 r     -         
un1_fetch_address_0_cry_5                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       CIN       In      0.000     7.262 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       COUT      Out     0.061     7.323 r     -         
un1_fetch_address_0_cry_7                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       CIN       In      0.000     7.323 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       COUT      Out     0.061     7.384 r     -         
un1_fetch_address_0_cry_9                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       CIN       In      0.000     7.384 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       COUT      Out     0.061     7.445 r     -         
un1_fetch_address_0_cry_11                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       CIN       In      0.000     7.445 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       COUT      Out     0.061     7.506 r     -         
un1_fetch_address_0_cry_13                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       CIN       In      0.000     7.506 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       COUT      Out     0.061     7.567 r     -         
un1_fetch_address_0_cry_15                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       CIN       In      0.000     7.567 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       COUT      Out     0.061     7.628 r     -         
un1_fetch_address_0_cry_17                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       CIN       In      0.000     7.628 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       COUT      Out     0.061     7.689 r     -         
un1_fetch_address_0_cry_19                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       CIN       In      0.000     7.689 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       COUT      Out     0.061     7.750 r     -         
un1_fetch_address_0_cry_21                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       CIN       In      0.000     7.750 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       COUT      Out     0.061     7.811 r     -         
un1_fetch_address_0_cry_23                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       CIN       In      0.000     7.811 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       COUT      Out     0.061     7.872 r     -         
un1_fetch_address_0_cry_25                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       CIN       In      0.000     7.872 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       COUT      Out     0.061     7.933 r     -         
un1_fetch_address_0_cry_27                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       CIN       In      0.000     7.933 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       S1        Out     0.481     8.414 r     -         
un1_fetch_address_0_cry_28_0_S1                                                                   Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        A         In      0.000     8.414 r     -         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        Z         Out     0.390     8.804 r     -         
npc_d_0_iv_0[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        A         In      0.000     8.804 r     -         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        Z         Out     0.606     9.410 r     -         
npc_d_0_iv_2[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_q_RNO[31]                                                                   WIDEFN9     B0        In      0.000     9.410 r     -         
================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      9.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.410

    Number of logic level(s):                26
    Starting point:                          i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0 / DO[0]
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[31] / B0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                Pin       Pin               Arrival     No. of    
Name                                                                                              Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0              DPR32X2     DO[0]     Out     0.000     0.000 r     -         
mem_ram_1                                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0_RNIPDERM     LUT4        C         In      0.000     0.000 r     -         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0_RNIPDERM     LUT4        Z         Out     0.660     0.660 r     -         
un1_i_bht_1[1]                                                                                    Net         -         -       -         -           2         
i_cva6.i_frontend.bht_q\.valid_RNIC1A7R1                                                          LUT4        A         In      0.000     0.660 r     -         
i_cva6.i_frontend.bht_q\.valid_RNIC1A7R1                                                          LUT4        Z         Out     0.660     1.320 r     -         
un8_bht_prediction_shifted[1]                                                                     Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        C         In      0.000     1.320 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        Z         Out     0.660     1.980 r     -         
taken_rvc_cf_5[0]                                                                                 Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        B         In      0.000     1.980 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        Z         Out     0.856     2.836 r     -         
taken_rvc_cf[0]                                                                                   Net         -         -       -         -           27        
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        D         In      0.000     2.836 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        Z         Out     0.606     3.442 r     -         
dsp_join_kb_18[1]                                                                                 Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       B0        In      0.000     3.442 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       COUT      Out     0.900     4.342 r     -         
un8_predict_address_cry_2                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       CIN       In      0.000     4.342 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       S0        Out     0.481     4.824 r     -         
un8_predict_address_cry_3_0_S0                                                                    Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        D         In      0.000     4.824 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        Z         Out     0.708     5.532 r     -         
dsp_split_kb_1_0_2[3]                                                                             Net         -         -       -         -           3         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        A         In      0.000     5.532 r     -         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        Z         Out     0.708     6.240 r     -         
un1_fetch_address_0_axb_1                                                                         Net         -         -       -         -           3         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       A1        In      0.000     6.240 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       COUT      Out     0.900     7.140 r     -         
un1_fetch_address_0_cry_1                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       CIN       In      0.000     7.140 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       COUT      Out     0.061     7.201 r     -         
un1_fetch_address_0_cry_3                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       CIN       In      0.000     7.201 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       COUT      Out     0.061     7.262 r     -         
un1_fetch_address_0_cry_5                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       CIN       In      0.000     7.262 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       COUT      Out     0.061     7.323 r     -         
un1_fetch_address_0_cry_7                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       CIN       In      0.000     7.323 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       COUT      Out     0.061     7.384 r     -         
un1_fetch_address_0_cry_9                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       CIN       In      0.000     7.384 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       COUT      Out     0.061     7.445 r     -         
un1_fetch_address_0_cry_11                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       CIN       In      0.000     7.445 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       COUT      Out     0.061     7.506 r     -         
un1_fetch_address_0_cry_13                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       CIN       In      0.000     7.506 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       COUT      Out     0.061     7.567 r     -         
un1_fetch_address_0_cry_15                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       CIN       In      0.000     7.567 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       COUT      Out     0.061     7.628 r     -         
un1_fetch_address_0_cry_17                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       CIN       In      0.000     7.628 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       COUT      Out     0.061     7.689 r     -         
un1_fetch_address_0_cry_19                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       CIN       In      0.000     7.689 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       COUT      Out     0.061     7.750 r     -         
un1_fetch_address_0_cry_21                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       CIN       In      0.000     7.750 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       COUT      Out     0.061     7.811 r     -         
un1_fetch_address_0_cry_23                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       CIN       In      0.000     7.811 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       COUT      Out     0.061     7.872 r     -         
un1_fetch_address_0_cry_25                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       CIN       In      0.000     7.872 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       COUT      Out     0.061     7.933 r     -         
un1_fetch_address_0_cry_27                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       CIN       In      0.000     7.933 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       S1        Out     0.481     8.414 r     -         
un1_fetch_address_0_cry_28_0_S1                                                                   Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        A         In      0.000     8.414 r     -         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        Z         Out     0.390     8.804 r     -         
npc_d_0_iv_0[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        A         In      0.000     8.804 r     -         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        Z         Out     0.606     9.410 r     -         
npc_d_0_iv_2[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_q_RNO[31]                                                                   WIDEFN9     B0        In      0.000     9.410 r     -         
================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      9.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.410

    Number of logic level(s):                26
    Starting point:                          i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1 / DO[1]
    Ending point:                            i_cva6.i_frontend.npc_q_RNO[31] / B0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                Pin       Pin               Arrival     No. of    
Name                                                                                              Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1              DPR32X2     DO[1]     Out     0.000     0.000 r     -         
mem_ram_3                                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1_RNI92AMN     LUT4        D         In      0.000     0.000 r     -         
i_cva6.i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1_RNI92AMN     LUT4        Z         Out     0.660     0.660 r     -         
un1_i_bht_1[0]                                                                                    Net         -         -       -         -           2         
i_cva6.i_frontend.bht_q\.taken_RNIT7OPP1                                                          LUT4        A         In      0.000     0.660 r     -         
i_cva6.i_frontend.bht_q\.taken_RNIT7OPP1                                                          LUT4        Z         Out     0.660     1.320 r     -         
un8_bht_prediction_shifted[0]                                                                     Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        B         In      0.000     1.320 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5[0]                                                          LUT4        Z         Out     0.660     1.980 r     -         
taken_rvc_cf_5[0]                                                                                 Net         -         -       -         -           2         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        B         In      0.000     1.980 r     -         
i_cva6.i_frontend._l0\.taken_rvc_cf_5_RNICLV9B[0]                                                 LUT4        Z         Out     0.856     2.836 r     -         
taken_rvc_cf[0]                                                                                   Net         -         -       -         -           27        
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        D         In      0.000     2.836 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0_RNO                                                 LUT4        Z         Out     0.606     3.442 r     -         
dsp_join_kb_18[1]                                                                                 Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       B0        In      0.000     3.442 r     -         
i_cva6.i_frontend.un8_predict_address_cry_1_0                                                     CCU2C       COUT      Out     0.900     4.342 r     -         
un8_predict_address_cry_2                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       CIN       In      0.000     4.342 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0                                                     CCU2C       S0        Out     0.481     4.824 r     -         
un8_predict_address_cry_3_0_S0                                                                    Net         -         -       -         -           1         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        D         In      0.000     4.824 r     -         
i_cva6.i_frontend.un8_predict_address_cry_3_0_RNIGMR5L2                                           LUT4        Z         Out     0.708     5.532 r     -         
dsp_split_kb_1_0_2[3]                                                                             Net         -         -       -         -           3         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        A         In      0.000     5.532 r     -         
i_cva6.i_frontend.un1_bp_valid_1_RNIILV5U2                                                        LUT4        Z         Out     0.708     6.240 r     -         
un1_fetch_address_0_axb_1                                                                         Net         -         -       -         -           3         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       A1        In      0.000     6.240 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_0_0                                                     CCU2C       COUT      Out     0.900     7.140 r     -         
un1_fetch_address_0_cry_1                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       CIN       In      0.000     7.140 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_2_0                                                     CCU2C       COUT      Out     0.061     7.201 r     -         
un1_fetch_address_0_cry_3                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       CIN       In      0.000     7.201 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_4_0                                                     CCU2C       COUT      Out     0.061     7.262 r     -         
un1_fetch_address_0_cry_5                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       CIN       In      0.000     7.262 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_6_0                                                     CCU2C       COUT      Out     0.061     7.323 r     -         
un1_fetch_address_0_cry_7                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       CIN       In      0.000     7.323 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_8_0                                                     CCU2C       COUT      Out     0.061     7.384 r     -         
un1_fetch_address_0_cry_9                                                                         Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       CIN       In      0.000     7.384 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_10_0                                                    CCU2C       COUT      Out     0.061     7.445 r     -         
un1_fetch_address_0_cry_11                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       CIN       In      0.000     7.445 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_12_0                                                    CCU2C       COUT      Out     0.061     7.506 r     -         
un1_fetch_address_0_cry_13                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       CIN       In      0.000     7.506 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_14_0                                                    CCU2C       COUT      Out     0.061     7.567 r     -         
un1_fetch_address_0_cry_15                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       CIN       In      0.000     7.567 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_16_0                                                    CCU2C       COUT      Out     0.061     7.628 r     -         
un1_fetch_address_0_cry_17                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       CIN       In      0.000     7.628 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_18_0                                                    CCU2C       COUT      Out     0.061     7.689 r     -         
un1_fetch_address_0_cry_19                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       CIN       In      0.000     7.689 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_20_0                                                    CCU2C       COUT      Out     0.061     7.750 r     -         
un1_fetch_address_0_cry_21                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       CIN       In      0.000     7.750 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_22_0                                                    CCU2C       COUT      Out     0.061     7.811 r     -         
un1_fetch_address_0_cry_23                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       CIN       In      0.000     7.811 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_24_0                                                    CCU2C       COUT      Out     0.061     7.872 r     -         
un1_fetch_address_0_cry_25                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       CIN       In      0.000     7.872 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_26_0                                                    CCU2C       COUT      Out     0.061     7.933 r     -         
un1_fetch_address_0_cry_27                                                                        Net         -         -       -         -           1         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       CIN       In      0.000     7.933 r     -         
i_cva6.i_frontend.un1_fetch_address_0_cry_28_0                                                    CCU2C       S1        Out     0.481     8.414 r     -         
un1_fetch_address_0_cry_28_0_S1                                                                   Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        A         In      0.000     8.414 r     -         
i_cva6.i_frontend.npc_d_0_iv_0[31]                                                                LUT4        Z         Out     0.390     8.804 r     -         
npc_d_0_iv_0[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        A         In      0.000     8.804 r     -         
i_cva6.i_frontend.npc_d_0_iv_2[31]                                                                LUT4        Z         Out     0.606     9.410 r     -         
npc_d_0_iv_2[31]                                                                                  Net         -         -       -         -           1         
i_cva6.i_frontend.npc_q_RNO[31]                                                                   WIDEFN9     B0        In      0.000     9.410 r     -         
================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:03m:26s; CPU Time elapsed 0h:00m:12s; Memory used current: 311MB peak: 339MB)


Finished timing report (Real Time elapsed 0h:03m:26s; CPU Time elapsed 0h:00m:12s; Memory used current: 311MB peak: 339MB)

---------------------------------------
Resource Usage Report
Part: lav_at_e70es1lfg676c-1


Register bits: 5093 of 397440 (1%)
I/O cells:       391
Block Rams : 43 of 990 (4%)

DSP primitives:       4 of 5400 (0%)

Details:
CCU2C:          592
DPR16X4A:       39
DPR32X2:        57
FD1P3BX:        53
FD1P3DX:        4593
FD1P3IX:        413
GSRA:           1
IB:             116
IFD1P3BX:       1
IFD1P3DX:       33
INV:            20
LUT4:           10158
OB:             275
PDPSC32K:       42
SP16KA:         1
SPR32X2:        4
VHI:            154
VLO:            154
WIDEFN9:        1446
MULT18X18A:     2
MULTADDSUB18X18A: 2

Resource Usage inside macros:
Registers: 0
LUTs: 0
EBRs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 5093 + 0 = 5093 of 397440 (1.28%)
Total number of LUTs: 10158 + 0 = 10158 
Total number of EBRs: 43 + 0 = 43 of 990 (4.34%)
Total number of DSPs: 4 + 0 = 4 of 1800 (0.22%)
Total number of Distributed RAMs: 100 + 0 = 100 
Total number of Carry Chains: 592 + 0 = 592 
Total number of BlackBoxes: 309 + 0 = 309 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:03m:26s; CPU Time elapsed 0h:00m:13s; Memory used current: 136MB peak: 339MB)

Process took 0h:03m:27s realtime, 0h:00m:13s cputime
# Wed Oct 23 16:15:52 2024

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

