git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_cpm_z80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255842969
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-CloudGFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253296079
git clone --depth 1 --no-tags https://github.com/yantao12399/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255353451
git clone --depth 1 --no-tags https://github.com/dongsibo/cscb58-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247634779
git clone --depth 1 --no-tags https://github.com/cn-pub/lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247363268
git clone --depth 1 --no-tags https://github.com/ishitadatta/BarrelShifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247397280
git clone --depth 1 --no-tags https://github.com/mokumus/BitSequenceDetector-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252294615
git clone --depth 1 --no-tags https://github.com/2php/nco_sin_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249013449
git clone --depth 1 --no-tags https://github.com/vipinkmenon/runningLED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253996143
git clone --depth 1 --no-tags https://github.com/dirkmo/uart2wb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252265768
git clone --depth 1 --no-tags https://github.com/boltma/Digital-Logic-and-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249688397
git clone --depth 1 --no-tags https://github.com/nshcat/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250110236
git clone --depth 1 --no-tags https://github.com/bdiaz29/Fused-Multiply-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247571910
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250399333
git clone --depth 1 --no-tags https://github.com/programmable-logic-tools/logic-block-library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252253053
git clone --depth 1 --no-tags https://github.com/kranthij22/Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249586320
git clone --depth 1 --no-tags https://github.com/abhishekkydv8/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249549034
git clone --depth 1 --no-tags https://github.com/vmetodiev/pwm4sdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247786298
git clone --depth 1 --no-tags https://github.com/simoneby/MicroProcessorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253246949
git clone --depth 1 --no-tags https://github.com/yxgi5/i2c_bypass_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248435663
git clone --depth 1 --no-tags https://github.com/m4j0rt0m/pulse-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248853550
git clone --depth 1 --no-tags https://github.com/rentaohu/FPGA-digital_recogniton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248650253
git clone --depth 1 --no-tags https://github.com/dioxygen/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253507835
git clone --depth 1 --no-tags https://github.com/sxw228/hdmi_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254597067
git clone --depth 1 --no-tags https://github.com/anguyen721/TEAM18EIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249493793
git clone --depth 1 --no-tags https://github.com/draftsmann/kotlin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252171284
git clone --depth 1 --no-tags https://github.com/dajoariando/NMR_PCBv6_HDLv1_2020_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251398627
git clone --depth 1 --no-tags https://github.com/Noris4est/RISE_EDGE_PULSE_LENGTH_CONVERTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254914045
git clone --depth 1 --no-tags https://github.com/vanDeagle/EDA_TASK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255534825
git clone --depth 1 --no-tags https://github.com/KhaledMoataz/ODE_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248862572
git clone --depth 1 --no-tags https://github.com/arvakagdi/BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256064072
git clone --depth 1 --no-tags https://github.com/josh-macfie/FPGAtoLCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249990334
git clone --depth 1 --no-tags https://github.com/zwm/psram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249707168
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Verilog_uart_fifo_smg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248128509
git clone --depth 1 --no-tags https://github.com/Dhiraj03/uPowerALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247469030
git clone --depth 1 --no-tags https://github.com/tan1998lei/FPGA_text.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256376647
git clone --depth 1 --no-tags https://github.com/Ananya-B/Asynchonous-FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253600429
git clone --depth 1 --no-tags https://github.com/acintr/4215-RISC_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253986343
git clone --depth 1 --no-tags https://github.com/kishan132/Image-Enhancement-on-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255616707
git clone --depth 1 --no-tags https://github.com/Noris4est/Debounce-FPGA-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255187089
git clone --depth 1 --no-tags https://github.com/DROZD-01/DROZD-01-PLIS-LAB_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251299144
git clone --depth 1 --no-tags https://github.com/prabpabla/Tug-of-War.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250926045
git clone --depth 1 --no-tags https://github.com/sjaemoon/EE470_BlackParrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254771153
git clone --depth 1 --no-tags https://github.com/DhruvkBhatt/mips_multi_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247766962
git clone --depth 1 --no-tags https://github.com/ChocolateJin/IIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256551043
git clone --depth 1 --no-tags https://github.com/dajoariando/NMR_PCBv5_HDLv1_2019_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249796239
git clone --depth 1 --no-tags https://github.com/andreilaur98/Verilog---Multiplication-of-sign-numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248228911
git clone --depth 1 --no-tags https://github.com/neurorulez/Mister_Test_Joys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248226604
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/I2C-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247983771
git clone --depth 1 --no-tags https://github.com/Allanmon1/CECS-440-Comp-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251495994
git clone --depth 1 --no-tags https://github.com/RomeoMe5/DE10-Nano_cooling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247518507
git clone --depth 1 --no-tags https://github.com/WonkieB/I2S-buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254722135
git clone --depth 1 --no-tags https://github.com/TKLabStudio/Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253829490
git clone --depth 1 --no-tags https://github.com/travisbartholome/sudoku-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254504909
git clone --depth 1 --no-tags https://github.com/hungvo0603/EE2026--Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249348235
git clone --depth 1 --no-tags https://github.com/Noris4est/UART-FPGA-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254165351
git clone --depth 1 --no-tags https://github.com/MireleSCos/ULA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249306317
git clone --depth 1 --no-tags https://github.com/shioya-lab/cpu-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253459481
git clone --depth 1 --no-tags https://github.com/Arcadia-Microcomputer/SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255805736
git clone --depth 1 --no-tags https://github.com/PravallikaNalla/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253973425
git clone --depth 1 --no-tags https://github.com/deigiudi/kayrv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247245878
git clone --depth 1 --no-tags https://github.com/bdiaz29/MicroController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247573521
git clone --depth 1 --no-tags https://github.com/eiclpy/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251559140
git clone --depth 1 --no-tags https://github.com/Paulatil/Hardware_security1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252366115
git clone --depth 1 --no-tags https://github.com/cheungxi/vivado_tcl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252470881
git clone --depth 1 --no-tags https://github.com/glitchy-boy-mahyar/CA_CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255715575
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Digital-Clock-in-Spartan-6-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255428286
git clone --depth 1 --no-tags https://github.com/GGuedesAB/RISCV16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253036474
git clone --depth 1 --no-tags https://github.com/Noris4est/PWM-FPGA-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254688587
git clone --depth 1 --no-tags https://github.com/jainmohit2001/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254392233
git clone --depth 1 --no-tags https://github.com/PravallikaNalla/Verilog_projects_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253972635
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247693521
git clone --depth 1 --no-tags https://github.com/imuguruza/alhambra_II_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253850666
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/round-robin-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248458724
git clone --depth 1 --no-tags https://github.com/jerry871002/Computer-Organization-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255090680
git clone --depth 1 --no-tags https://github.com/enquestor/32bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255518490
git clone --depth 1 --no-tags https://github.com/Noris4est/Pulse-shortening-device-FPGA-VERILOG-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254901285
git clone --depth 1 --no-tags https://github.com/mylin0405/2019_NCTU_CO_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248515398
git clone --depth 1 --no-tags https://github.com/Offliners/NTNU-ME-Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248500751
git clone --depth 1 --no-tags https://github.com/MarsWang1996/FPGA-Course-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247248215
git clone --depth 1 --no-tags https://github.com/mattvenn/fv-busy-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251684143
git clone --depth 1 --no-tags https://github.com/john777100/Pipeline-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249658480
git clone --depth 1 --no-tags https://github.com/QXX0607/8-bit-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249934658
git clone --depth 1 --no-tags https://github.com/jmkoenig/EE480_Proj3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251034141
git clone --depth 1 --no-tags https://github.com/moste00/CarrySelectAdderVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248005213
git clone --depth 1 --no-tags https://github.com/timurxo/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251521324
git clone --depth 1 --no-tags https://github.com/CJYJZBG/my-npu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251493747
git clone --depth 1 --no-tags https://github.com/Myaats/chip8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247639739
git clone --depth 1 --no-tags https://github.com/dchwebb/ICE40_FPGA_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248980252
git clone --depth 1 --no-tags https://github.com/mehagupta22/ECE243.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249075886
git clone --depth 1 --no-tags https://github.com/curiosity654/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251013239
git clone --depth 1 --no-tags https://github.com/alvn530/696-public-key.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250395097
git clone --depth 1 --no-tags https://github.com/reggiehsu111/ECC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255646502
git clone --depth 1 --no-tags https://github.com/arc968/ECE583_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255690958
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Approximate-1D-DCT-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250023338
git clone --depth 1 --no-tags https://github.com/Archfx/assert_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256574331
git clone --depth 1 --no-tags https://github.com/anirudh-11/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249290791
git clone --depth 1 --no-tags https://github.com/zackfravel/Design-Verification-and-Validation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249570568
