// Seed: 4098861473
module module_0 (
    input  tri   id_0
    , id_9,
    output wor   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  wand  id_6,
    output tri0  id_7
);
  assign id_7 = 1;
  assign id_7 = id_6 ** -1;
  assign id_9 = {1{1}};
  assign id_7 = 1;
  uwire id_10 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output supply1 id_4,
    output tri1 id_5,
    output logic id_6,
    output wor id_7,
    input tri id_8,
    input tri1 id_9,
    output wor id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri id_13
);
  always @(id_9 or posedge id_11 ~^ 1)
    if (1 == 1) begin : LABEL_0
      if (-1) begin : LABEL_1
        if (-1)
          if (-1) id_6 = id_11;
          else id_6 <= 1;
      end
    end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_9,
      id_0,
      id_11,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
