<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_1 " />
            <top_module name="arch_package" />
            <top_module name="glbl" />
            <top_module name="proj_package" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="test_dram_dma" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="32625433334fs"></ZoomStartTime>
      <ZoomEndTime time="32736833335fs"></ZoomEndTime>
      <Cursor1Time time="32644000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="269"></NameColumnWidth>
      <ValueColumnWidth column_width="155"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="21" />
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/awid">
      <obj_property name="ElementShortName">awid[15:0]</obj_property>
      <obj_property name="ObjectShortName">awid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/awaddr">
      <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/awlen">
      <obj_property name="ElementShortName">awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/awsize">
      <obj_property name="ElementShortName">awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/awvalid">
      <obj_property name="ElementShortName">awvalid</obj_property>
      <obj_property name="ObjectShortName">awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/awready">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/wid">
      <obj_property name="ElementShortName">wid[15:0]</obj_property>
      <obj_property name="ObjectShortName">wid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/wdata">
      <obj_property name="ElementShortName">wdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/wstrb">
      <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
      <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/wlast">
      <obj_property name="ElementShortName">wlast</obj_property>
      <obj_property name="ObjectShortName">wlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/wvalid">
      <obj_property name="ElementShortName">wvalid</obj_property>
      <obj_property name="ObjectShortName">wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/wready">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject fp_name="divider62" type="divider">
      <obj_property name="label">DDRA</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group75">
      <obj_property name="label">DDRA</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/awid">
         <obj_property name="ElementShortName">awid[15:0]</obj_property>
         <obj_property name="ObjectShortName">awid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/awlen">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/awsize">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/awvalid">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/awready">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/wid">
         <obj_property name="ElementShortName">wid[15:0]</obj_property>
         <obj_property name="ObjectShortName">wid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/wdata">
         <obj_property name="ElementShortName">wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/wstrb">
         <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/wlast">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddra/wready">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/sh_cl_dma_pcis_bus/wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="divider108" type="divider">
      <obj_property name="label">DDRB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group106">
      <obj_property name="label">DDRB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/awid">
         <obj_property name="ElementShortName">awid[15:0]</obj_property>
         <obj_property name="ObjectShortName">awid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/awlen">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/awsize">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/awvalid">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/awready">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/wid">
         <obj_property name="ElementShortName">wid[15:0]</obj_property>
         <obj_property name="ObjectShortName">wid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/wdata">
         <obj_property name="ElementShortName">wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/wstrb">
         <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/wlast">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrb/wready">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="divider107" type="divider">
      <obj_property name="label">DDRC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group110">
      <obj_property name="label">DDRC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/awid">
         <obj_property name="ElementShortName">awid[15:0]</obj_property>
         <obj_property name="ObjectShortName">awid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/awlen">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/awsize">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/awvalid">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/awready">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/wid">
         <obj_property name="ElementShortName">wid[15:0]</obj_property>
         <obj_property name="ObjectShortName">wid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/wdata">
         <obj_property name="ElementShortName">wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/wstrb">
         <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/wlast">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/wready">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/bid">
         <obj_property name="ElementShortName">bid[15:0]</obj_property>
         <obj_property name="ObjectShortName">bid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/bresp">
         <obj_property name="ElementShortName">bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/bvalid">
         <obj_property name="ElementShortName">bvalid</obj_property>
         <obj_property name="ObjectShortName">bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/bready">
         <obj_property name="ElementShortName">bready</obj_property>
         <obj_property name="ObjectShortName">bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/arid">
         <obj_property name="ElementShortName">arid[15:0]</obj_property>
         <obj_property name="ObjectShortName">arid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/araddr">
         <obj_property name="ElementShortName">araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/arlen">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/arsize">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/arvalid">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/arready">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/rdata">
         <obj_property name="ElementShortName">rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/rresp">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/rlast">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/rvalid">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/cl_sh_ddr_bus/rready">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="divider112" type="divider">
      <obj_property name="label">DDRD</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group121">
      <obj_property name="label">DDRD</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/awid">
         <obj_property name="ElementShortName">awid[15:0]</obj_property>
         <obj_property name="ObjectShortName">awid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/awlen">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/awsize">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/awvalid">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/awready">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/wid">
         <obj_property name="ElementShortName">wid[15:0]</obj_property>
         <obj_property name="ObjectShortName">wid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/wdata">
         <obj_property name="ElementShortName">wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/wstrb">
         <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/wlast">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/lcl_cl_sh_ddrd/wready">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/clk_main_a0">
      <obj_property name="ElementShortName">clk_main_a0</obj_property>
      <obj_property name="ObjectShortName">clk_main_a0</obj_property>
   </wvobject>
</wave_config>
