<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.11.23:19:09"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2I2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_PLL_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_PLL_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_PLL_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RECONFIG_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RECONFIG_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RECONFIG_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TXLINK_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TXLINK_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TXLINK_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TXFRAME_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TXFRAME_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TXFRAME_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TX_AVS_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TX_AVS_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_TX_AVS_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RX_AVS_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RX_AVS_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RX_AVS_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RXLINK_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RXLINK_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RXLINK_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RXFRAME_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RXFRAME_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_J204C_RXFRAME_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="j204c_tx_phy_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="j204c_tx_phy_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="j204c_rx_phy_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="j204c_rx_phy_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="rx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_serial_data" direction="input" role="export" width="4" />
  </interface>
  <interface name="rx_serial_data_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_serial_data_n" direction="input" role="export" width="4" />
  </interface>
  <interface name="j204c_pll_refclk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_pll_refclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_pma_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_pma_ready" direction="output" role="export" width="4" />
  </interface>
  <interface name="rx_pma_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_pma_ready" direction="output" role="export" width="4" />
  </interface>
  <interface name="tx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_serial_data" direction="output" role="export" width="4" />
  </interface>
  <interface name="tx_serial_data_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_serial_data_n" direction="output" role="export" width="4" />
  </interface>
  <interface name="j204c_reconfig_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_reconfig_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="j204c_reconfig_reset" kind="reset" start="0">
   <property name="associatedClock" value="j204c_reconfig_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="j204c_reconfig_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="j204c_reconfig" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="2097152" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="j204c_reconfig_clk" />
   <property name="associatedReset" value="j204c_reconfig_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="j204c_reconfig_address"
       direction="input"
       role="address"
       width="21" />
   <port name="j204c_reconfig_read" direction="input" role="read" width="1" />
   <port
       name="j204c_reconfig_readdata"
       direction="output"
       role="readdata"
       width="8" />
   <port
       name="j204c_reconfig_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="j204c_reconfig_write" direction="input" role="write" width="1" />
   <port
       name="j204c_reconfig_writedata"
       direction="input"
       role="writedata"
       width="8" />
  </interface>
  <interface name="j204c_txlink_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_txlink_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="j204c_txframe_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_txframe_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="j204c_tx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="j204c_tx_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="j204c_txlclk_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_txlclk_ctrl" direction="input" role="export" width="1" />
  </interface>
  <interface name="j204c_txfclk_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_txfclk_ctrl" direction="input" role="export" width="1" />
  </interface>
  <interface name="j204c_tx_avs_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_tx_avs_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="j204c_tx_avs_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="j204c_tx_avs_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="j204c_tx_avs_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="j204c_tx_avs" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1024" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="j204c_tx_avs_clk" />
   <property name="associatedReset" value="j204c_tx_avs_rst_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="SYMBOLS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="j204c_tx_avs_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="j204c_tx_avs_address"
       direction="input"
       role="address"
       width="10" />
   <port name="j204c_tx_avs_read" direction="input" role="read" width="1" />
   <port
       name="j204c_tx_avs_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="j204c_tx_avs_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="j204c_tx_avs_write" direction="input" role="write" width="1" />
   <port
       name="j204c_tx_avs_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="j204c_tx_avst" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="j204c_txlink_clk" />
   <property name="associatedReset" value="j204c_tx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="256" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="j204c_tx_avst_data" direction="input" role="data" width="256" />
   <port name="j204c_tx_avst_valid" direction="input" role="valid" width="1" />
   <port name="j204c_tx_avst_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="j204c_tx_avst_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="j204c_tx_avst_control"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="j204c_tx_cmd" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="j204c_txlink_clk" />
   <property name="associatedReset" value="j204c_tx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="24" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="j204c_tx_cmd_data" direction="input" role="data" width="24" />
   <port name="j204c_tx_cmd_valid" direction="input" role="valid" width="1" />
   <port name="j204c_tx_cmd_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="j204c_tx_sysref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_sysref" direction="input" role="export" width="1" />
  </interface>
  <interface name="j204c_tx_somb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_somb" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_tx_soemb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_soemb" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_tx_csr_l" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_l" direction="output" role="export" width="4" />
  </interface>
  <interface name="j204c_tx_csr_f" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_f" direction="output" role="export" width="8" />
  </interface>
  <interface name="j204c_tx_csr_m" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_m" direction="output" role="export" width="8" />
  </interface>
  <interface name="j204c_tx_csr_cs" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_cs" direction="output" role="export" width="2" />
  </interface>
  <interface name="j204c_tx_csr_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_n" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_tx_csr_np" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_np" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_tx_csr_s" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_s" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_tx_csr_hd" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_hd" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_tx_csr_cf" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_cf" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_tx_csr_e" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_tx_csr_e" direction="output" role="export" width="8" />
  </interface>
  <interface name="j204c_tx_csr_testmode" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="j204c_tx_csr_testmode"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="j204c_tx_int" kind="interrupt" start="0">
   <property
       name="associatedAddressablePoint"
       value="j204c_f_rx_tx_ip_intel_jesd204c_0.j204c_tx_avs" />
   <property name="associatedClock" value="j204c_tx_avs_clk" />
   <property name="associatedReset" value="j204c_tx_avs_rst_n" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="j204c_tx_int" direction="output" role="irq" width="1" />
  </interface>
  <interface name="j204c_rx_avs_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_rx_avs_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="j204c_rx_avs_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="j204c_rx_avs_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="j204c_rx_avs_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="j204c_rx_avs" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1024" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="j204c_rx_avs_clk" />
   <property name="associatedReset" value="j204c_rx_avs_rst_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="SYMBOLS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="j204c_rx_avs_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="j204c_rx_avs_address"
       direction="input"
       role="address"
       width="10" />
   <port name="j204c_rx_avs_read" direction="input" role="read" width="1" />
   <port
       name="j204c_rx_avs_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="j204c_rx_avs_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="j204c_rx_avs_write" direction="input" role="write" width="1" />
   <port
       name="j204c_rx_avs_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="j204c_rx_int" kind="interrupt" start="0">
   <property
       name="associatedAddressablePoint"
       value="j204c_f_rx_tx_ip_intel_jesd204c_0.j204c_rx_avs" />
   <property name="associatedClock" value="j204c_rx_avs_clk" />
   <property name="associatedReset" value="j204c_rx_avs_rst_n" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="j204c_rx_int" direction="output" role="irq" width="1" />
  </interface>
  <interface name="j204c_rx_csr_l" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_l" direction="output" role="export" width="4" />
  </interface>
  <interface name="j204c_rx_csr_f" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_f" direction="output" role="export" width="8" />
  </interface>
  <interface name="j204c_rx_csr_m" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_m" direction="output" role="export" width="8" />
  </interface>
  <interface name="j204c_rx_csr_cs" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_cs" direction="output" role="export" width="2" />
  </interface>
  <interface name="j204c_rx_csr_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_n" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_rx_csr_np" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_np" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_rx_csr_s" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_s" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_rx_csr_hd" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_hd" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_rx_csr_cf" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_cf" direction="output" role="export" width="5" />
  </interface>
  <interface name="j204c_rx_csr_e" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_csr_e" direction="output" role="export" width="8" />
  </interface>
  <interface name="j204c_rx_csr_testmode" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="j204c_rx_csr_testmode"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="j204c_rx_sysref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_sysref" direction="input" role="export" width="1" />
  </interface>
  <interface name="j204c_rxlink_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_rxlink_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="j204c_rxframe_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="j204c_rxframe_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="j204c_rxlclk_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rxlclk_ctrl" direction="input" role="export" width="1" />
  </interface>
  <interface name="j204c_rxfclk_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rxfclk_ctrl" direction="input" role="export" width="1" />
  </interface>
  <interface name="j204c_rx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="j204c_rx_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="j204c_rx_dev_lane_align" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="j204c_rx_dev_lane_align"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="j204c_rx_alldev_lane_align" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="j204c_rx_alldev_lane_align"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="j204c_rx_cmd" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="j204c_rxlink_clk" />
   <property name="associatedReset" value="j204c_rx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="24" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="j204c_rx_cmd_data" direction="output" role="data" width="24" />
   <port name="j204c_rx_cmd_valid" direction="output" role="valid" width="1" />
   <port name="j204c_rx_cmd_ready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="j204c_rx_cmd_par_err" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="j204c_rx_cmd_par_err"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="j204c_rx_somb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_somb" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_rx_soemb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_soemb" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_rx_sh_lock" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_sh_lock" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_rx_emb_lock" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_emb_lock" direction="output" role="export" width="1" />
  </interface>
  <interface name="j204c_rx_avst" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="j204c_rxlink_clk" />
   <property name="associatedReset" value="j204c_rx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="256" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="j204c_rx_avst_data" direction="output" role="data" width="256" />
   <port name="j204c_rx_avst_valid" direction="output" role="valid" width="1" />
   <port name="j204c_rx_avst_ready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="j204c_rx_avst_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="j204c_rx_avst_control"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="j204c_rx_crc_err" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="j204c_rx_crc_err" direction="output" role="export" width="4" />
  </interface>
  <interface name="rx_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_ready" direction="output" role="export" width="4" />
  </interface>
  <interface name="tx_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_ready" direction="output" role="export" width="4" />
  </interface>
 </perimeter>
 <entity
   kind="j204c_f_rx_tx_ip_intel_jesd204c_0"
   version="1.0"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0">
  <parameter name="AUTO_J204C_PLL_REFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TXLINK_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_RECONFIG_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_RX_AVS_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_J204C_RXFRAME_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_J204C_RXLINK_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TX_AVS_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_J204C_RXLINK_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_J204C_RX_AVS_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_RXFRAME_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TX_AVS_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TXFRAME_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_PLL_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TXLINK_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_RECONFIG_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_J204C_TXLINK_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_J204C_PLL_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_J204C_RXLINK_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TX_AVS_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_RECONFIG_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_J204C_RX_AVS_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TXFRAME_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_J204C_RXFRAME_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_J204C_TXFRAME_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/synth/j204c_f_rx_tx_ip_intel_jesd204c_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/synth/j204c_f_rx_tx_ip_intel_jesd204c_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_phy_wrapper_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/xcvrnphy_fme/tcl/xcvrnphy_fme_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_phy_adapter_c3_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_tx_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_rx_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi"</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./serdes.firmware.rom HEX PATH ../../../../../../quartus/eda/sim_lib/serdes.firmware.rom</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./s10_avmm_h_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/s10_avmm_h_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_avmm_csr_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_avmm_csr_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_tx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_tx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_reset_counter_s10_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_reset_counter_s10_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_control_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_control_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_int_table.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_int_table.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_pma_spico_reset_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_pma_spico_reset_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./ical_recipe_map.txt OTHER PATH ../../altera_xcvr_native_s10_etile/source/ical_recipe_map.txt</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_dskw_pam4.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_native_dskw_pam4.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_resync_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut_etile.v VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_std_synchronizer_nocut_etile.v</message>
   <message level="Info" culprit="inst_xcvr">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: intel_jesd204c_phy_adapter_c3"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_base"</message>
   <message level="Info" culprit="j204c_tx_dcfifo132b_m20k">"Generating: j204c_tx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_tx_dcfifo132b_mlab">"Generating: j204c_tx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_base"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_m20k">"Generating: j204c_rx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_mlab">"Generating: j204c_rx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_ecc">"Generating: j204c_rx_dcfifo132b_ecc"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_m20k">"Generating: j204c_rx_dcfifo132b_16d_m20k"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_mlab">"Generating: j204c_rx_dcfifo132b_16d_mlab"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_ecc">"Generating: j204c_rx_dcfifo132b_16d_ecc"</message>
   <message level="Info" culprit="j204c_rx_eb_fifo_ecc">"Generating: j204c_rx_eb_fifo_ecc"</message>
   <message level="Info" culprit="j204c_rx_eb_fifo_noecc">"Generating: j204c_rx_eb_fifo_noecc"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep">"Generating: j204c_rx_gb_8deep"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep_mlab">"Generating: j204c_rx_gb_8deep_mlab"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep_ecc">"Generating: j204c_rx_gb_8deep_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_noecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c"
   version="3.1.2"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi">
  <parameter name="rf_p1_min_b" value="999" />
  <parameter name="rf_p1_min_a" value="999" />
  <parameter name="enable_adpt_multi_recipe" value="1" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="part_trait_dp" value="AGFB014R24B2I2V" />
  <parameter name="TL_EN" value="1" />
  <parameter name="ED_FILESET_SYNTH" value="false" />
  <parameter name="SCR_DIS" value="0" />
  <parameter name="rf_b1_ada_b" value="adaptable" />
  <parameter name="rf_b1_ada_a" value="adaptable" />
  <parameter name="TX_GB_MLAB" value="0" />
  <parameter name="SELECT_CUSTOM_DEVICE" value="false" />
  <parameter name="adpt_param_vals4_b" value="" />
  <parameter name="adpt_param_vals4_a" value="" />
  <parameter name="rf_b0t_b" value="999" />
  <parameter name="CSR_OPT" value="0" />
  <parameter name="DESKEW_THRES" value="7" />
  <parameter name="rf_b0t_a" value="999" />
  <parameter name="rf_a_a" value="999" />
  <parameter name="RBD_OFFSET" value="0" />
  <parameter name="rf_a_b" value="999" />
  <parameter name="adpt_param_vals0_b" value="" />
  <parameter name="adpt_param_vals0_a" value="" />
  <parameter name="FORCE_RBD_REL" value="0" />
  <parameter name="adpt_param_vals7" value="" />
  <parameter name="adpt_param_vals6" value="" />
  <parameter name="RX_THRESH_EMB_ERR" value="8" />
  <parameter name="adpt_param_vals5" value="" />
  <parameter name="adpt_param_vals4" value="" />
  <parameter name="ctle_hf_val_a" value="999" />
  <parameter name="WIDTH_MULP" value="2" />
  <parameter
     name="adpt_params"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a,ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="BIT_PER_LANE" value="128" />
  <parameter name="ctle_lf_val_a" value="999" />
  <parameter name="ctle_hf_val_b" value="999" />
  <parameter name="ctle_lf_val_b" value="999" />
  <parameter name="adpt_param_vals3" value="" />
  <parameter name="adpt_param_vals2" value="" />
  <parameter name="ctle_lf_val_ada_a" value="adaptable" />
  <parameter name="ctle_hf_max_a" value="999" />
  <parameter name="ctle_lf_max_b" value="999" />
  <parameter name="adpt_param_vals1" value="" />
  <parameter name="ctle_lf_max_a" value="999" />
  <parameter name="ctle_lf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_max_b" value="999" />
  <parameter name="adpt_param_vals0" value="" />
  <parameter name="SYSREF_MODE" value="1" />
  <parameter name="MULTI_LINK" value="0" />
  <parameter name="E" value="4" />
  <parameter name="AVST_WIDTH" value="256" />
  <parameter name="F" value="4" />
  <parameter name="PIPESTG_1" value="0" />
  <parameter name="PIPESTG_2" value="0" />
  <parameter name="L" value="4" />
  <parameter name="M" value="8" />
  <parameter name="ECC_EN" value="0" />
  <parameter name="N" value="16" />
  <parameter name="RST_DTOGGLE_EN" value="1" />
  <parameter name="S" value="1" />
  <parameter
     name="adpt_params_b"
     value="ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter
     name="adpt_params_a"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a" />
  <parameter name="rf_b0_b" value="999" />
  <parameter name="adpt_param_vals1_b" value="" />
  <parameter name="adpt_param_vals5_a" value="" />
  <parameter name="CF" value="0" />
  <parameter name="GEN_CLK" value="0" />
  <parameter name="adpt_param_vals5_b" value="" />
  <parameter name="set_capability_reg_enable" value="true" />
  <parameter name="rf_b0_a" value="999" />
  <parameter name="l_rf_frz_b" value="999" />
  <parameter name="l_rf_frz_a" value="999" />
  <parameter name="set_csr_soft_logic_enable" value="true" />
  <parameter name="ctle_gs1_val_b" value="999" />
  <parameter name="adpt_param_vals1_a" value="" />
  <parameter name="ctle_gs1_val_a" value="999" />
  <parameter name="CS" value="0" />
  <parameter name="rf_p2_max_b" value="999" />
  <parameter name="RECONFIG_ADDRESS_WIDTH" value="21" />
  <parameter name="rf_p2_max_a" value="999" />
  <parameter name="ctle_hf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_val_ada_a" value="adaptable" />
  <parameter name="rf_p2_val_a" value="999" />
  <parameter name="cal_recipe_sel" value="NRZ_28Gbps_VSR" />
  <parameter name="rf_p2_val_b" value="999" />
  <parameter name="RX_GB_RD_DLY" value="1" />
  <parameter name="tx_rx" value="2" />
  <parameter name="RX_POL_INV" value="15" />
  <parameter name="rf_p1_val_ada_b" value="adaptable" />
  <parameter name="ED_SINGLE_REFCLK" value="false" />
  <parameter name="BIT_REV" value="0" />
  <parameter name="bonded_mode" value="0" />
  <parameter name="rf_reserved0_b" value="999" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="rcfg_enable" value="true" />
  <parameter name="GUI_ED_DEV_KIT" value="None" />
  <parameter name="CMD_WIDTH" value="24" />
  <parameter name="l_ctle_frz_a" value="999" />
  <parameter name="l_ctle_frz_b" value="999" />
  <parameter name="TOTAL_CS" value="1" />
  <parameter name="adpt_recipe_cnt" value="1" />
  <parameter name="adpt_recipe_select" value="0" />
  <parameter name="ED_DEV_KIT" value="None" />
  <parameter name="RX_GB_8DEEP" value="0" />
  <parameter name="rf_p1_val_ada_a" value="adaptable" />
  <parameter name="RX_GB_MLAB" value="0" />
  <parameter name="ctle_hf_min_a" value="999" />
  <parameter name="rf_b1_a" value="999" />
  <parameter name="adpt_param_vals2_b" value="" />
  <parameter name="ctle_hf_min_b" value="999" />
  <parameter name="rf_b1_b" value="999" />
  <parameter name="adpt_param_vals2_a" value="" />
  <parameter name="ED_TYPE" value="NONE" />
  <parameter name="adpt_param_vals6_b" value="" />
  <parameter name="ED_CMD_RMP_EN" value="1" />
  <parameter name="adpt_param_vals6_a" value="" />
  <parameter name="CMD_W" value="4" />
  <parameter name="rf_p2_val_ada_b" value="adaptable" />
  <parameter name="rf_p2_val_ada_a" value="adaptable" />
  <parameter name="ctle_lf_min_b" value="999" />
  <parameter name="ctle_lf_min_a" value="999" />
  <parameter name="DATA_PATH" value="rx_tx" />
  <parameter name="SH_CONFIG" value="0" />
  <parameter name="RX_THRESH_SH_ERR" value="16" />
  <parameter name="rf_p1_max_b" value="999" />
  <parameter name="rf_p1_max_a" value="999" />
  <parameter name="rf_p1_val_b" value="999" />
  <parameter name="rf_p1_val_a" value="999" />
  <parameter name="PIPE_FIFO_DOUT" value="0" />
  <parameter name="ED_FILESET_SIM" value="false" />
  <parameter name="lane_rate" value="16222.222222" />
  <parameter name="CLKCTRL_MODE" value="0" />
  <parameter name="ctle_gs2_val_a" value="999" />
  <parameter name="rf_reserved0_a" value="999" />
  <parameter name="ctle_gs2_val_b" value="999" />
  <parameter name="RX_POL_EN_ATTR" value="1" />
  <parameter name="rf_b0_ada_a" value="adaptable" />
  <parameter name="rf_b0_ada_b" value="adaptable" />
  <parameter name="NP" value="16" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="rf_p0_val_b" value="999" />
  <parameter name="ED_SIM_PAT_TESTMODE" value="3" />
  <parameter name="adpt_recipe_data2" value="" />
  <parameter name="SL_CMD" value="0" />
  <parameter name="adpt_recipe_data1" value="" />
  <parameter name="d_refclk_freq" value="245.791245" />
  <parameter name="rf_reserved1_a" value="999" />
  <parameter name="adpt_recipe_data0" value="" />
  <parameter name="rf_reserved1_b" value="999" />
  <parameter name="ED_HDL_FORMAT_SYNTH" value="VERILOG" />
  <parameter name="adpt_recipe_data7" value="" />
  <parameter name="adpt_recipe_data6" value="" />
  <parameter name="adpt_recipe_data5" value="" />
  <parameter name="FCLK_MULP" value="2" />
  <parameter name="ED_HDL_FORMAT_SIM" value="VERILOG" />
  <parameter name="adpt_recipe_data4" value="" />
  <parameter name="RX_POL_EN" value="15" />
  <parameter name="adpt_recipe_data3" value="" />
  <parameter name="rf_p0_val_a" value="999" />
  <parameter
     name="adpt_param_labels_b"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="adpt_multi_enable" value="1" />
  <parameter name="enable_pma_adpt_disp" value="1" />
  <parameter
     name="adpt_param_labels_a"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="TOTAL_SAMPLE" value="16" />
  <parameter name="rf_p0_val_ada_a" value="adaptable" />
  <parameter name="adpt_param_vals3_a" value="" />
  <parameter name="rf_p0_val_ada_b" value="adaptable" />
  <parameter name="TX_LEMC_OFFSET" value="0" />
  <parameter name="INTERNAL_SERIAL_LB" value="0" />
  <parameter name="adpt_param_vals3_b" value="" />
  <parameter name="adpt_param_vals7_a" value="" />
  <parameter name="adpt_param_vals7_b" value="" />
  <parameter name="TL_LATENCY" value="4" />
  <parameter name="rcp_load_enable" value="0" />
  <parameter name="rf_p2_min_a" value="999" />
  <parameter name="rf_p2_min_b" value="999" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="SUBCLASSV" value="0" />
  <parameter name="RX_GB_PIPE" value="0" />
  <parameter name="xcvr_ip" value="etile" />
  <parameter name="ED_3WIRE_SPI" value="false" />
  <parameter name="rcfg_jtag_enable" value="true" />
  <parameter name="RX_LEMC_OFFSET" value="0" />
  <parameter name="wrapper_opt" value="base_phy" />
  <parameter name="HD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_312/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_312/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_phy_wrapper_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/xcvrnphy_fme/tcl/xcvrnphy_fme_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_phy_adapter_c3_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_tx_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_rx_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="j204c_f_rx_tx_ip_intel_jesd204c_0"
     as="intel_jesd204c_0" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi"</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./serdes.firmware.rom HEX PATH ../../../../../../quartus/eda/sim_lib/serdes.firmware.rom</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./s10_avmm_h_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/s10_avmm_h_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_avmm_csr_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_avmm_csr_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_tx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_tx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_reset_counter_s10_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_reset_counter_s10_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_control_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_control_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_int_table.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_int_table.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_pma_spico_reset_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_pma_spico_reset_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./ical_recipe_map.txt OTHER PATH ../../altera_xcvr_native_s10_etile/source/ical_recipe_map.txt</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_dskw_pam4.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_native_dskw_pam4.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_resync_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut_etile.v VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_std_synchronizer_nocut_etile.v</message>
   <message level="Info" culprit="inst_xcvr">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: intel_jesd204c_phy_adapter_c3"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_base"</message>
   <message level="Info" culprit="j204c_tx_dcfifo132b_m20k">"Generating: j204c_tx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_tx_dcfifo132b_mlab">"Generating: j204c_tx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_base"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_m20k">"Generating: j204c_rx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_mlab">"Generating: j204c_rx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_ecc">"Generating: j204c_rx_dcfifo132b_ecc"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_m20k">"Generating: j204c_rx_dcfifo132b_16d_m20k"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_mlab">"Generating: j204c_rx_dcfifo132b_16d_mlab"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_ecc">"Generating: j204c_rx_dcfifo132b_16d_ecc"</message>
   <message level="Info" culprit="j204c_rx_eb_fifo_ecc">"Generating: j204c_rx_eb_fifo_ecc"</message>
   <message level="Info" culprit="j204c_rx_eb_fifo_noecc">"Generating: j204c_rx_eb_fifo_noecc"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep">"Generating: j204c_rx_gb_8deep"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep_mlab">"Generating: j204c_rx_gb_8deep_mlab"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep_ecc">"Generating: j204c_rx_gb_8deep_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_noecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_phy_wrapper"
   version="19.1"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a">
  <parameter name="rf_p1_min_b" value="999" />
  <parameter name="rf_p1_min_a" value="999" />
  <parameter name="enable_adpt_multi_recipe" value="1" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="rf_b1_ada_b" value="adaptable" />
  <parameter name="rf_b1_ada_a" value="adaptable" />
  <parameter name="adpt_param_vals4_b" value="" />
  <parameter name="adpt_param_vals4_a" value="" />
  <parameter name="rf_b0t_b" value="999" />
  <parameter name="rf_b0t_a" value="999" />
  <parameter name="rf_a_a" value="999" />
  <parameter name="rf_a_b" value="999" />
  <parameter name="adpt_param_vals0_b" value="" />
  <parameter name="adpt_param_vals0_a" value="" />
  <parameter name="adpt_param_vals7" value="" />
  <parameter name="adpt_param_vals6" value="" />
  <parameter name="adpt_param_vals5" value="" />
  <parameter name="adpt_param_vals4" value="" />
  <parameter name="ctle_hf_val_a" value="999" />
  <parameter name="adpt_params" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="ctle_lf_val_a" value="999" />
  <parameter name="ctle_hf_val_b" value="999" />
  <parameter name="ctle_lf_val_b" value="999" />
  <parameter name="adpt_param_vals3" value="" />
  <parameter name="adpt_param_vals2" value="" />
  <parameter name="ctle_lf_val_ada_a" value="adaptable" />
  <parameter name="ctle_hf_max_a" value="999" />
  <parameter name="ctle_lf_max_b" value="999" />
  <parameter name="adpt_param_vals1" value="" />
  <parameter name="ctle_lf_max_a" value="999" />
  <parameter name="ctle_lf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_max_b" value="999" />
  <parameter name="adpt_param_vals0" value="" />
  <parameter name="L" value="4" />
  <parameter name="adpt_params_b" value="" />
  <parameter name="adpt_params_a" value="" />
  <parameter name="rf_b0_b" value="999" />
  <parameter name="adpt_param_vals1_b" value="" />
  <parameter name="adpt_param_vals5_a" value="" />
  <parameter name="adpt_param_vals5_b" value="" />
  <parameter name="set_capability_reg_enable" value="true" />
  <parameter name="rf_b0_a" value="999" />
  <parameter name="l_rf_frz_b" value="999" />
  <parameter name="l_rf_frz_a" value="999" />
  <parameter name="set_csr_soft_logic_enable" value="true" />
  <parameter name="ctle_gs1_val_b" value="999" />
  <parameter name="adpt_param_vals1_a" value="" />
  <parameter name="ctle_gs1_val_a" value="999" />
  <parameter name="rf_p2_max_b" value="999" />
  <parameter name="RECONFIG_ADDRESS_WIDTH" value="21" />
  <parameter name="rf_p2_max_a" value="999" />
  <parameter name="ctle_hf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_val_ada_a" value="adaptable" />
  <parameter name="rf_p2_val_a" value="999" />
  <parameter name="cal_recipe_sel" value="NRZ_28Gbps_VSR" />
  <parameter name="rf_p2_val_b" value="999" />
  <parameter name="tx_rx" value="2" />
  <parameter name="rf_p1_val_ada_b" value="adaptable" />
  <parameter name="bonded_mode" value="0" />
  <parameter name="rf_reserved0_b" value="999" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="rcfg_enable" value="true" />
  <parameter name="l_ctle_frz_a" value="999" />
  <parameter name="l_ctle_frz_b" value="999" />
  <parameter name="adpt_recipe_cnt" value="1" />
  <parameter name="adpt_recipe_select" value="0" />
  <parameter name="rf_p1_val_ada_a" value="adaptable" />
  <parameter name="ctle_hf_min_a" value="999" />
  <parameter name="rf_b1_a" value="999" />
  <parameter name="adpt_param_vals2_b" value="" />
  <parameter name="ctle_hf_min_b" value="999" />
  <parameter name="rf_b1_b" value="999" />
  <parameter name="adpt_param_vals2_a" value="" />
  <parameter name="adpt_param_vals6_b" value="" />
  <parameter name="adpt_param_vals6_a" value="" />
  <parameter name="rf_p2_val_ada_b" value="adaptable" />
  <parameter name="rf_p2_val_ada_a" value="adaptable" />
  <parameter name="ctle_lf_min_b" value="999" />
  <parameter name="ctle_lf_min_a" value="999" />
  <parameter name="rf_p1_max_b" value="999" />
  <parameter name="rf_p1_max_a" value="999" />
  <parameter name="rf_p1_val_b" value="999" />
  <parameter name="rf_p1_val_a" value="999" />
  <parameter name="lane_rate" value="16222.222222" />
  <parameter name="ctle_gs2_val_a" value="999" />
  <parameter name="rf_reserved0_a" value="999" />
  <parameter name="ctle_gs2_val_b" value="999" />
  <parameter name="rf_b0_ada_a" value="adaptable" />
  <parameter name="rf_b0_ada_b" value="adaptable" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="rf_p0_val_b" value="999" />
  <parameter name="adpt_recipe_data2" value="" />
  <parameter name="adpt_recipe_data1" value="" />
  <parameter name="d_refclk_freq" value="245.791245" />
  <parameter name="rf_reserved1_a" value="999" />
  <parameter name="adpt_recipe_data0" value="" />
  <parameter name="rf_reserved1_b" value="999" />
  <parameter name="adpt_recipe_data7" value="" />
  <parameter name="adpt_recipe_data6" value="" />
  <parameter name="adpt_recipe_data5" value="" />
  <parameter name="adpt_recipe_data4" value="" />
  <parameter name="adpt_recipe_data3" value="" />
  <parameter name="rf_p0_val_a" value="999" />
  <parameter name="adpt_param_labels_b" value="" />
  <parameter name="adpt_multi_enable" value="1" />
  <parameter name="enable_pma_adpt_disp" value="1" />
  <parameter name="adpt_param_labels_a" value="" />
  <parameter name="rf_p0_val_ada_a" value="adaptable" />
  <parameter name="adpt_param_vals3_a" value="" />
  <parameter name="rf_p0_val_ada_b" value="adaptable" />
  <parameter name="adpt_param_vals3_b" value="" />
  <parameter name="adpt_param_vals7_a" value="" />
  <parameter name="adpt_param_vals7_b" value="" />
  <parameter name="rcp_load_enable" value="0" />
  <parameter name="rf_p2_min_a" value="999" />
  <parameter name="rf_p2_min_b" value="999" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="xcvr_ip" value="etile" />
  <parameter name="rcfg_jtag_enable" value="true" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_phy_wrapper_191/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_phy_wrapper_191/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_phy_wrapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/xcvrnphy_fme/tcl/xcvrnphy_fme_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_phy_adapter_c3_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi"
     as="j204c_phy_hip_inst" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi"</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./serdes.firmware.rom HEX PATH ../../../../../../quartus/eda/sim_lib/serdes.firmware.rom</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./s10_avmm_h_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/s10_avmm_h_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_avmm_csr_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_avmm_csr_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_tx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_tx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_reset_counter_s10_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_reset_counter_s10_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_control_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_control_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_int_table.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_int_table.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_pma_spico_reset_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_pma_spico_reset_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./ical_recipe_map.txt OTHER PATH ../../altera_xcvr_native_s10_etile/source/ical_recipe_map.txt</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_dskw_pam4.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_native_dskw_pam4.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_resync_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut_etile.v VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_std_synchronizer_nocut_etile.v</message>
   <message level="Info" culprit="inst_xcvr">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: intel_jesd204c_phy_adapter_c3"</message>
  </messages>
 </entity>
 <entity kind="intel_jesd204c_tx" version="19.1" name="j204c_tx_base">
  <parameter name="NP" value="16" />
  <parameter name="E" value="4" />
  <parameter name="AVST_WIDTH" value="256" />
  <parameter name="F" value="4" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="BIT_REV" value="0" />
  <parameter name="PIPESTG_1" value="0" />
  <parameter name="PIPESTG_2" value="0" />
  <parameter name="d_refclk_freq" value="245.791245" />
  <parameter name="L" value="4" />
  <parameter name="M" value="8" />
  <parameter name="N" value="16" />
  <parameter name="RST_DTOGGLE_EN" value="1" />
  <parameter name="CMD_WIDTH" value="24" />
  <parameter name="TL_EN" value="1" />
  <parameter name="S" value="1" />
  <parameter name="TOTAL_CS" value="1" />
  <parameter name="FCLK_MULP" value="2" />
  <parameter name="SCR_DIS" value="0" />
  <parameter name="TOTAL_SAMPLE" value="16" />
  <parameter name="TX_GB_MLAB" value="0" />
  <parameter name="CF" value="0" />
  <parameter name="TX_LEMC_OFFSET" value="0" />
  <parameter name="GEN_CLK" value="0" />
  <parameter name="CSR_OPT" value="0" />
  <parameter name="ED_CMD_RMP_EN" value="1" />
  <parameter name="DATA_PATH" value="rx_tx" />
  <parameter name="SH_CONFIG" value="0" />
  <parameter name="SUBCLASSV" value="0" />
  <parameter name="CS" value="0" />
  <parameter name="PIPE_FIFO_DOUT" value="0" />
  <parameter name="lane_rate" value="16222.222222" />
  <parameter name="CLKCTRL_MODE" value="0" />
  <parameter name="WIDTH_MULP" value="2" />
  <parameter name="BIT_PER_LANE" value="128" />
  <parameter name="wrapper_opt" value="base_phy" />
  <parameter name="HD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_ctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gearbox.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gearbox_fifo_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gb_dformat_132b128b.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_bit_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_ll_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_binary_shifter.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_data_stage.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_streaming_queue.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_rstctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_crc12.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_pulse_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_clkctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_clkratio_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_clkratio.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_lemc_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_common_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_fifo_sync.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_link_reinit.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_link_layer_perlane.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_scrm.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_sh_selector.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gearbox_perlane.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_tl_frame.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_tl_sample.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_tl_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_sh_encoder.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_avs_sync.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_link_sync.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_csr.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_phy_hip_status.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_regmap.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_bmon_bit_reversal.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_base.ocp"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/intel_jesd204c.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_ctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gearbox.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gearbox_fifo_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gb_dformat_132b128b.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_bit_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_ll_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_binary_shifter.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_data_stage.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_streaming_queue.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_rstctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_crc12.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_pulse_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_clkctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_clkratio_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_clkratio.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_lemc_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_common_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_fifo_sync.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_link_reinit.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_link_layer_perlane.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_scrm.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_sh_selector.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_gearbox_perlane.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_tl_frame.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_tl_sample.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_tl_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_sh_encoder.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_avs_sync.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_link_sync.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_csr.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_phy_hip_status.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_regmap.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_bmon_bit_reversal.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_base.ocp"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/intel_jesd204c.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi"
     as="j204c_tx_base_inst" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_base"</message>
   <message level="Info" culprit="j204c_tx_dcfifo132b_m20k">"Generating: j204c_tx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_tx_dcfifo132b_mlab">"Generating: j204c_tx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq"</message>
  </messages>
 </entity>
 <entity kind="intel_jesd204c_rx" version="19.1" name="j204c_rx_base">
  <parameter name="NP" value="16" />
  <parameter name="MULTI_LINK" value="0" />
  <parameter name="E" value="4" />
  <parameter name="AVST_WIDTH" value="256" />
  <parameter name="F" value="4" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="BIT_REV" value="0" />
  <parameter name="SL_CMD" value="0" />
  <parameter name="d_refclk_freq" value="245.791245" />
  <parameter name="L" value="4" />
  <parameter name="M" value="8" />
  <parameter name="ECC_EN" value="0" />
  <parameter name="N" value="16" />
  <parameter name="TL_EN" value="1" />
  <parameter name="S" value="1" />
  <parameter name="TOTAL_CS" value="1" />
  <parameter name="FCLK_MULP" value="2" />
  <parameter name="RX_POL_EN" value="15" />
  <parameter name="SCR_DIS" value="0" />
  <parameter name="RX_GB_8DEEP" value="0" />
  <parameter name="RX_GB_MLAB" value="0" />
  <parameter name="TOTAL_SAMPLE" value="16" />
  <parameter name="CF" value="0" />
  <parameter name="GEN_CLK" value="0" />
  <parameter name="CSR_OPT" value="0" />
  <parameter name="DESKEW_THRES" value="7" />
  <parameter name="ED_CMD_RMP_EN" value="1" />
  <parameter name="CMD_W" value="4" />
  <parameter name="DATA_PATH" value="rx_tx" />
  <parameter name="SH_CONFIG" value="0" />
  <parameter name="RX_THRESH_SH_ERR" value="16" />
  <parameter name="RBD_OFFSET" value="0" />
  <parameter name="SUBCLASSV" value="0" />
  <parameter name="RX_GB_PIPE" value="0" />
  <parameter name="CS" value="0" />
  <parameter name="FORCE_RBD_REL" value="0" />
  <parameter name="RX_THRESH_EMB_ERR" value="8" />
  <parameter name="lane_rate" value="16222.222222" />
  <parameter name="CLKCTRL_MODE" value="0" />
  <parameter name="WIDTH_MULP" value="2" />
  <parameter name="BIT_PER_LANE" value="128" />
  <parameter name="RX_POL_EN_ATTR" value="1" />
  <parameter name="RX_LEMC_OFFSET" value="0" />
  <parameter name="RX_GB_RD_DLY" value="1" />
  <parameter name="wrapper_opt" value="base_phy" />
  <parameter name="HD" value="0" />
  <parameter name="RX_POL_INV" value="15" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_link_reinit.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_fifo.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gearbox.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_emb_align.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_ctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_sh_align.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dec.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_eb.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_descrm.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_ll_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_csr.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_tl_sample.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_tl_frame.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_tl_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_phy_hip.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_base.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_regmap.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_base.ocp"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_bit_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_binary_shifter.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_data_stage.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_streaming_queue.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rstctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_crc12.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_pulse_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_clkctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_clkratio_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_clkratio.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_lemc_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_common_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_bmon_bit_reversal.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_eb_fifo.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_link_reinit.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_fifo.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gearbox.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_emb_align.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_ctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_sh_align.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dec.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_eb.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_descrm.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_ll_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_csr.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_tl_sample.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_tl_frame.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_tl_top.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_phy_hip.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_base.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_regmap.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_base.ocp"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_bit_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_binary_shifter.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_data_stage.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_streaming_queue.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rstctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_crc12.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_pulse_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_clkctrl.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_clkratio_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_clkratio.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_lemc_gen.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_common_set_cdc.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_bmon_bit_reversal.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_eb_fifo.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_rx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_312_otddlbi"
     as="j204c_rx_base_inst" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_base"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_m20k">"Generating: j204c_rx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_mlab">"Generating: j204c_rx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_ecc">"Generating: j204c_rx_dcfifo132b_ecc"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_m20k">"Generating: j204c_rx_dcfifo132b_16d_m20k"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_mlab">"Generating: j204c_rx_dcfifo132b_16d_mlab"</message>
   <message level="Info" culprit="j204c_rx_dcfifo132b_16d_ecc">"Generating: j204c_rx_dcfifo132b_16d_ecc"</message>
   <message level="Info" culprit="j204c_rx_eb_fifo_ecc">"Generating: j204c_rx_eb_fifo_ecc"</message>
   <message level="Info" culprit="j204c_rx_eb_fifo_noecc">"Generating: j204c_rx_eb_fifo_noecc"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep">"Generating: j204c_rx_gb_8deep"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep_mlab">"Generating: j204c_rx_gb_8deep_mlab"</message>
   <message level="Info" culprit="j204c_rx_gb_8deep_ecc">"Generating: j204c_rx_gb_8deep_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_noecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a"</message>
  </messages>
 </entity>
 <entity
   kind="xcvrnphy_fme"
   version="4.1.1"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi">
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_rst"
     value="aib_rx_dcc_st_rst_setting0" />
  <parameter name="hssi_ehip_lane_rx_pcs_soft_rst" value="enable" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="enable_port_tx_fifo_pempty" value="0" />
  <parameter name="l_hssi_rsfec_core_fibre_channel3_visible" value="0" />
  <parameter name="hssi_adapt_tx_tx_fifo_power_mode" value="half_width_half_depth" />
  <parameter name="hssi_xcvr_seq_en_tx_pre1" value="dis_tx_pre1_seq" />
  <parameter
     name="l_hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass"
     value="disable" />
  <parameter name="hssi_aibcr_tx_aib_inctrl_gr3" value="aib_inctrl3_setting2" />
  <parameter
     name="hssi_pldadapt_rx_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter name="hssi_aibcr_tx_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter name="elane_strict_sfd_checking" value="disable" />
  <parameter name="hssi_aibcr_rx_aib_outndrv_r56" value="aib_ndrv56_setting1" />
  <parameter name="l_hssi_rsfec_core_eng_test" value="0" />
  <parameter name="hssi_aibcr_tx_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp1_enabled" value="0" />
  <parameter name="hssi_aibcr_tx_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_lockreq_muxsel"
     value="aib_rx_dcc_st_lockreq_muxsel_setting0" />
  <parameter name="hssi_ehip_lane_rx_aib_dp_latency" value="0" />
  <parameter name="pmaif_rx_fifo_empty_thld" value="0" />
  <parameter name="pma_rx_pll_refclk_freq_mhz_w_div2" value="245.791245" />
  <parameter name="hssi_ehip_lane_rx_am_interval" value="no_rx_am_interval" />
  <parameter name="hssi_xcvr_powermode_dc_xcvrif_rx" value="dc_rxif_on" />
  <parameter name="l_enable_direct_reset_control_ports" value="0" />
  <parameter name="hssi_pldadapt_rx_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter name="hssi_pldadapt_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_ehip_lane_txcrc_covers_preamble" value="disable" />
  <parameter name="l_pma_tx_pll_post_divider" value="1" />
  <parameter name="hssi_xcvr_xcvr_spare_ctrl1" value="0" />
  <parameter name="xcvr_func_mode_not_pll" value="1" />
  <parameter name="hssi_pldadapt_rx_free_run_div_clk" value="out_of_reset_sync" />
  <parameter
     name="hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="pma_rx_pll_post_divider" value="1" />
  <parameter name="hssi_ehip_lane_use_am_insert" value="enable" />
  <parameter name="hssi_ehip_lane_ehip_dist_clk_sel" value="0" />
  <parameter name="l_hssi_rsfec_core_fibre_channel0_visible" value="0" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_3" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_2" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_1" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_0" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_7" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_6" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_5" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_holdoff_quanta_4" value="65535" />
  <parameter name="l_is_pma_in_loopback" value="0" />
  <parameter name="l_elane_fec_dist_clk_sel" value="0" />
  <parameter name="pmaif_tx_gb_sh_bit_mode" value="bit1-bit0" />
  <parameter
     name="hssi_adapt_rx_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter name="hssi_xcvr_rx_det_latency_en" value="rx_det_dis" />
  <parameter name="hssi_xcvr_int_seq8_txeq_slew" value="255" />
  <parameter name="hssi_xcvr_rx_revbitorder" value="dis_rx_revbitorder" />
  <parameter name="l_hssi_rsfec_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter name="bti_powermode_ac_serdes_rx_par_freq_hz" value="78125000" />
  <parameter name="hssi_pldadapt_tx_txfifo_pfull" value="10" />
  <parameter name="l_enable_reset_controller" value="0" />
  <parameter name="pma_tx_comb_value" value="0" />
  <parameter
     name="hssi_pldadapt_rx_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter name="pma_rx_dedicated_refclk_select" value="0" />
  <parameter name="l_rcfg_ifaces" value="1" />
  <parameter name="hssi_xcvr_txfifo_rd_empty" value="allow_rd_tx_fifo_empty" />
  <parameter name="cal_recipe_sel" value="NRZ_28Gbps_VSR" />
  <parameter name="pll_outclk_freq_mhz" value="400" />
  <parameter name="pmaif_tx_fifo_full_thld" value="31" />
  <parameter name="l_core_speedgrade_no_temp" value="2" />
  <parameter name="hssi_xcvr_tx_datarate_bps" value="16222222222" />
  <parameter name="hssi_xcvr_xcvr_spare_ctrl0" value="0" />
  <parameter name="l_hssi_rsfec_source_lane_1_used" value="1" />
  <parameter name="enable_direct_reset_control" value="0" />
  <parameter name="hssi_adapt_rx_fifo_mode" value="bypass" />
  <parameter name="hssi_pldadapt_rx_pipe_enable" value="disable" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_xcvr_seq_en_rx_phase_slip" value="en_rx_phase_slip_seq" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter name="hssi_aibcr_rx_aib_rx_selflock" value="aib_rx_selflock_enable" />
  <parameter name="hssi_xcvr_cfg_rb_half_code" value="dcc_en_half_code" />
  <parameter name="hssi_xcvr_seq_en_tx_phase_slip" value="dis_tx_phase_slip_seq" />
  <parameter name="enable_port_rx_fifo_pempty" value="0" />
  <parameter name="l_pldif_tx_width" value="32" />
  <parameter name="hssi_xcvr_txfifo_ph_comp" value="en_ph_comp_4r" />
  <parameter name="enable_port_pma_initialized" value="0" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter name="hssi_pldadapt_tx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter name="l_hssi_rsfec_core_eng_fec_3bad_dis0" value="0" />
  <parameter name="hssi_aibcr_rx_aib_outndrv_r12" value="aib_ndrv12_setting1" />
  <parameter name="l_hssi_rsfec_core_eng_fec_3bad_dis1" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_fec_3bad_dis2" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_fec_3bad_dis3" value="0" />
  <parameter name="hssi_adapt_rx_rx_osc_clock_setting" value="osc_clk_div_by1" />
  <parameter name="hssi_adapt_rx_rxfifo_pempty" value="2" />
  <parameter name="l_elane_topology" value="disabled_block" />
  <parameter name="hssi_xcvr_tx_clk_dp_sel" value="tx_clk_dp_sel_0" />
  <parameter name="l_enable_ind_channel" value="0" />
  <parameter name="hssi_adapt_tx_txfifo_pfull" value="5" />
  <parameter name="hssi_pldadapt_tx_word_align_enable" value="enable" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_2" value="65535" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_3" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_4" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_5" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_6" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_7" value="65535" />
  <parameter name="elane_remove_pads" value="disable" />
  <parameter name="hssi_xcvr_rx_rden_sel" value="rden_frm_fifo" />
  <parameter
     name="hssi_pldadapt_rx_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_tx_sup_mode" value="user_mode" />
  <parameter
     name="hssi_avmm1_if_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_rx_fifo_write_latency_adjust" value="disable" />
  <parameter name="rf_b0_ada_a" value="adaptable" />
  <parameter name="rf_b0_ada_b" value="adaptable" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_0" value="65535" />
  <parameter name="hssi_ehip_lane_pfc_pause_quanta_1" value="65535" />
  <parameter
     name="hssi_avmm2_if_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="pmaif_tx_fifo_aempty_thld" value="7" />
  <parameter name="hssi_xcvr_int_if_code" value="0" />
  <parameter name="silicon_revision" value="10nm6bcr3a" />
  <parameter name="hssi_pldadapt_rx_fifo_wr_clk_scg_en" value="disable" />
  <parameter name="enable_advanced_options_rsfec_ini" value="0" />
  <parameter name="hssi_xcvr_set_int_seq16_code" value="0" />
  <parameter name="enable_ind_txrx" value="1" />
  <parameter name="hssi_adapt_rx_c3aibadapt_speed_grade" value="dash_1" />
  <parameter name="hssi_aib_ssm_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_tx_ds_master" value="ds_master_en" />
  <parameter name="adpt_param_vals3_a" value="" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_up_invert" value="dcc_no_invert_up" />
  <parameter name="adpt_param_vals3_b" value="" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter name="l_hssi_xcvr_powermode_ac_serdes_rx" value="ac_rx_serdes_on" />
  <parameter name="user_preserve_unused_channel_enable" value="0" />
  <parameter name="hssi_pldadapt_rx_comp_cnt" value="0" />
  <parameter name="hssi_avmm2_if_calibration_type" value="one_time" />
  <parameter
     name="hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="253472222" />
  <parameter name="hssi_adapt_rx_pma_coreclkin_sel" value="pma_coreclkin_pld_sel" />
  <parameter name="hssi_ehip_lane_enable_tx_stats_snapshot" value="disable" />
  <parameter name="hssi_pldadapt_rx_rx_osc_clock_setting" value="osc_clk_div_by1" />
  <parameter name="hssi_aibcr_tx_tx_transfer_clk_freq_hz" value="506944444" />
  <parameter name="aggregate_rsfec_enable" value="0" />
  <parameter
     name="hssi_aibcr_tx_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter name="hssi_adapt_rx_topology" value="pmadir_1ch" />
  <parameter name="hssi_xcvr_int_if_data" value="0" />
  <parameter name="hssi_ehip_lane_keep_rx_crc" value="disable" />
  <parameter name="l_hssi_rsfec_source_lane_ena1_visible" value="0" />
  <parameter name="hssi_xcvr_powermode_ac_serdes_tx_par_freq_hz" value="506944444" />
  <parameter name="hssi_xcvr_seq_en_rx_bitrate" value="en_rx_bitrate_seq" />
  <parameter name="hssi_xcvr_en_tx_deskew" value="dis_tx_deskew" />
  <parameter name="hssi_adapt_rx_rxfiford_to_aib_sel" value="rxfiford_sclk_to_aib" />
  <parameter
     name="hssi_pldadapt_tx_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="506944444" />
  <parameter name="l_pcs_fifo_enable" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp0_string" value="Enabled" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_xcvr_interrupt_in_prog_assert"
     value="dis_int_in_prog_assert" />
  <parameter name="hssi_xcvr_set_int_seq9" value="set_int_seq9" />
  <parameter name="adpt_param_vals7" value="" />
  <parameter name="hssi_pldadapt_rx_powerdown_mode" value="false" />
  <parameter name="hssi_xcvr_set_int_seq8" value="set_int_seq8" />
  <parameter name="adpt_param_vals6" value="" />
  <parameter
     name="hssi_xcvr_interrupt_core_stat_sel_msw"
     value="sel_core_stat_msw" />
  <parameter name="adpt_param_vals5" value="" />
  <parameter name="adpt_param_vals4" value="" />
  <parameter name="hssi_xcvr_set_int_seq18_data" value="0" />
  <parameter name="hssi_ehip_lane_ehip_rate" value="rate_25gx1" />
  <parameter name="hssi_xcvr_rx_datarate_bps" value="16222222222" />
  <parameter name="l_is_prot_elaneptp" value="0" />
  <parameter name="enable_port_tx_pcs_fifo_empty" value="0" />
  <parameter
     name="hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass"
     value="disable" />
  <parameter name="hssi_xcvr_powermode_ac_avmm_freq_hz" value="150000000" />
  <parameter name="hssi_xcvr_rxfifo_rd_empty" value="allow_rd_rx_fifo_empty" />
  <parameter name="hssi_ehip_lane_pause_quanta" value="65535" />
  <parameter name="adpt_param_vals3" value="" />
  <parameter name="adpt_param_vals2" value="" />
  <parameter name="hssi_xcvr_tx_reset_val_66_64" value="0" />
  <parameter name="adpt_param_vals1" value="" />
  <parameter name="adpt_param_vals0" value="" />
  <parameter name="hssi_adapt_rx_internal_clk2_sel3" value="pma_clks_clk2_mux3" />
  <parameter name="int_in_progress_assert_enable_ini" value="0" />
  <parameter
     name="hssi_adapt_rx_internal_clk2_sel0"
     value="pma_clks_or_rxfiford_post_ct_or_rxfifowr_pre_or_post_ct_mux_clk2_mux0" />
  <parameter name="pma_tx_modulation" value="NRZ" />
  <parameter
     name="hssi_adapt_rx_internal_clk2_sel2"
     value="pma_clks_or_rxfifowr_pre_ct_mux_clk2_mux2" />
  <parameter name="hssi_xcvr_rx_c_revbitorder" value="dis_rx_c_revbitorder" />
  <parameter
     name="hssi_adapt_rx_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_pre_or_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_rowclk_hz"
     value="253472222" />
  <parameter name="hssi_adapt_tx_c3aibadapt_powermode_ac_avmm1" value="avmm1_on" />
  <parameter name="hssi_adapt_tx_c3aibadapt_powermode_ac_avmm2" value="avmm2_off" />
  <parameter name="hssi_ehip_lane_func_mode" value="disable" />
  <parameter name="hssi_xcvr_rx_tag_sel" value="rx_tag_sel_b67" />
  <parameter name="user_enable_serialliteiv" value="0" />
  <parameter name="hssi_xcvr_interrupt_window_enable" value="en_window_logic" />
  <parameter name="enable_inprogress_options" value="1" />
  <parameter name="hssi_aibcr_tx_redundancy_en" value="disable" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="elane_uniform_holdoff_quanta" value="65535" />
  <parameter name="hssi_xcvr_refclk_mux_powerdown_mode" value="false" />
  <parameter name="l_is_manual_transfer_clk_allowed" value="0" />
  <parameter name="hssi_xcvr_rx_interleave_mode" value="rx_il_disable" />
  <parameter name="hssi_pldadapt_tx_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter name="hssi_ehip_lane_tx_max_frame_size" value="1518" />
  <parameter name="hssi_xcvr_clk_en_fifo_rd_rx" value="dis_rx_fifo_rd_clk" />
  <parameter name="ctle_gs1_val_b" value="999" />
  <parameter name="ctle_gs1_val_a" value="999" />
  <parameter name="hssi_adapt_rx_c3aibadapt_powermode_ac_avmm1" value="avmm1_on" />
  <parameter name="hssi_ehip_lane_flow_control_holdoff_mode" value="per_queue" />
  <parameter name="hssi_rsfec_core_eng_sf_dis" value="0" />
  <parameter name="bti_powermode_ac_serdes_tx_par_freq_hz" value="78125000" />
  <parameter name="hssi_pldadapt_tx_dv_gen" value="dv_gen_dis" />
  <parameter name="hssi_xcvr_clk_en_fec_d2_tx" value="dis_tx_fec_clk" />
  <parameter name="hssi_xcvr_int_seq1_tx_clk_slip_cnt" value="0" />
  <parameter name="pma_tx_eq_post1_tap" value="0" />
  <parameter name="enable_rsfec_no_xcoder_options_ini" value="0" />
  <parameter name="pma_tx_data_rate" value="16222.222222" />
  <parameter name="elane_keep_rx_crc" value="disable" />
  <parameter name="pma_tx_eq_main_tap" value="0" />
  <parameter name="enable_port_tx_clkout_hioint" value="0" />
  <parameter
     name="hssi_avmm1_if_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter name="space_ns" value="100" />
  <parameter name="hssi_xcvr_powermode_ac_serdes_rx_par_freq_hz" value="506944444" />
  <parameter name="ptp_ethernet_data_rsfec_enabled" value="0" />
  <parameter name="hssi_adapt_rx_rx_fifo_write_latency_adjust" value="disable" />
  <parameter name="pma_rx_clkdiv66_enable" value="0" />
  <parameter name="ctle_hf_min_a" value="999" />
  <parameter name="ctle_hf_min_b" value="999" />
  <parameter name="hssi_ehip_lane_strict_preamble_checking" value="disable" />
  <parameter name="l_elane_ehip_dist_clk_sel" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_swaps2_visible" value="0" />
  <parameter name="enable_ical_params_ini" value="0" />
  <parameter name="l_tx_pmaif_gb_enable" value="0" />
  <parameter name="hssi_pldadapt_tx_datarate_bps" value="16222222222" />
  <parameter name="enable_port_tx_clkin2" value="0" />
  <parameter name="hssi_ehip_lane_rx_datapath_soft_rst" value="enable" />
  <parameter name="hssi_xcvr_cfg_tbus_sel" value="tbus_sel_zero" />
  <parameter name="hssi_adapt_rx_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter name="hssi_xcvr_set_int_seq14_code" value="0" />
  <parameter name="hssi_pldadapt_rx_rxfifo_empty" value="empty_dw" />
  <parameter name="pmaif_rx_fifo_wr_clk_enable" value="1" />
  <parameter name="hssi_rsfec_sup_mode" value="user_mode" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter
     name="hssi_pldadapt_rx_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="hssi_xcvr_set_int_seq1" value="set_int_seq1" />
  <parameter name="hssi_xcvr_set_int_seq0" value="set_int_seq0" />
  <parameter name="hssi_rsfec_core_eng_test" value="0" />
  <parameter name="hssi_xcvr_set_int_seq3" value="set_int_seq3" />
  <parameter name="hssi_xcvr_set_int_seq2" value="set_int_seq2" />
  <parameter name="hssi_xcvr_set_int_seq5" value="set_int_seq5" />
  <parameter name="hssi_xcvr_set_int_seq4" value="set_int_seq4" />
  <parameter name="hssi_xcvr_set_int_seq7" value="set_int_seq7" />
  <parameter name="hssi_xcvr_set_int_seq6" value="set_int_seq6" />
  <parameter name="l_hssi_xcvr_seq_en_tx_amp" value="dis_tx_amp_seq" />
  <parameter name="enable_port_tx_pma_en" value="0" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="253472222" />
  <parameter name="l_pma_txrx_pll_refclk2_div_en" value="0" />
  <parameter name="hssi_adapt_tx_c3aibadapt_icm" value="0" />
  <parameter name="hssi_adapt_rx_rx_pcs_testbus_sel" value="direct_tr_tb_bit0_sel" />
  <parameter name="hssi_adapt_tx_hrdrst_dll_lock_bypass" value="disable" />
  <parameter name="hssi_pldadapt_rx_bonding_dft_val" value="dft_0" />
  <parameter name="enable_infuture_options_ini" value="0" />
  <parameter name="hssi_pldadapt_rx_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter name="hssi_xcvr_powermode_dc_xcvrif_tx" value="dc_txif_on" />
  <parameter name="hssi_ehip_lane_rx_length_checking" value="enable" />
  <parameter name="hssi_pldadapt_rx_datarate_bps" value="16222222222" />
  <parameter name="pma_tx_bonding_enable" value="0" />
  <parameter name="hssi_ehip_lane_link_fault_mode" value="lf_off" />
  <parameter name="set_op_mode_enable" value="0" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter name="hssi_xcvr_seq_en_tx_post1" value="dis_tx_post1_seq" />
  <parameter
     name="l_hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass"
     value="disable" />
  <parameter name="t_tx_reset" value="100" />
  <parameter name="enable_port_rx_pmaif_bitslip" value="0" />
  <parameter name="hssi_rsfec_powerdown_mode" value="true" />
  <parameter name="hssi_xcvr_soft_reset_rx" value="dis_sft_rst_rx" />
  <parameter name="device_revision" value="10nm6bcr3a" />
  <parameter name="l_hssi_rsfec_core_eng_swaps3_enabled" value="0" />
  <parameter name="pma_seq_enable" value="1" />
  <parameter name="hssi_aibcr_rx_aib_rx_dcc_byp" value="aib_rx_dcc_byp_disable" />
  <parameter name="duplex_mode" value="duplex" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_dll_sel" value="dcc_dll_follow_fsm" />
  <parameter name="hssi_xcvr_tx_data_in_sel" value="tx_data_in_sel_3" />
  <parameter name="enable_manual_reset" value="0" />
  <parameter name="hssi_adapt_rx_hrdrst_user_ctl_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_rxfifo_pempty" value="2" />
  <parameter name="l_hssi_xcvr_tx_ml_sel" value="tx_ml_sel_3" />
  <parameter name="l_hssi_rsfec_core_fibre_channel2" value="0" />
  <parameter name="hssi_ehip_lane_tx_datapath_soft_rst" value="enable" />
  <parameter name="l_hssi_rsfec_core_fibre_channel1" value="0" />
  <parameter name="l_hssi_rsfec_core_fibre_channel3" value="0" />
  <parameter name="l_hssi_rsfec_core_fibre_channel0" value="0" />
  <parameter name="elane_reset_rx_stats_parity_error" value="disable" />
  <parameter
     name="hssi_aibnd_tx_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter name="hssi_aibcr_rx_op_mode" value="rx_dcc_enable" />
  <parameter name="hssi_pldadapt_rx_internal_clk1_sel2" value="pma_clks_clk1_mux2" />
  <parameter name="hssi_rsfec_core_eng_cust_am_1st_2" value="0" />
  <parameter name="hssi_rsfec_core_eng_cust_am_1st_1" value="0" />
  <parameter name="hssi_rsfec_core_eng_cust_am_1st_0" value="0" />
  <parameter name="hssi_rsfec_core_eng_trans_byp" value="0" />
  <parameter name="l_pldif_tx_clkout2_sel" value="full-rate" />
  <parameter
     name="hssi_pldadapt_rx_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter name="hssi_rsfec_core_eng_cust_am_1st_3" value="0" />
  <parameter name="hssi_pldadapt_tx_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter name="hssi_xcvr_cfg_rx_pcs_data_sel" value="sel_rx_fifo_data" />
  <parameter name="l_rsfec_aggregate_enable_checkbox_visible" value="0" />
  <parameter name="hssi_aibnd_rx_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter name="hssi_ehip_lane_rxcrc_covers_preamble" value="disable" />
  <parameter name="l_hssi_rsfec_core_eng_swaps0_enabled" value="0" />
  <parameter name="hssi_xcvr_soft_reset_tx" value="dis_sft_rst_tx" />
  <parameter name="l_hssi_rsfec_source_lane_ena2_enabled" value="0" />
  <parameter name="hssi_adapt_rx_datapath_mapping_mode" value="map_rx_pmadir_mode" />
  <parameter name="device_family" value="Agilex 7" />
  <parameter name="hssi_pldadapt_rx_compin_sel" value="compin_master" />
  <parameter
     name="adpt_params_b"
     value="ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter
     name="adpt_params_a"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a" />
  <parameter name="l_hssi_rsfec_clocking_mode" value="fec_dir_adp_clk_0" />
  <parameter
     name="hssi_avmm1_if_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="elane_hi_ber_monitor" value="enable" />
  <parameter name="hssi_ehip_lane_rx_mac_soft_rst" value="enable" />
  <parameter name="l_hssi_xcvr_seq_en_tx_bitrate" value="en_tx_bitrate_seq" />
  <parameter name="enable_advanced_options_ini" value="0" />
  <parameter name="hssi_adapt_rx_txfiford_pre_ct_sel" value="txfiford_sclk_pre_ct" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="l_hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp3_string" value="Enabled" />
  <parameter name="hssi_pldadapt_tx_fifo_width" value="fifo_double_width" />
  <parameter name="hssi_adapt_tx_c3aibadapt_powermode_ac_sr" value="sr_pmadir" />
  <parameter name="hssi_pldadapt_rx_fifo_width" value="fifo_double_width" />
  <parameter name="hssi_aibcr_rx_aib_rx_clkdiv" value="aib_rx_clkdiv_setting1" />
  <parameter name="hssi_xcvr_cfg_clk_en_sclk_tx" value="det_lat_tx_sclk_dis" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel2_enabled" value="0" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_core_updnen"
     value="aib_rx_dcc_st_core_updnen_setting0" />
  <parameter name="l_hssi_rsfec_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_ehip_lane_xus_timer_window" value="806451" />
  <parameter
     name="hssi_adapt_rx_c3aibadapt_aib_hssi_rx_transfer_clk_hz"
     value="506944444" />
  <parameter name="hssi_ehip_lane_strict_sfd_checking" value="disable" />
  <parameter name="hssi_xcvr_rxfifo_e_thld" value="0" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter name="hssi_pldadapt_rx_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter name="l_pmaif_tx_width" value="32" />
  <parameter name="hssi_aibnd_rx_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_rx_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter name="hssi_aibnd_rx_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_adapt_rx_c3aibadapt_powermode_ac_avmm2" value="avmm2_off" />
  <parameter
     name="hssi_avmm1_if_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_dy_ctl_static"
     value="aib_rx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_adapt_tx_c3aibadapt_pma_aib_tx_clk_hz" value="0" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="l_hssi_rsfec_core_eng_exit_align_entry_field_enabled" value="0" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="hssi_xcvr_tx_bitslip" value="dis_tx_user_bitslip" />
  <parameter name="elane_holdoff_quanta" value="65535" />
  <parameter
     name="hssi_aibnd_tx_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="elane_tx_ptp_dp_latency" value="0" />
  <parameter name="hssi_xcvr_serdes_rx_enc" value="rx_nrz" />
  <parameter name="hssi_xcvr_int_core_to_cntl" value="0" />
  <parameter name="rf_p1_max_b" value="999" />
  <parameter name="rf_p1_max_a" value="999" />
  <parameter name="hssi_adapt_rx_word_mark" value="wm_en" />
  <parameter name="pldif_tx_fifo_mode" value="phase_comp" />
  <parameter name="bti_hssi_xcvr_powermode_dc_serdes_rx" value="dc_rx_serdes_on" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="rcfg_sdc_derived_params"
     value="bti_channels_hssi_xcvr_bti_protected,enable_datapath_and_interface_reconfiguration_should_be_selected_when_rsfec_enable_setting_is_different_between_profiles_ignore_the_rest_of_the_message,l_rx_bit_counter_rollover,pll_outclk2_freq_mhz,pll_refclk_freq_mhz_w_div2,l_pma_rx_dedicated_refclk_enable,l_legacy_pma_disable,pma_tx_pll_refclk_freq_mhz_w_div2,l_pma_tx_pll_post_divider,pma_tx_eq_combined,pma_tx_comb_value,pma_rx_pll_refclk_freq_mhz_w_div2,l_tx_transfer_clk_hz,l_rx_transfer_clk_hz,bti_hssi_xcvr_tx_data_rate_mbps,bti_use_tx_refclk,bti_hssi_xcvr_rx_data_rate_mbps,bti_hssi_xcvr_tx_data_rate_bps,bti_hssi_xcvr_rx_data_rate_bps,bti_hssi_xcvr_cfg_rb_dcc_byp,bti_hssi_xcvr_cfg_rb_dcc_en,bti_hssi_xcvr_int_seq3_tx_refclk_ratio,bti_hssi_xcvr_int_seq4_rx_refclk_ratio,bti_powermode_ac_serdes_tx_par_freq_hz,bti_powermode_ac_serdes_rx_par_freq_hz,bti_hssi_xcvr_passed_phony_tx_data_rate_bps,bti_hssi_xcvr_passed_phony_tx_data_rate_mbps,l_hssi_xcvr_tx_if_slv_bonding_config,bti_hssi_xcvr_powermode_ac_serdes_tx,bti_hssi_xcvr_powermode_ac_serdes_rx,bti_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz,bti_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz,bti_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz,bti_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz,bti_hssi_xcvr_powermode_dc_serdes_tx,bti_hssi_xcvr_powermode_dc_serdes_rx,enable_multi_profile,dbg_embedded_debug_enable,dbg_capability_reg_enable,dbg_user_identifier,dbg_stat_soft_logic_enable,dbg_ctrl_soft_logic_enable,l_hssi_rsfec_clocking_mode_autoset,l_topology_is_direct_fec_mode,l_hssi_rsfec_is_ehip_mode,l_hssi_rsfec_is_elane_mode,l_hssi_rsfec_is_direct_fec_mode,l_hssi_rsfec_avmm2_func_mode,l_hssi_rsfec_operation_mode,l_hssi_rsfec_source_clk_sel,l_hssi_rsfec_source_clk_sel_autoset,l_rsfec_engineering_mode,l_rsfec_advanced_user_mode,l_rsfec_advanced_user_mode2,l_rsfec_user_mode,aggregate_rsfec_enable" />
  <parameter name="hssi_avmm1_if_pcs_cal_reserved" value="0" />
  <parameter name="hssi_xcvr_txfifo_e_thld" value="0" />
  <parameter name="hssi_xcvr_cfg_clk_en_sclk_rx" value="det_lat_dis_sclk_rx" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter name="elane_rx_clock_period" value="162689" />
  <parameter name="hssi_adapt_tx_tx_fifo_write_latency_adjust" value="disable" />
  <parameter name="pma_disable" value="0" />
  <parameter name="hssi_xcvr_seq_en_phaseopt" value="dis_ph_opt_seq" />
  <parameter name="hssi_adapt_rx_pma_aib_rx_clk_expected_setting" value="not_used" />
  <parameter name="adpt_recipe_data2" value="" />
  <parameter name="l_hssi_rsfec_is_elane_mode" value="0" />
  <parameter name="adpt_recipe_data1" value="" />
  <parameter name="adpt_recipe_data0" value="" />
  <parameter
     name="hssi_adapt_tx_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter name="enable_ical_rom_ini" value="0" />
  <parameter name="l_hssi_rsfec_source_lane_3_used" value="1" />
  <parameter name="pll_outclk2_freq_mhz" value="200" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp0_visible" value="0" />
  <parameter name="adpt_recipe_data7" value="" />
  <parameter name="hssi_avmm2_if_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter name="adpt_recipe_data6" value="" />
  <parameter name="adpt_recipe_data5" value="" />
  <parameter name="adpt_recipe_data4" value="" />
  <parameter name="adpt_recipe_data3" value="" />
  <parameter name="hssi_pldadapt_tx_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter name="hssi_aibcr_tx_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_adapt_tx_hrdrst_align_bypass" value="enable" />
  <parameter name="dr_25g_cpri_nphy" value="0" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_xcvr_rx_fifo_clk_sel" value="fifo_clk_sel3" />
  <parameter name="rf_p2_min_a" value="999" />
  <parameter name="rf_p2_min_b" value="999" />
  <parameter name="l_pma_tx_data_rate_bps" value="16222222222" />
  <parameter name="hssi_aibnd_rx_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter name="hssi_ehip_lane_ehip_mode" value="ehip_disable" />
  <parameter name="bti_hssi_xcvr_powermode_dc_serdes_tx" value="dc_tx_serdes_on" />
  <parameter name="pcs_rx_fifo_rd_clk_sel" value="tx_pma_clk" />
  <parameter name="hssi_aibnd_rx_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter name="hssi_aibnd_rx_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter name="hssi_aibnd_rx_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel0_enabled" value="0" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_manual_up" value="0" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="hssi_aibnd_rx_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp3_visible" value="0" />
  <parameter name="hssi_xcvr_tx_dskew_ml_sel" value="ml_dsk_sel_ck_above_ck_below" />
  <parameter name="hssi_pldadapt_rx_is_paired_with" value="other" />
  <parameter name="deskew_pma_only_enable_available" value="0" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter name="elane_tx_vlan_detection" value="enable" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_pldadapt_rx_word_align_enable" value="enable" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="enable_port_rx_enh_pmaif_fifo_overflow" value="0" />
  <parameter
     name="hssi_adapt_rx_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter name="pmaif_rx_bit_interleaving_enable" value="0" />
  <parameter name="hssi_adapt_rx_rxfifo_mode" value="rxbypass_mode" />
  <parameter name="pldif_rx_double_width_transfer_enable" value="1" />
  <parameter name="hssi_pldadapt_tx_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="hssi_xcvr_set_int_seq16_data" value="0" />
  <parameter name="hssi_adapt_tx_fifo_double_read" value="fifo_double_read_en" />
  <parameter name="hssi_pldadapt_tx_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter name="hssi_xcvr_refclk_mux_topology" value="disabled_block" />
  <parameter name="rf_a_a" value="999" />
  <parameter name="rf_a_b" value="999" />
  <parameter name="l_hssi_xcvr_seq_en_tx_pre1" value="dis_tx_pre1_seq" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="pmaif_tx_fifo_rd_empty_enable" value="1" />
  <parameter name="hssi_adapt_tx_txfifo_full" value="full_dw" />
  <parameter
     name="hssi_aibcr_rx_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel3" value="fec_tx_lane_off3" />
  <parameter
     name="hssi_pldadapt_tx_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel1" value="fec_tx_lane_off1" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel2" value="fec_tx_lane_off2" />
  <parameter name="ctle_lf_val_ada_a" value="adaptable" />
  <parameter
     name="hssi_pldadapt_rx_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="ctle_lf_val_ada_b" value="adaptable" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel0" value="fec_tx_lane_off0" />
  <parameter
     name="hssi_aibcr_tx_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter name="hssi_xcvr_rx_adapt_order_sel" value="rx_adapt_order_sel_0" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="hssi_avmm1_if_topology" value="pmadir_1ch" />
  <parameter name="pma_rx_modulation" value="NRZ" />
  <parameter name="elane_rx_preamble_passthrough" value="disable" />
  <parameter name="l_is_prot_enh" value="0" />
  <parameter name="l_hssi_xcvr_seq_en_tx_broadcast" value="dis_tx_broadcast_seq" />
  <parameter name="hssi_ehip_lane_tx_mac_soft_rst" value="enable" />
  <parameter name="hssi_adapt_rx_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_xcvr_cfg_reset_rx_bit_counter" value="reset_rxbit_cnt" />
  <parameter name="hssi_pldadapt_rx_loopback_mode" value="disable" />
  <parameter name="hssi_adapt_rx_rxfifowr_pre_ct_sel" value="rxfifowr_sclk_pre_ct" />
  <parameter name="hssi_xcvr_clk_en_fifo_rx" value="en_fifo_clk_rx" />
  <parameter name="elane_disable_link_fault_rf" value="disable" />
  <parameter name="enable_port_rx_clkout2_hioint" value="0" />
  <parameter
     name="bti_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz"
     value="78125000" />
  <parameter name="hssi_ehip_lane_tx_ipg_size" value="ipg_12" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter name="hssi_pldadapt_rx_low_latency_en" value="disable" />
  <parameter name="hssi_avmm1_if_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="l_hssi_rsfec_core_eng_enter_align_entry_field_visible"
     value="0" />
  <parameter name="l_tx_pcs_fifo_enable" value="0" />
  <parameter name="hssi_pldadapt_rx_rxfifo_pfull" value="10" />
  <parameter name="l_hssi_rsfec_core_fibre_channel2_string" value="Basic Mode" />
  <parameter name="hssi_aibnd_rx_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz"
     value="506944444" />
  <parameter name="enable_port_rx_pma_elecidle" value="0" />
  <parameter name="user_set_serdes_en_seq" value="en_serdes_seq" />
  <parameter name="hssi_aibnd_tx_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter name="hssi_pldadapt_tx_dv_bond" value="dv_bond_dis" />
  <parameter
     name="device_die_revisions"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="hssi_pldadapt_tx_txfifo_full" value="full_pc_dw" />
  <parameter name="elane_force_hip_ready" value="disable" />
  <parameter name="DR_NRZ_PAM4" value="0" />
  <parameter name="enable_port_rx_pmaif_fifo_underflow" value="0" />
  <parameter name="hssi_ehip_lane_rx_ptp_extra_latency" value="0" />
  <parameter name="hssi_xcvr_clk_en_rx_adapt" value="en_rx_adapt_clk" />
  <parameter name="hssi_pldadapt_tx_bonding_dft_en" value="dft_dis" />
  <parameter name="bti_hssi_xcvr_tx_data_rate_bps" value="2457912450" />
  <parameter name="hssi_aibnd_rx_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter name="rf_p0_val_b" value="999" />
  <parameter name="pldif_rx_fifo_pempty_thld" value="2" />
  <parameter name="l_hssi_rsfec_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="pma_rx_clkhalfrate_enable" value="0" />
  <parameter name="pldif_tx_coreclkin2_clock_network" value="dedicated" />
  <parameter name="pma_example_qsf_strings_control_visible" value="1" />
  <parameter name="rf_p0_val_a" value="999" />
  <parameter name="hssi_ehip_lane_tx_pause_saddr" value="247393538562781" />
  <parameter name="hssi_aibcr_rx_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_dn_invert" value="dcc_no_invert_dn" />
  <parameter name="hssi_xcvr_channel_mode" value="xcvr_duplex" />
  <parameter name="pma_tx_eq_powerup_disable" value="1" />
  <parameter name="adpt_param_vals7_a" value="" />
  <parameter name="adpt_param_vals7_b" value="" />
  <parameter name="pmaif_tx_gb_word_order" value="lower" />
  <parameter name="pma_tx_eq_pre2_tap" value="0" />
  <parameter name="enable_deskew_ini" value="0" />
  <parameter name="rcfg_jtag_enable" value="1" />
  <parameter name="bti_hssi_xcvr_passed_phony_tx_data_rate_mbps" value="2500.0" />
  <parameter name="hssi_rsfec_core_scrambling1" value="false" />
  <parameter name="hssi_rsfec_core_scrambling0" value="false" />
  <parameter name="hssi_rsfec_core_scrambling3" value="false" />
  <parameter name="hssi_rsfec_core_scrambling2" value="false" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="hssi_ehip_lane_powerdown_mode" value="powerup" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_req_ovr" value="dcc_req_no_ovr" />
  <parameter name="elane_rx_ptp_dp_latency" value="0" />
  <parameter name="elane_fec_dist_clk_sel" value="0" />
  <parameter name="hssi_pldadapt_rx_fifo_double_read" value="fifo_double_read_en" />
  <parameter name="hssi_xcvr_cfg_sel_hw_decode_mode" value="hwdec_disable" />
  <parameter name="l_pma_tx_eq_pre2_tap" value="0" />
  <parameter name="hssi_pldadapt_rx_chnl_bonding" value="disable" />
  <parameter name="hssi_xcvr_int_seq9_txeq_atten" value="0" />
  <parameter name="hssi_xcvr_set_int_seq19_code" value="0" />
  <parameter name="l_hssi_adapt_tx_dv_gating" value="disable" />
  <parameter name="hssi_avmm1_if_hssiadapt_hip_mode" value="user_chnl" />
  <parameter name="hssi_xcvr_powermode_ac_serdes_rx" value="ac_rx_serdes_on" />
  <parameter name="hssi_adapt_rx_internal_clk1_sel" value="feedthru_clk0_clk1" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_new_dll2"
     value="aib_rx_dcc_new_dll2_setting0" />
  <parameter
     name="rcfg_param_labels"
     value="Protocol support mode,HSSI adapter support mode,PLD adapter support mode,Transceiver configuration rules,Transceiver mode,Number of data channels,Number of PTP data channels,Is RSFEC enabled for ethernet data,Enable de-skew,Enable RSFEC,Provide separate interface for each channel,Enable datapath and interface reconfiguration,Preserve Unused Transceiver Channels,Enable simplified data interface,Enable direct reset control,Parallel loopback mode,Parallel loopback mode TX clock source selection,Enable individual TX and RX reset,Enable latency measurement ports,Enable latency measurement feature,Enable PTP measurement ports,Enable PTP measurement feature,Bit counter rollover,Number of reference clock inputs,Initial PLL reference clock input selection,PLL output clock frequency,PLL reference clock frequency,Disable PMA,Enable pll_refclk port,Number of reference clock inputs,Initial primary transceiver reference clock input selection,Enable dedicated RX reference clock input,Dedicated RX reference clock input selection,Enable Auto Negotiation Constraints,Enable PMA Sequencer,TX PMA modulation type,TX PMA data rate,Enable TX PMA div66 clock,Enable TX PMA bonding,TX PMA clockout post divider,TX PMA reference clock frequency,pma_tx_eq_pre_tap,pma_tx_eq_main_tap,pma_tx_eq_post_tap,pma_tx_eq_vod,pma_tx_eq_slew_rate,Use default TX PMA pre-equalization settings,Attenuation,Pre-tap 1,Pre-tap 2,Pre-tap 3,Post-tap 1,RX PMA modulation type,RX PMA data rate,Enable RX PMA div66 clock,Enable RX PMA half-rate clock,Enable RX PMA full-rate clock,RX PMA clkout post divider,RX PMA reference clock frequency,Enable rx_pma_en port,Enable rx_pma_clkslip port,Enable rx_is_lockedtodata port,Enable rx_pma_elecidle port,Enable tx_pma_en port,Enable manual transfer clock setting mode,Manual mode TX transfer clock,Manual mode RX transfer clock,Enable TX fast pipeline registers,Enable RX fast pipeline registers,Enable setting adapter operation mode,tx_nd_maib_op_mode,rx_nd_maib_op_mode,Enable advanced transceiver adapter settings,HSSI FIFO status signals bypass,Boundary polling bypass,PCIE sw done polling bypass,Reser in polling bypass,Testbus polling bypass,Test data polling bypass,TX dv gating,Enable PCS reset status ports,TX Core interface FIFO mode,TX Core interface FIFO partially full threshold,TX Core interface FIFO partially empty threshold,Enable TX double width transfer,Enable tx_fifo_full port,Enable tx_fifo_empty port,Enable tx_fifo_pfull port,Enable tx_fifo_pempty port,Enable tx_pcs_fifo_full port,Enable tx_pcs_fifo_empty port,Enable tx_dll_lock port,RX Core interface FIFO mode,RX Core interface FIFO partially full threshold,RX Core interface FIFO partially empty threshold,Enable RX double width transfer,Enable rx_fifo_full port,Enable rx_fifo_empty port,Enable rx_fifo_pfull port,Enable rx_fifo_pempty port,Enable rx_fifo_rd_en port,Enable rx_pcs_fifo_full port,Enable rx_pcs_fifo_empty port,Selected tx_clkout clock source,Enable tx_clkout2 port,Selected tx_clkout2 clock source,Enable tx_clkout_hioint port,Enable tx_clkout2_hioint port,Selected tx_coreclkin clock network,Enable external clock mode,Enable tx_coreclkin2 port,Selected tx_coreclkin2 clock network,Selected rx_clkout clock source,Enable rx_clkout2 port,Selected rx_clkout2 clock source,Enable rx_clkout_hioint port,Enable rx_clkout2_hioint port,Selected rx_coreclkin clock network,Enable manual RX PCS FIFO read clk selection,RX PCS FIFO read clk,OSC clock division factor,Enable TX to RX parallel loopback,Enable pma_initialized port,Enable TX PMA interface soft reset,TX PMA interface width,Enable TX PMA bit interleaving,Enable RX PMA interface soft reset,RX PMA interface width,Enable RX PMA bit interleaving,TX PMA interface FIFO mode.,Enable TX PMA interface FIFO write when full,Enable TX PMA interface FIFO read when empty,TX PMA interface FIFO almost full threshold,TX PMA interface FIFO  full threshold,TX PMA interface FIFO almost empty threshold,TX PMA interface FIFO empty threshold,Enable tx_enh_pmaif_fifo_almost_full port,Enable tx_enh_pmaif_fifo_almost_empty port,Enable tx_enh_pmaif_fifo_overflow port,Enable tx_enh_pmaif_fifo_underflow port,Enable RX PMA interface FIFO write when full,Enable RX PMA interface FIFO read when empty,RX PMA interface FIFO almost full threshold,RX PMA interface FIFO  full threshold,RX PMA interface FIFO almost empty threshold,RX PMA interface FIFO empty threshold,Enable rx_pmaif_fifo_underflow port,Enable rx_enh_pmaif_fifo_overflow port,Enable RX PMA interface FIFO write clock and gearbox clock,TX PMA interface gearbox mode,RX PMA interface gearbox mode,Enable TX bit reversal,Enable RX bit reversal,Enable TX sync header bit reversal,Enable RX sync header bit reversal,TX gearbox word order,RX gearbox word order,Enable TX data bitslip,Enable tx_pmaif_bitslip port,Enable RX data bitslip,Enable rx_pmaif_bitslip port,TX sync header location,RX sync header location,Enable TX PMA interface width-adapter,Enable RX PMA interface width-adapter,elane_is_usr_avmm,elane_ehip_dist_clk_sel,elane_fec_dist_clk_sel,elane_sim_mode,elane_ehip_rate,elane_func_mode,elane_powerdown_mode,elane_am_encoding40g_0,elane_am_encoding40g_1,elane_am_encoding40g_2,elane_am_encoding40g_3,elane_check_random_idles,elane_disable_link_fault_rf,elane_force_link_fault_rf,elane_ehip_mode,elane_enable_rx_stats_snapshot,elane_enable_tx_stats_snapshot,elane_enforce_max_frame_size,elane_flow_control,elane_tx_mac_data_flow,elane_source_address_insertion,elane_strict_sfd_checking,elane_txmac_saddr,elane_rx_preamble_passthrough,elane_tx_ipg_size,elane_tx_preamble_passthrough,elane_tx_vlan_detection,elane_tx_max_frame_size,elane_ipg_removed_per_am_period,elane_flow_control_holdoff_mode,elane_holdoff_quanta,elane_pause_quanta,elane_pfc_holdoff_quanta_0,elane_pfc_holdoff_quanta_1,elane_pfc_holdoff_quanta_2,elane_pfc_holdoff_quanta_3,elane_pfc_holdoff_quanta_4,elane_pfc_holdoff_quanta_5,elane_pfc_holdoff_quanta_6,elane_pfc_holdoff_quanta_7,elane_pfc_pause_quanta_0,elane_pfc_pause_quanta_1,elane_pfc_pause_quanta_2,elane_pfc_pause_quanta_3,elane_pfc_pause_quanta_4,elane_pfc_pause_quanta_5,elane_pfc_pause_quanta_6,elane_pfc_pause_quanta_7,elane_forward_rx_pause_requests,elane_tx_pause_daddr,elane_tx_pause_saddr,elane_rx_pause_daddr,elane_hi_ber_monitor,elane_keep_rx_crc,elane_link_fault_mode,elane_ptp_timestamp_format,elane_ptp_tx_timestamp_method,elane_tx_ptp_extra_latency,elane_rx_clock_period,elane_tx_clock_period,elane_remove_pads,elane_reset_rx_stats_parity_error,elane_reset_tx_stats_parity_error,elane_rx_aib_dp_latency,elane_rx_length_checking,elane_rx_vlan_detection,elane_rx_max_frame_size,elane_rx_pcs_max_skew,elane_rx_ptp_dp_latency,elane_rx_ptp_extra_latency,elane_rxcrc_covers_preamble,elane_strict_preamble_checking,elane_tx_aib_dp_latency,elane_tx_pld_fifo_almost_full_level,elane_tx_ptp_asym_latency,elane_tx_ptp_dp_latency,elane_txcrc_covers_preamble,elane_use_factory_settings,elane_force_hip_ready,elane_force_deskew_done,elane_uniform_holdoff_quanta,rcfg_debug,Enable dynamic reconfiguration,Enable Native PHY Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,RSFEC support mode,Enable aggregate mode,RSFEC Clocking Mode,Source Lane Enable Lane 0,Source Lane Enable Lane 1,Source Lane Enable Lane 2,Source Lane Enable Lane 3,Alignment/Scrambling/Transcoder Mode Lane 0,Alignment/Scrambling/Transcoder Mode Lane 1,Alignment/Scrambling/Transcoder Mode Lane 2,Alignment/Scrambling/Transcoder Mode Lane 3,Transcoder Bypass Lane 0,Transcoder Bypass Lane 1,Transcoder Bypass Lane 2,Transcoder Bypass Lane 3,core_eng_swaps Lane 0,core_eng_swaps Lane 1,core_eng_swaps Lane 2,core_eng_swaps Lane 3,TX to RX Loopback Lane 0,TX to RX Loopback Lane 1,TX to RX Loopback Lane 2,TX to RX Loopback Lane 3,Force Deskew Done Output,Force FEC Ready Output,Deskew Channels Clear (Reset),core_eng_enter_align,core_eng_exit_align,core_eng_test,core_indic_byp Lane 0,core_indic_byp Lane 1,core_indic_byp Lane 2,core_indic_byp Lane 3,core_eng_sf_dis Lane 0,core_eng_fec_3bad_dis Lane 0,core_eng_am_5bad_dis Lane 0,core_eng_blk_chk_dis Lane 0,core_eng_sf_dis Lane 1,core_eng_fec_3bad_dis Lane 1,core_eng_am_5bad_dis Lane 1,core_eng_blk_chk_dis Lane 1,core_eng_sf_dis Lane 2,core_eng_fec_3bad_dis Lane 2,core_eng_am_5bad_dis  Lane 2,core_eng_blk_chk_dis Lane 2,core_eng_sf_dis Lane 3,core_eng_fec_3bad_dis Lane 3,core_eng_am_5bad_dis  Lane 3,core_eng_blk_chk_dis Lane 3,RX Mux Data Source" />
  <parameter name="hssi_ehip_lane_tx_clock_period" value="162689" />
  <parameter name="pcs_manual_rx_fifo_rd_clk_sel_enable" value="0" />
  <parameter name="adpt_param_vals0_b" value="" />
  <parameter name="adpt_param_vals0_a" value="" />
  <parameter name="hssi_aibcr_rx_aib_iinclken" value="aib_inclken_setting3" />
  <parameter name="hssi_pldadapt_rx_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter name="hssi_aibcr_rx_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter name="pma_rx_data_rate" value="16222.222222" />
  <parameter name="hssi_ehip_lane_tx_pause_daddr" value="1652522221569" />
  <parameter name="hssi_pldadapt_tx_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp2_visible" value="0" />
  <parameter name="l_xcvr_native_mode" value="mode_duplex" />
  <parameter name="hssi_aibcr_tx_powermode_dc" value="txdatapath_powerup" />
  <parameter name="hssi_xcvr_int_seq6_rx_sr_enc" value="rx_enc_is_nrz" />
  <parameter
     name="hssi_pldadapt_rx_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter name="rcfg_sdc_derived_profile_data6" value="" />
  <parameter name="rcfg_sdc_derived_profile_data7" value="" />
  <parameter name="hssi_pldadapt_rx_silicon_rev" value="10nm6bcr3a" />
  <parameter name="rcfg_sdc_derived_profile_data4" value="" />
  <parameter name="rcfg_sdc_derived_profile_data5" value="" />
  <parameter name="l_elane_sim_mode" value="enable" />
  <parameter name="hssi_xcvr_int_seq5_ph_opt" value="dis_phase_opt" />
  <parameter name="rcfg_sdc_derived_profile_data2" value="" />
  <parameter name="rcfg_sdc_derived_profile_data3" value="" />
  <parameter name="rcfg_sdc_derived_profile_data0" value="" />
  <parameter name="rcfg_sdc_derived_profile_data1" value="" />
  <parameter name="l_rsfec_mode" value="disabled" />
  <parameter name="hssi_aibcr_tx_op_mode" value="tx_dll_enable" />
  <parameter
     name="hssi_pldadapt_tx_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter name="hssi_xcvr_powermode_ac_serdes_tx" value="ac_tx_serdes_on" />
  <parameter name="hssi_aibcr_rx_aib_rx_dcc_en" value="aib_rx_dcc_enable" />
  <parameter name="l_tx_pmaif_fifo_enable" value="1" />
  <parameter name="hssi_ehip_lane_rx_ptp_dp_latency" value="0" />
  <parameter name="pll_refclk_cnt" value="1" />
  <parameter name="l_pmaif_tx_gb_mode" value="tx_gb_64_32" />
  <parameter
     name="l_pll_solution"
     value="125.000000 {POST_DIV 1 PMA_WIDTH 40} 125.490196 {POST_DIV 1 PMA_WIDTH 16} 126.732673 {POST_DIV 1 PMA_WIDTH 32} 126.984126 {POST_DIV 1 PMA_WIDTH 40} 128.000000 {POST_DIV 1 PMA_WIDTH 16} 129.032258 {POST_DIV 1 PMA_WIDTH 40} 129.292929 {POST_DIV 1 PMA_WIDTH 32} 130.612244 {POST_DIV 1 PMA_WIDTH 16} 131.147540 {POST_DIV 1 PMA_WIDTH 40} 131.958762 {POST_DIV 1 PMA_WIDTH 32} 133.333333 {POST_DIV 1 PMA_WIDTH 16} 134.736842 {POST_DIV 1 PMA_WIDTH 32} 135.593220 {POST_DIV 1 PMA_WIDTH 40} 136.170212 {POST_DIV 1 PMA_WIDTH 16} 137.634408 {POST_DIV 1 PMA_WIDTH 32} 137.931034 {POST_DIV 1 PMA_WIDTH 40} 139.130434 {POST_DIV 1 PMA_WIDTH 16} 140.350877 {POST_DIV 1 PMA_WIDTH 40} 140.659340 {POST_DIV 1 PMA_WIDTH 32} 142.222222 {POST_DIV 1 PMA_WIDTH 16} 142.857142 {POST_DIV 1 PMA_WIDTH 40} 143.820224 {POST_DIV 1 PMA_WIDTH 32} 145.454545 {POST_DIV 1 PMA_WIDTH 16} 147.126436 {POST_DIV 1 PMA_WIDTH 32} 148.148148 {POST_DIV 1 PMA_WIDTH 40} 148.837209 {POST_DIV 1 PMA_WIDTH 16} 150.588235 {POST_DIV 1 PMA_WIDTH 32} 150.943396 {POST_DIV 1 PMA_WIDTH 40} 152.380952 {POST_DIV 1 PMA_WIDTH 16} 153.846153 {POST_DIV 1 PMA_WIDTH 40} 154.216867 {POST_DIV 1 PMA_WIDTH 32} 156.097560 {POST_DIV 1 PMA_WIDTH 16} 156.862745 {POST_DIV 1 PMA_WIDTH 40} 158.024691 {POST_DIV 1 PMA_WIDTH 32} 160.000000 {POST_DIV 1 PMA_WIDTH 16} 162.025316 {POST_DIV 1 PMA_WIDTH 32} 163.265306 {POST_DIV 1 PMA_WIDTH 40} 164.102564 {POST_DIV 1 PMA_WIDTH 16} 166.233766 {POST_DIV 1 PMA_WIDTH 32} 166.666666 {POST_DIV 1 PMA_WIDTH 40} 168.421052 {POST_DIV 1 PMA_WIDTH 16} 170.212765 {POST_DIV 1 PMA_WIDTH 40} 170.666666 {POST_DIV 1 PMA_WIDTH 32} 172.972972 {POST_DIV 1 PMA_WIDTH 16} 173.913043 {POST_DIV 1 PMA_WIDTH 40} 175.342465 {POST_DIV 1 PMA_WIDTH 32} 177.777777 {POST_DIV 1 PMA_WIDTH 16} 179.775280 {POST_DIV 2 PMA_WIDTH 40} 180.281690 {POST_DIV 1 PMA_WIDTH 32} 181.818181 {POST_DIV 1 PMA_WIDTH 40} 182.857142 {POST_DIV 1 PMA_WIDTH 16} 183.908045 {POST_DIV 2 PMA_WIDTH 40} 185.507246 {POST_DIV 1 PMA_WIDTH 32} 186.046511 {POST_DIV 1 PMA_WIDTH 40} 188.235294 {POST_DIV 1 PMA_WIDTH 16} 190.476190 {POST_DIV 1 PMA_WIDTH 40} 191.044776 {POST_DIV 1 PMA_WIDTH 32} 192.771084 {POST_DIV 2 PMA_WIDTH 40} 193.939393 {POST_DIV 1 PMA_WIDTH 16} 195.121951 {POST_DIV 1 PMA_WIDTH 40} 196.923076 {POST_DIV 1 PMA_WIDTH 32} 197.530864 {POST_DIV 2 PMA_WIDTH 40} 200.000000 {POST_DIV 1 PMA_WIDTH 16} 202.531645 {POST_DIV 2 PMA_WIDTH 40} 203.174603 {POST_DIV 1 PMA_WIDTH 32} 205.128205 {POST_DIV 1 PMA_WIDTH 40} 206.451612 {POST_DIV 1 PMA_WIDTH 16} 207.792207 {POST_DIV 2 PMA_WIDTH 40} 209.836065 {POST_DIV 1 PMA_WIDTH 32} 210.526315 {POST_DIV 1 PMA_WIDTH 40} 213.333333 {POST_DIV 1 PMA_WIDTH 16} 216.216216 {POST_DIV 1 PMA_WIDTH 40} 216.949152 {POST_DIV 1 PMA_WIDTH 32} 219.178082 {POST_DIV 2 PMA_WIDTH 40} 220.689655 {POST_DIV 1 PMA_WIDTH 16} 222.222222 {POST_DIV 1 PMA_WIDTH 40} 224.561403 {POST_DIV 1 PMA_WIDTH 32} 225.352112 {POST_DIV 2 PMA_WIDTH 40} 228.571428 {POST_DIV 1 PMA_WIDTH 16} 231.884057 {POST_DIV 2 PMA_WIDTH 40} 232.727272 {POST_DIV 1 PMA_WIDTH 32} 235.294117 {POST_DIV 1 PMA_WIDTH 40} 237.037037 {POST_DIV 1 PMA_WIDTH 16} 238.805970 {POST_DIV 2 PMA_WIDTH 40} 241.509433 {POST_DIV 1 PMA_WIDTH 32} 242.424242 {POST_DIV 1 PMA_WIDTH 40} 246.153846 {POST_DIV 1 PMA_WIDTH 16} 250.000000 {POST_DIV 1 PMA_WIDTH 40} 250.980392 {POST_DIV 1 PMA_WIDTH 32} 253.968253 {POST_DIV 2 PMA_WIDTH 40} 256.000000 {POST_DIV 1 PMA_WIDTH 16} 258.064516 {POST_DIV 1 PMA_WIDTH 40} 261.224489 {POST_DIV 1 PMA_WIDTH 32} 262.295081 {POST_DIV 2 PMA_WIDTH 40} 266.666666 {POST_DIV 1 PMA_WIDTH 16} 271.186440 {POST_DIV 2 PMA_WIDTH 40} 272.340425 {POST_DIV 1 PMA_WIDTH 32} 275.862068 {POST_DIV 1 PMA_WIDTH 40} 278.260869 {POST_DIV 1 PMA_WIDTH 16} 280.701754 {POST_DIV 2 PMA_WIDTH 40} 284.444444 {POST_DIV 1 PMA_WIDTH 32} 285.714285 {POST_DIV 1 PMA_WIDTH 40} 290.909090 {POST_DIV 1 PMA_WIDTH 16} 296.296296 {POST_DIV 1 PMA_WIDTH 40} 297.674418 {POST_DIV 1 PMA_WIDTH 32} 301.886792 {POST_DIV 2 PMA_WIDTH 40} 304.761904 {POST_DIV 1 PMA_WIDTH 16} 307.692307 {POST_DIV 1 PMA_WIDTH 40} 312.195121 {POST_DIV 1 PMA_WIDTH 32} 313.725490 {POST_DIV 2 PMA_WIDTH 40} 320.000000 {POST_DIV 1 PMA_WIDTH 16} 326.530612 {POST_DIV 2 PMA_WIDTH 40} 328.205128 {POST_DIV 1 PMA_WIDTH 32} 333.333333 {POST_DIV 1 PMA_WIDTH 40} 336.842105 {POST_DIV 1 PMA_WIDTH 16} 340.425531 {POST_DIV 2 PMA_WIDTH 40} 345.945945 {POST_DIV 1 PMA_WIDTH 32} 347.826086 {POST_DIV 1 PMA_WIDTH 40} 355.555555 {POST_DIV 1 PMA_WIDTH 16} 363.636363 {POST_DIV 1 PMA_WIDTH 40} 365.714285 {POST_DIV 1 PMA_WIDTH 32} 372.093023 {POST_DIV 2 PMA_WIDTH 40} 376.470588 {POST_DIV 1 PMA_WIDTH 16} 380.952380 {POST_DIV 1 PMA_WIDTH 40} 387.878787 {POST_DIV 1 PMA_WIDTH 32} 390.243902 {POST_DIV 2 PMA_WIDTH 40} 400.000000 {POST_DIV 1 PMA_WIDTH 16} 410.256410 {POST_DIV 2 PMA_WIDTH 40} 412.903225 {POST_DIV 1 PMA_WIDTH 32} 421.052631 {POST_DIV 1 PMA_WIDTH 40} 426.666666 {POST_DIV 1 PMA_WIDTH 16} 432.432432 {POST_DIV 2 PMA_WIDTH 40} 441.379310 {POST_DIV 1 PMA_WIDTH 32} 444.444444 {POST_DIV 1 PMA_WIDTH 40} 457.142857 {POST_DIV 1 PMA_WIDTH 16} 470.588235 {POST_DIV 1 PMA_WIDTH 40} 474.074074 {POST_DIV 1 PMA_WIDTH 32} 484.848484 {POST_DIV 2 PMA_WIDTH 40} 492.307692 {POST_DIV 1 PMA_WIDTH 16} 500.000000 {POST_DIV 1 PMA_WIDTH 40} 501.960784 {POST_DIV 1 PMA_WIDTH 32} 507.936506 {POST_DIV 2 PMA_WIDTH 40} 512.000000 {POST_DIV 1 PMA_WIDTH 16} 516.129032 {POST_DIV 1 PMA_WIDTH 40} 522.448978 {POST_DIV 1 PMA_WIDTH 32} 524.590162 {POST_DIV 2 PMA_WIDTH 40} 533.333332 {POST_DIV 1 PMA_WIDTH 16} 542.372880 {POST_DIV 2 PMA_WIDTH 40} 544.680850 {POST_DIV 1 PMA_WIDTH 32} 551.724136 {POST_DIV 1 PMA_WIDTH 40} 556.521738 {POST_DIV 1 PMA_WIDTH 16} 561.403508 {POST_DIV 2 PMA_WIDTH 40} 568.888888 {POST_DIV 1 PMA_WIDTH 32} 571.428570 {POST_DIV 1 PMA_WIDTH 40} 581.818180 {POST_DIV 1 PMA_WIDTH 16} 592.592592 {POST_DIV 1 PMA_WIDTH 40} 595.348836 {POST_DIV 1 PMA_WIDTH 32} 603.773584 {POST_DIV 2 PMA_WIDTH 40} 609.523808 {POST_DIV 1 PMA_WIDTH 16} 615.384614 {POST_DIV 1 PMA_WIDTH 40} 624.390242 {POST_DIV 1 PMA_WIDTH 32} 627.450980 {POST_DIV 2 PMA_WIDTH 40} 640.000000 {POST_DIV 1 PMA_WIDTH 16} 653.061224 {POST_DIV 2 PMA_WIDTH 40} 656.410256 {POST_DIV 1 PMA_WIDTH 32} 666.666666 {POST_DIV 1 PMA_WIDTH 40} 673.684210 {POST_DIV 1 PMA_WIDTH 16} 680.851062 {POST_DIV 2 PMA_WIDTH 40} 691.891890 {POST_DIV 1 PMA_WIDTH 32} 695.652172 {POST_DIV 1 PMA_WIDTH 40}" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter name="l_hssi_rsfec_fec_tx2rx_loopback3" value="0" />
  <parameter name="l_hssi_rsfec_fec_tx2rx_loopback2" value="0" />
  <parameter name="l_hssi_rsfec_fec_tx2rx_loopback1" value="0" />
  <parameter name="hssi_rsfec_func_mode" value="disabled" />
  <parameter name="hssi_xcvr_txfifo_f_thld" value="31" />
  <parameter name="l_hssi_rsfec_fec_tx2rx_loopback0" value="0" />
  <parameter name="hssi_adapt_tx_stretch_num_stages" value="seven_stage" />
  <parameter name="hssi_adapt_rx_rx_usertest_sel" value="direct_tr_usertest3_sel" />
  <parameter name="hssi_adapt_tx_hrdrst_user_ctl_en" value="disable" />
  <parameter name="l_hssi_xcvr_interrupt_window_enable" value="en_window_logic" />
  <parameter name="hssi_adapt_rx_func_mode" value="c3adpt_pmadir" />
  <parameter name="elane_tx_ptp_asym_latency" value="0" />
  <parameter
     name="l_hssi_rsfec_core_eng_enter_align_entry_field_enabled"
     value="0" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter name="l_duplex_mode" value="duplex" />
  <parameter name="hssi_pldadapt_rx_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter name="hssi_pldadapt_tx_tx_usertest_sel" value="enable" />
  <parameter
     name="hssi_adapt_tx_c3aibadapt_aib_hssi_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter name="pldif_tx_clkout_sel" value="half-rate" />
  <parameter name="hssi_xcvr_enable_lowpower_mode" value="false" />
  <parameter name="hssi_avmm2_if_pcs_cal_reserved" value="0" />
  <parameter name="hssi_xcvr_rx_gb_odwidth" value="rx_gb_odwidth_64b" />
  <parameter name="hssi_aibcr_tx_powermode_ac" value="txdatapath_high_speed_pwr" />
  <parameter name="l_is_prot_pmadir" value="1" />
  <parameter name="l_pma_rx_dedicated_refclk_enable" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_swaps3_visible" value="0" />
  <parameter name="elane_use_factory_settings" value="true" />
  <parameter name="enable_workaround_rules" value="0" />
  <parameter name="l_pma_txrx_pll_refclk3_div_en" value="0" />
  <parameter name="hssi_pldadapt_rx_gb_rx_odwidth" value="odwidth_64" />
  <parameter name="user_preserve_unused_xcvr_channels" value="0" />
  <parameter name="hssi_pldadapt_tx_us_bypass_pipeln" value="us_bypass_pipeln_dis" />
  <parameter name="hssi_xcvr_lpbk_mode" value="lpbk_disable" />
  <parameter name="hssi_xcvr_rxfifo_ae_thld" value="1" />
  <parameter name="hssi_pldadapt_tx_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="l_pma_tx_eq_post1_tap" value="0" />
  <parameter name="hssi_adapt_rx_c3aibadapt_pld_pcs_rx_clk_out_hz" value="0" />
  <parameter name="elane_ptp_timestamp_format" value="v2" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter name="hssi_adapt_tx_hip_osc_clk_scg_en" value="disable" />
  <parameter
     name="bti_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz"
     value="2500000000" />
  <parameter name="hssi_ehip_lane_reset_tx_stats" value="disable" />
  <parameter name="l_rx_pma_enable" value="1" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter name="hssi_aibnd_tx_op_mode" value="tx_dcc_enable" />
  <parameter name="hssi_ehip_lane_fec_dist_clk_sel" value="0" />
  <parameter name="l_hssi_rsfec_source_lane_ena0_enabled" value="0" />
  <parameter name="enable_port_tx_clkout2_hioint" value="0" />
  <parameter name="bti_hssi_xcvr_int_seq3_tx_refclk_ratio" value="20" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="hssi_ehip_lane_ber_invalid_count" value="97" />
  <parameter name="elane_source_address_insertion" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter name="enable_port_rx_pcs_fifo_full" value="0" />
  <parameter name="hssi_xcvr_clk_en_ehip_d2_tx" value="dis_tx_ehip_clk" />
  <parameter name="hssi_adapt_rx_rxfifo_pfull" value="5" />
  <parameter name="pma_an_constraints_enable" value="0" />
  <parameter name="elane_tx_ptp_extra_latency" value="0" />
  <parameter name="l_rsfec_enable" value="0" />
  <parameter name="hssi_xcvr_refclk_mux_refclk0_sel" value="i_refclk0" />
  <parameter name="bti_use_tx_refclk" value="1" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="l_hssi_xcvr_seq_en_crc" value="dis_crc_seq" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter name="l_is_prot_pmadir_gb" value="0" />
  <parameter
     name="l_hssi_adapt_rx_rx_pld_test_data_polling_bypass"
     value="disable" />
  <parameter name="l_pma_func_mode" value="pma_dir_sc" />
  <parameter name="enable_port_rx_fifo_empty" value="1" />
  <parameter name="hssi_rsfec_source_lane_ena0" value="false" />
  <parameter name="hssi_rsfec_source_lane_ena1" value="false" />
  <parameter name="hssi_rsfec_core_eng_2lane_ena" value="false" />
  <parameter name="hssi_rsfec_source_lane_ena2" value="false" />
  <parameter name="hssi_pldadapt_tx_tx_fastbond_rden" value="rden_ds_fast_us_fast" />
  <parameter name="hssi_rsfec_source_lane_ena3" value="false" />
  <parameter name="hssi_adapt_tx_tx_osc_clock_setting" value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_internal_clk2_sel2" value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_pldadapt_rx_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter name="hssi_aibcr_tx_aib_outpdrv_r56" value="aib_pdrv56_setting1" />
  <parameter name="l_is_support_mode_user" value="1" />
  <parameter
     name="l_hssi_xcvr_tx_dskew_ml_sel"
     value="ml_dsk_sel_ck_above_ck_below" />
  <parameter
     name="hssi_avmm1_if_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="l_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz"
     value="16222222222" />
  <parameter name="hssi_xcvr_tx_pma_width" value="tx_width_32" />
  <parameter name="hssi_aibnd_tx_aib_tx_selflock" value="aib_tx_selflock_enable" />
  <parameter name="user_set_int_seq_serd_en" value="seq_en_all" />
  <parameter name="hssi_pldadapt_tx_fifo_rd_clk_scg_en" value="disable" />
  <parameter name="l_hssi_xcvr_set_refclk_sel" value="i_refclk0" />
  <parameter name="hssi_avmm2_if_hssiadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_avmm2_if_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter name="elane_tx_aib_dp_latency" value="0" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter name="hssi_adapt_rx_sup_mode" value="user_mode" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel3_enabled" value="0" />
  <parameter name="ctle_lf_val_a" value="999" />
  <parameter
     name="hssi_pldadapt_tx_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter name="ctle_lf_val_b" value="999" />
  <parameter name="enable_rsfec_no_xcoder_options_enabled" value="0" />
  <parameter name="hssi_pldadapt_tx_ds_last_chnl" value="ds_last_chnl" />
  <parameter name="elane_rx_length_checking" value="enable" />
  <parameter name="l_elane_is_usr_avmm" value="false" />
  <parameter name="hssi_aibnd_tx_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter name="hssi_adapt_tx_fifo_width" value="fifo_double_width" />
  <parameter name="hssi_ehip_lane_enable_serialliteiv" value="false" />
  <parameter name="hssi_xcvr_rx_bitslip" value="dis_rx_user_bitslip" />
  <parameter
     name="hssi_aibcr_tx_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="enable_custom_backplane_mode" value="0" />
  <parameter name="enable_ehip_options" value="0" />
  <parameter
     name="hssi_aibcr_tx_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter name="hssi_xcvr_seq_en_tx_bitrate" value="en_tx_bitrate_seq" />
  <parameter name="hssi_aibcr_tx_aib_outpdrv_r34" value="aib_pdrv34_setting1" />
  <parameter name="hssi_avmm2_if_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter name="hssi_adapt_rx_fifo_stop_rd" value="rd_empty" />
  <parameter name="hssi_pldadapt_tx_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="l_hssi_xcvr_seq_en_bitwidth" value="en_bitwidth_seq" />
  <parameter name="hssi_pldadapt_rx_bonding_dft_en" value="dft_dis" />
  <parameter name="hssi_pldadapt_tx_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter name="l_hssi_xcvr_tx_clk_out_sel" value="tx_clk_out_sel_0" />
  <parameter name="rf_p2_max_b" value="999" />
  <parameter name="rf_p2_max_a" value="999" />
  <parameter name="enable_debug_options_ini" value="0" />
  <parameter name="l_pma_func_mode_rx_seq_disable" value="0" />
  <parameter name="pmaif_rx_fifo_wr_full_enable" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_sf_dis" value="0" />
  <parameter name="reduced_sim_time" value="1" />
  <parameter name="l_hssi_rsfec_core_eng_blk_chk_dis" value="0" />
  <parameter name="hssi_pldadapt_rx_us_bypass_pipeln" value="us_bypass_pipeln_dis" />
  <parameter name="hssi_ehip_lane_enable_rx_stats_snapshot" value="disable" />
  <parameter name="l_hssi_rsfec_core_fibre_channel0_string" value="Basic Mode" />
  <parameter name="l_hssi_rsfec_core_eng_blk_chk_dis0" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_blk_chk_dis1" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_blk_chk_dis2" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_blk_chk_dis3" value="0" />
  <parameter name="hssi_xcvr_int_seq3_tx_refclk_ratio" value="66" />
  <parameter name="set_user_identifier" value="0" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="rx_enable" value="1" />
  <parameter name="hssi_aibcr_tx_aib_outpdrv_r12" value="aib_pdrv12_setting1" />
  <parameter
     name="hssi_aibcr_tx_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="l_hssi_rsfec_core_indic_byp1" value="0" />
  <parameter name="hssi_adapt_tx_c3aibadapt_hip_aib_clk_2x_hz" value="0" />
  <parameter name="l_hssi_rsfec_core_indic_byp0" value="0" />
  <parameter name="hssi_aibnd_tx_aib_tx_halfcode" value="aib_tx_halfcode_enable" />
  <parameter name="hssi_avmm1_if_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter
     name="hssi_aibnd_tx_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="hssi_xcvr_tx_reset_val_31_0" value="0" />
  <parameter name="l_hssi_rsfec_core_indic_byp3" value="0" />
  <parameter name="l_hssi_rsfec_core_indic_byp2" value="0" />
  <parameter name="enable_pma_spico_reset_ini" value="0" />
  <parameter name="hssi_xcvr_is_dyn_reconfigurable" value="false" />
  <parameter name="ctle_gs2_val_a" value="999" />
  <parameter name="ctle_gs2_val_b" value="999" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter name="hssi_adapt_rx_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_pldadapt_rx_hrdrst_align_bypass" value="enable" />
  <parameter name="ptp_data_channels" value="4" />
  <parameter name="enable_port_tx_pcs_fifo_full" value="0" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_dft_sel" value="dcc_dft_mode0" />
  <parameter name="hssi_adapt_rx_silicon_rev" value="10nm6bcr3a" />
  <parameter name="enable_ical_ip_options_ini" value="0" />
  <parameter name="enable_interlaken_options" value="0" />
  <parameter name="support_mode_rsfec_enabled" value="0" />
  <parameter name="hssi_rsfec_core_indic_byp" value="0" />
  <parameter name="hssi_pldadapt_rx_gb_rx_idwidth" value="idwidth_64" />
  <parameter
     name="bti_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz"
     value="78125000" />
  <parameter name="elane_pause_quanta" value="65535" />
  <parameter name="rsfec_enable_setting_enabled" value="1" />
  <parameter name="hssi_adapt_rx_rx_fifo_power_mode" value="half_width_half_depth" />
  <parameter name="hssi_xcvr_txfifo_af_thld" value="20" />
  <parameter name="hssi_pldadapt_rx_rxfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter name="l_pma_rx_pll_refclk_freq_hz" value="245791245" />
  <parameter name="hssi_adapt_tx_c3aibadapt_csr_clk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_pld_avmm2_clk_rowclk_hz" value="0" />
  <parameter name="hssi_adapt_rx_stretch_num_stages" value="seven_stage" />
  <parameter
     name="hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass"
     value="disable" />
  <parameter name="pma_tx_pll_select" value="0" />
  <parameter name="hssi_xcvr_tx_pma_width_sd" value="32" />
  <parameter name="hssi_xcvr_rst_en_rx" value="rx_dis_ehip_fec_pcs" />
  <parameter name="pma_tx_eq_pre_tap" value="0" />
  <parameter name="hssi_aibcr_rx_sup_mode" value="user_mode" />
  <parameter
     name="hssi_pldadapt_rx_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="pma_tx_pll_refclk_freq_mhz" value="245.791245" />
  <parameter name="hssi_adapt_rx_rx_parity_sel" value="func_sel" />
  <parameter name="l_xcvr_speedgrade_no_temp" value="2" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter name="enable_port_tx_clkout2" value="0" />
  <parameter name="hssi_aibcr_rx_aib_outpdrv_r56" value="aib_pdrv56_setting1" />
  <parameter name="hssi_aibcr_rx_aib_ddrctrl_gr1" value="aib_ddr1_setting1" />
  <parameter name="hssi_xcvr_powermode_ac_csr" value="ac_xcvr_csr_on" />
  <parameter name="hssi_aibcr_rx_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter name="hssi_ehip_lane_am_encoding40g_3" value="10647869" />
  <parameter name="hssi_ehip_lane_am_encoding40g_2" value="12936603" />
  <parameter name="hssi_adapt_rx_fsr_pld_ltr_rst_val" value="reset_to_zero_ltr" />
  <parameter name="hssi_ehip_lane_remove_pads" value="enable" />
  <parameter name="hssi_ehip_lane_am_encoding40g_1" value="15779046" />
  <parameter name="enable_port_rx_clkout_hioint" value="0" />
  <parameter name="hssi_ehip_lane_am_encoding40g_0" value="9467463" />
  <parameter name="hssi_avmm2_if_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_aibnd_tx_powermode_dc" value="powerup" />
  <parameter name="hssi_xcvr_cfg_sel_bit_counter_adder" value="ser_fact_dis" />
  <parameter name="l_hssi_rsfec_core_eng_exit_align_entry_field" value="0" />
  <parameter name="hssi_xcvr_clk_en_half_rx" value="en_rx_half_clk" />
  <parameter name="l_pmaif_rx_gb_mode" value="rx_gb_64_32" />
  <parameter name="hssi_avmm2_if_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_dv_mode" value="dv_mode_dis" />
  <parameter name="hssi_aibcr_tx_sup_mode" value="user_mode" />
  <parameter name="hssi_xcvr_seq_en_reserved2" value="dis_reserved2_seq" />
  <parameter name="pmaif_rx_width" value="32" />
  <parameter name="hssi_xcvr_seq_en_reserved3" value="dis_reserved3_seq" />
  <parameter name="hssi_pldadapt_rx_hip_mode" value="disable_hip" />
  <parameter name="hssi_pldadapt_rx_rx_fastbond_rden" value="rden_ds_fast_us_fast" />
  <parameter name="hssi_xcvr_seq_en_reserved1" value="dis_reserved1_seq" />
  <parameter
     name="hssi_pldadapt_tx_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter name="hssi_ehip_lane_reset_rx_stats_parity_error" value="disable" />
  <parameter name="elane_rx_vlan_detection" value="enable" />
  <parameter
     name="hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass"
     value="disable" />
  <parameter name="hssi_xcvr_seq_en_reserved6" value="dis_reserved6_seq" />
  <parameter name="hssi_xcvr_seq_en_reserved7" value="dis_reserved7_seq" />
  <parameter name="hssi_aibnd_tx_powermode_ac" value="txdatapath_high_speed_pwr" />
  <parameter name="hssi_xcvr_seq_en_reserved4" value="dis_reserved4_seq" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter name="hssi_xcvr_seq_en_reserved5" value="dis_reserved5_seq" />
  <parameter name="hssi_xcvr_rx_ml_sel" value="rx_ml_sel_1" />
  <parameter name="hssi_adapt_tx_word_align" value="wa_en" />
  <parameter name="hssi_pldadapt_tx_compin_sel" value="compin_master" />
  <parameter name="l_rsfec_engineering_mode" value="0" />
  <parameter name="pma_plls" value="1" />
  <parameter name="l_hssi_xcvr_serdes_en_seq" value="en_serdes_seq" />
  <parameter name="l_rx_pmaif_fifo_enable" value="0" />
  <parameter name="rf_b0_b" value="999" />
  <parameter name="hssi_aibcr_rx_aib_outpdrv_r78" value="aib_pdrv78_setting1" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="rf_b0_a" value="999" />
  <parameter name="hssi_xcvr_rx_adapter_sel" value="rx_adapter_sel_data_reg" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="hssi_pldadapt_rx_asn_en" value="disable" />
  <parameter name="l_is_PTP_PMA_with_PLL_off" value="0" />
  <parameter name="ctle_hf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_val_ada_a" value="adaptable" />
  <parameter name="hssi_adapt_rx_fifo_wr_clk_sel" value="fifo_wr_ehip_rx_clk" />
  <parameter
     name="hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz"
     value="16222222222" />
  <parameter name="hssi_adapt_tx_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter name="hssi_adapt_rx_c3aibadapt_pld_pma_hclk_hz" value="0" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_rsfec_core_tx_pcs_bypass3" value="false" />
  <parameter name="hssi_rsfec_core_tx_pcs_bypass2" value="false" />
  <parameter name="hssi_rsfec_core_tx_pcs_bypass1" value="false" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter name="hssi_rsfec_core_tx_pcs_bypass0" value="false" />
  <parameter name="l_hssi_rsfec_core_fibre_channel3_string" value="Basic Mode" />
  <parameter name="l_hssi_rsfec_core_fibre_channel3_enabled" value="0" />
  <parameter
     name="hssi_aibcr_tx_aib_red_pinp_shiften"
     value="aib_red_pinp_shift_disable" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_aibcr_rx_rx_transfer_clk_duty_cycle"
     value="rx_trsf_clk_dc_50_50" />
  <parameter name="hssi_xcvr_cfg_rb_selflock" value="dcc_en_cntr_lock" />
  <parameter name="hssi_xcvr_int_seq4_rx_bit_rate" value="rx_full_rate" />
  <parameter name="hssi_pldadapt_tx_hip_mode" value="disable_hip" />
  <parameter
     name="pma_tx_eq_combined"
     value="Atten + |Pre-tap1| + |Pre-tap2| + |Pre-tap3| + |Post-tap1|" />
  <parameter name="l_hssi_rsfec_source_lane_ena0" value="0" />
  <parameter name="l_hssi_rsfec_source_lane_ena1" value="0" />
  <parameter name="l_pma_ical_poweron_enable" value="0" />
  <parameter name="hssi_aibcr_rx_aib_outpdrv_r12" value="aib_pdrv12_setting1" />
  <parameter name="hssi_adapt_rx_fifo_double_write" value="fifo_double_write_en" />
  <parameter name="hssi_pldadapt_tx_fifo_wr_clk_scg_en" value="disable" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel3_visible" value="0" />
  <parameter name="hssi_aibnd_tx_redundancy_en" value="disable" />
  <parameter name="channels" value="4" />
  <parameter
     name="hssi_pldadapt_tx_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter name="hssi_adapt_rx_clock_del_measure_enable" value="disable" />
  <parameter name="enable_port_tx_enh_pmaif_fifo_overflow" value="1" />
  <parameter name="l_hssi_rsfec_source_lane_ena2" value="0" />
  <parameter name="l_hssi_rsfec_source_lane_ena3" value="0" />
  <parameter name="hssi_ehip_lane_cfgonly_bypass_select" value="1" />
  <parameter name="hssi_xcvr_cfg_rb_cont_cal" value="dcc_cont_cal_dis" />
  <parameter name="elane_ehip_mode" value="ehip_disable" />
  <parameter name="pma_tx_eq_post_tap" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_enter_align" value="0" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_mux_sel" value="dcc_req_sel_adapter" />
  <parameter name="hssi_aibcr_tx_aib_outpdrv_r78" value="aib_pdrv78_setting1" />
  <parameter name="support_mode_rsfec_visible" value="0" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_tx_is_paired_with" value="other" />
  <parameter name="elane_force_link_fault_rf" value="disable" />
  <parameter name="hssi_aibcr_rx_rx_transfer_clk_freq" value="506944444" />
  <parameter name="pmaif_rx_gb_sh_bit_mode" value="bit1-bit0" />
  <parameter
     name="hssi_pldadapt_rx_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter name="hssi_pldadapt_rx_pld_clk1_delay_sel" value="delay_path3" />
  <parameter name="hssi_rsfec_topology" value="pmadir_1ch" />
  <parameter name="hssi_avmm2_if_func_mode" value="c3adpt_pmadir" />
  <parameter name="l_rx_transfer_clk_hz" value="506944444" />
  <parameter name="elane_rxcrc_covers_preamble" value="disable" />
  <parameter name="hssi_ehip_lane_ehip_clk_hz" value="253472222" />
  <parameter name="adme_prot_mode" value="pma_direct" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="hssi_pldadapt_rx_ds_master" value="ds_master_en" />
  <parameter
     name="enable_datapath_and_interface_reconfiguration_should_be_selected_when_rsfec_enable_setting_is_different_between_profiles_ignore_the_rest_of_the_message"
     value="0" />
  <parameter name="hssi_xcvr_int_seq1_tx_phase_load_cnt" value="0" />
  <parameter name="hssi_ehip_lane_force_link_fault_rf" value="disable" />
  <parameter name="hssi_avmm1_if_pldadapt_gate_dis" value="disable" />
  <parameter name="hssi_pldadapt_rx_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_en_iocsr_unused"
     value="aib_rx_dcc_disable_iocsr_unused" />
  <parameter name="hssi_adapt_tx_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="l_legacy_pma_disable" value="0" />
  <parameter name="hssi_adapt_rx_rx_rmfflag_stretch_enable" value="enable" />
  <parameter name="pmaif_tx_gb_bit_reversal_enable" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_am_5bad_dis" value="0" />
  <parameter name="l_hssi_xcvr_en_tx_deskew" value="dis_tx_deskew" />
  <parameter name="reset_separation_ns" value="200" />
  <parameter name="adpt_param_vals4_b" value="" />
  <parameter name="adpt_param_vals4_a" value="" />
  <parameter name="hssi_avmm2_if_pldadapt_gate_dis" value="disable" />
  <parameter name="pma_tx_eq_slew_rate" value="0" />
  <parameter name="rf_b0t_b" value="999" />
  <parameter name="hssi_pldadapt_tx_us_master" value="us_master_en" />
  <parameter name="l_hssi_xcvr_powermode_ac_serdes_tx" value="ac_tx_serdes_on" />
  <parameter name="l_enh_enable" value="0" />
  <parameter name="rf_b0t_a" value="999" />
  <parameter name="hssi_rsfec_operation_mode" value="oper_aggr" />
  <parameter name="hssi_adapt_tx_c3aibadapt_speed_grade" value="dash_1" />
  <parameter name="l_hssi_xcvr_cfg_hw_mode_sel" value="hwdec_disabled_block" />
  <parameter name="ctle_hf_val_a" value="999" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp2_string" value="Enabled" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="ctle_hf_val_b" value="999" />
  <parameter
     name="hssi_xcvr_int_seq3_refclk_sync_master"
     value="refclk_sync_master" />
  <parameter name="hssi_xcvr_cfg_rx_fifo_lat_en" value="0" />
  <parameter
     name="hssi_avmm2_if_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_ehip_lane_tx_pcs_soft_rst" value="enable" />
  <parameter name="enable_ehip_options_ini" value="0" />
  <parameter name="l_topology" value="pmadir_1ch" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_sr_osc_clk_div_sel" value="non_div" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_aibcr_tx_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter name="hssi_adapt_rx_rx_datapath_tb_sel" value="aib_dcc_dll_tb" />
  <parameter name="hssi_ehip_lane_rx_pcs_max_skew" value="47" />
  <parameter name="hssi_xcvr_tx_deskew" value="tx_dsk_dis" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp2_enabled" value="0" />
  <parameter name="enable_seq" value="0" />
  <parameter name="elane_rx_pause_daddr" value="1652522221569" />
  <parameter name="hssi_rsfec_core_eng_exit_align" value="0" />
  <parameter name="l_channels" value="4" />
  <parameter
     name="hssi_pldadapt_tx_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter name="enable_port_tx_enh_pmaif_fifo_almost_full" value="0" />
  <parameter name="hssi_pldadapt_rx_hdpldadapt_csr_clk_hz" value="0" />
  <parameter name="l_hssi_xcvr_seq_en_tx_atten" value="dis_tx_atten_seq" />
  <parameter name="hssi_ehip_lane_tx_ptp_dp_latency" value="0" />
  <parameter name="hssi_pldadapt_rx_hdpldadapt_pld_avmm2_clk_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_comp_cnt" value="0" />
  <parameter name="l_duplex_required_protocol" value="0" />
  <parameter name="enable_port_tx_enh_pmaif_fifo_almost_empty" value="0" />
  <parameter name="l_hssi_rsfec_is_direct_fec_mode" value="0" />
  <parameter
     name="hssi_pldadapt_tx_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_dft" value="dcc_dft_dis" />
  <parameter name="elane_ipg_removed_per_am_period" value="20" />
  <parameter name="hssi_xcvr_bonding_mode" value="nonbonded" />
  <parameter name="l_hssi_rsfec_source_lane_ena1_enabled" value="0" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_xcvr_powermode_dc_csr" value="dc_xcvr_csr_on" />
  <parameter name="hssi_xcvr_cfg_restart_seq_sm" value="seq_sm_idle" />
  <parameter name="l_is_prot_requires_ehip" value="0" />
  <parameter name="elane_am_encoding40g_0" value="9467463" />
  <parameter name="elane_am_encoding40g_1" value="15779046" />
  <parameter name="hssi_adapt_rx_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter name="elane_am_encoding40g_2" value="12936603" />
  <parameter name="elane_am_encoding40g_3" value="10647869" />
  <parameter name="hssi_ehip_lane_tx_ptp_asym_latency" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp1" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp0" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp3" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp2" value="0" />
  <parameter
     name="hssi_pldadapt_rx_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter name="hssi_xcvr_rx_gb_idwidth" value="rx_gb_idwidth_64b" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="reduced_reset_sim_time" value="1" />
  <parameter name="hssi_pldadapt_rx_fsr_pld_ltr_rst_val" value="reset_to_zero_ltr" />
  <parameter
     name="l_hssi_xcvr_tx_if_slv_bonding_config"
     value="dis_tx_if_slv_bonding_config" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_sr_hip_en" value="enable" />
  <parameter name="l_hssi_rsfec_source_clk_sel_autoset" value="0" />
  <parameter name="hssi_xcvr_seq_en_crc" value="dis_crc_seq" />
  <parameter name="l_tx_enable" value="1" />
  <parameter name="pldif_tx_clkout2_sel" value="full-rate" />
  <parameter name="hssi_ehip_lane_tx_vlan_detection" value="enable" />
  <parameter name="hssi_xcvr_set_int_seq14_data" value="0" />
  <parameter name="hssi_xcvr_seq_en_tx_amp" value="dis_tx_amp_seq" />
  <parameter name="rcfg_multi_enable_selected" value="0" />
  <parameter name="hssi_xcvr_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_tx_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter name="hssi_adapt_tx_c3aibadapt_aib_hssi_pld_sclk_hz" value="0" />
  <parameter name="hssi_avmm2_if_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_xcvr_topology" value="pmadir_1ch" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp" value="0" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter name="hssi_pldadapt_rx_ctrl_plane_bonding" value="individual" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_resv" value="0" />
  <parameter name="device_die_types" value="HSSI_WHR,HSSI_CRETE3,MAIN_FM6" />
  <parameter name="enable_rsfec_fc_cpri_options_checkbox_enabled" value="0" />
  <parameter name="pmaif_tx_to_rx_parallel_loopback_enable" value="0" />
  <parameter name="pldif_rx_coreclkin_clock_network" value="dedicated" />
  <parameter name="hssi_adapt_tx_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter name="hssi_adapt_tx_txfifo_pempty" value="2" />
  <parameter name="l_hssi_rsfec_force_fec_ready" value="0" />
  <parameter name="hssi_ehip_lane_powermode_ac_pcs" value="pcs_off" />
  <parameter name="pma_tx_pll_post_divider" value="1" />
  <parameter name="pma_rx_dedicated_refclk_enable" value="0" />
  <parameter name="l_enable_direct_reset_control" value="0" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_cont_cal_iocsr_unused"
     value="aib_rx_dcc_cal_single_iocsr_unused" />
  <parameter name="l_hssi_rsfec_core_eng_exit_align_entry_field_visible" value="0" />
  <parameter name="enable_port_rx_fifo_pfull" value="0" />
  <parameter name="hssi_pldadapt_tx_reconfig_settings" value="{}" />
  <parameter name="hssi_avmm2_if_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter name="hssi_xcvr_set_int_seq_serd_en" value="seq_en_all" />
  <parameter name="enable_port_tx_fifo_pfull" value="0" />
  <parameter
     name="hssi_aibnd_tx_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter name="hssi_pldadapt_tx_pld_clk1_delay_sel" value="delay_path3" />
  <parameter name="pldif_debug_ports_enable" value="0" />
  <parameter name="hssi_aibnd_rx_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_aibnd_tx_silicon_rev" value="10nm6bcr3a" />
  <parameter name="support_mode_rsfec" value="advanced_user_mode" />
  <parameter name="pldif_rx_fast_pipeln_reg_enable" value="0" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_pldadapt_tx_pipe_mode" value="disable_pipe" />
  <parameter name="l_rcfg_addr_bits" value="21" />
  <parameter name="hssi_pldadapt_rx_hrdrst_user_ctl_en" value="disable" />
  <parameter name="enable_multi_profile" value="1" />
  <parameter name="enable_reset_controller" value="0" />
  <parameter name="hssi_pldadapt_rx_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_pldadapt_rx_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter name="adpt_param_vals1_b" value="" />
  <parameter name="hssi_adapt_tx_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_xcvr_int_seq2_rx_phase_load_cnt" value="0" />
  <parameter name="l_rf_frz_b" value="999" />
  <parameter name="l_rf_frz_a" value="999" />
  <parameter name="bti_hssi_xcvr_int_seq4_rx_refclk_ratio" value="20" />
  <parameter name="adpt_param_vals1_a" value="" />
  <parameter name="hssi_pldadapt_tx_powermode_dc" value="powerup" />
  <parameter name="hssi_xcvr_set_int_seq15_code" value="0" />
  <parameter name="hssi_ehip_lane_rx_preamble_passthrough" value="disable" />
  <parameter name="l_rsfec_user_mode" value="0" />
  <parameter name="hssi_aibcr_rx_aib_rx_dcc_dft_sel" value="aib_rx_dcc_dft_mode0" />
  <parameter name="hssi_aibnd_tx_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter name="hssi_xcvr_rx_gb_mode" value="rx_gb_64_64" />
  <parameter name="l_is_s10_device" value="0" />
  <parameter name="pldif_tx_double_width_transfer_enable" value="1" />
  <parameter name="hssi_ehip_lane_ptp_timestamp_format" value="v2" />
  <parameter name="hssi_xcvr_clk_en_tx_gbx" value="dis_tx_gb_clk" />
  <parameter name="hssi_pldadapt_tx_gb_tx_idwidth" value="idwidth_64" />
  <parameter name="hssi_rsfec_core_eng_cust_am_2nd_3" value="0" />
  <parameter name="hssi_rsfec_core_eng_cust_am_2nd_2" value="0" />
  <parameter name="hssi_rsfec_core_eng_cust_am_2nd_1" value="0" />
  <parameter name="hssi_rsfec_core_eng_cust_am_2nd_0" value="0" />
  <parameter name="hssi_xcvr_rx_pma_width" value="rx_width_32" />
  <parameter name="hssi_xcvr_silicon_rev" value="10nm6bcr3a" />
  <parameter name="elane_txcrc_covers_preamble" value="disable" />
  <parameter
     name="hssi_aibnd_rx_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter name="enable_pma_reset" value="0" />
  <parameter name="rf_reserved0_b" value="999" />
  <parameter name="hssi_xcvr_cfg_idll_entest" value="dcc_test_dis" />
  <parameter name="l_hssi_rsfec_core_fibre_channel1_string" value="Basic Mode" />
  <parameter name="hssi_xcvr_seq_en_tx_atten" value="dis_tx_atten_seq" />
  <parameter name="hssi_adapt_tx_datapath_mapping_mode" value="map_tx_pmadir" />
  <parameter name="hssi_adapt_tx_tx_datapath_tb_sel" value="cp_bond" />
  <parameter name="hssi_pldadapt_rx_rx_usertest_sel" value="enable" />
  <parameter name="hssi_xcvr_set_int_seq10" value="set_int_seq10" />
  <parameter name="hssi_xcvr_int_seq3_refclk_cfg_both" value="refclk_cfg_tx" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter name="hssi_pldadapt_rx_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="pldif_manual_transfer_clk_mode_enable" value="0" />
  <parameter name="hssi_xcvr_set_int_seq13" value="set_int_seq13" />
  <parameter name="hssi_xcvr_set_int_seq12" value="set_int_seq12" />
  <parameter name="hssi_xcvr_set_int_seq11" value="set_int_seq11" />
  <parameter name="l_hssi_xcvr_seq_en_rx_bitrate" value="en_rx_bitrate_seq" />
  <parameter name="rf_reserved0_a" value="999" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_rst_prgmnvrt"
     value="aib_rx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_xcvr_refclk_mux_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_rsfec_tx_data_source_sel2" value="fec_tx_lane_off2" />
  <parameter name="hssi_rsfec_tx_data_source_sel3" value="fec_tx_lane_off3" />
  <parameter name="hssi_pldadapt_tx_low_latency_en" value="disable" />
  <parameter name="hssi_xcvr_serdes_grp_id" value="grp0" />
  <parameter name="elane_rx_aib_dp_latency" value="0" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel1_enabled" value="0" />
  <parameter name="autowarn_fm_power_params_powerup" value="0" />
  <parameter name="protocol_mode" value="pma_direct" />
  <parameter name="hssi_adapt_tx_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_indv" value="indv_en" />
  <parameter name="pmaif_tx_width" value="32" />
  <parameter name="hssi_pldadapt_rx_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter name="hssi_rsfec_tx_data_source_sel0" value="fec_tx_lane_off0" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_rsfec_tx_data_source_sel1" value="fec_tx_lane_off1" />
  <parameter name="hssi_rsfec_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_avmm1_if_pldadapt_hip_mode" value="user_chnl" />
  <parameter name="hssi_ehip_lane_txmac_saddr" value="73588229205" />
  <parameter name="hssi_ehip_lane_powermode_dc" value="powerup_dc" />
  <parameter
     name="hssi_aibcr_tx_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter name="hssi_xcvr_cfg_rx_bit_counter_rollover" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_swaps2_enabled" value="0" />
  <parameter name="hssi_ehip_lane_flow_control" value="none" />
  <parameter name="hssi_xcvr_set_int_seq17_data" value="0" />
  <parameter name="hssi_rsfec_core_eng_cust_am_en" value="0" />
  <parameter name="l_elane_ehip_rate" value="rate_100gx4" />
  <parameter name="t_rx_reset" value="100" />
  <parameter
     name="hssi_adapt_rx_internal_clk1_sel0"
     value="feedthru_clks_or_txfifowr_post_ct_or_txfiford_pre_or_post_ct_mux_clk1_mux0" />
  <parameter name="pmaif_tx_fifo_afull_thld" value="20" />
  <parameter
     name="hssi_adapt_rx_internal_clk1_sel1"
     value="feedthru_clks_or_txfiford_pre_or_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_adapt_rx_internal_clk1_sel2"
     value="pma_clks_or_txfiford_pre_ct_mux_clk1_mux2" />
  <parameter name="hssi_adapt_rx_internal_clk1_sel3" value="pma_clks_clk1_mux3" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter name="hssi_avmm2_if_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_ehip_lane_enforce_max_frame_size" value="disable" />
  <parameter name="elane_tx_pause_daddr" value="1652522221569" />
  <parameter name="rcfg_sdc_derived_param_vals4" value="" />
  <parameter name="rcfg_sdc_derived_param_vals5" value="" />
  <parameter name="hssi_adapt_tx_word_align_enable" value="enable" />
  <parameter name="rcfg_sdc_derived_param_vals6" value="" />
  <parameter name="rcfg_sdc_derived_param_vals7" value="" />
  <parameter name="rcfg_sdc_derived_param_vals0" value="" />
  <parameter name="hssi_pldadapt_tx_sh_err" value="sh_err_dis" />
  <parameter name="elane_link_fault_mode" value="lf_off" />
  <parameter name="rcfg_sdc_derived_param_vals1" value="" />
  <parameter name="hssi_pldadapt_rx_rx_fifo_power_mode" value="full_width_ps_dw" />
  <parameter name="rcfg_sdc_derived_param_vals2" value="" />
  <parameter name="rcfg_sdc_derived_param_vals3" value="" />
  <parameter name="hssi_adapt_tx_loopback_mode" value="loopback_disable" />
  <parameter name="hssi_ehip_lane_powermode_ac_pld" value="pld_off" />
  <parameter name="l_is_tx_simplex_mode" value="0" />
  <parameter name="hssi_xcvr_powermode_ac_xcvrif_tx" value="ac_txif_pma_dir" />
  <parameter name="hssi_xcvr_seq_en_bitwidth" value="en_bitwidth_seq" />
  <parameter name="pmaif_rx_gb_mode" value="rx_gb_64_64" />
  <parameter name="enable_rsfec_support_mode_options" value="0" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_en" value="dcc_mast_dis" />
  <parameter name="hssi_aibnd_tx_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter name="l_hssi_rsfec_core_eng_swaps" value="0" />
  <parameter name="hssi_ehip_lane_tx_mac_data_flow" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="506944444" />
  <parameter name="hssi_aibnd_rx_powerdown_mode" value="false" />
  <parameter name="hssi_pldadapt_rx_pld_clk1_delay_en" value="enable" />
  <parameter name="hssi_pldadapt_rx_pma_hclk_scg_en" value="enable" />
  <parameter
     name="hssi_aibnd_tx_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter name="elane_txmac_saddr" value="73588229205" />
  <parameter name="pll_select" value="0" />
  <parameter
     name="l_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz"
     value="506944444" />
  <parameter name="bti_hssi_xcvr_powermode_ac_serdes_rx" value="ac_rx_serdes_on" />
  <parameter name="hssi_avmm1_if_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_avmm2_if_topology" value="pmadir_1ch" />
  <parameter name="hssi_pldadapt_tx_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="l_is_prot_ptp" value="0" />
  <parameter name="rx_nd_maib_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_manual_up"
     value="aib_rx_dcc_manual_up0" />
  <parameter
     name="hssi_pldadapt_tx_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="0" />
  <parameter name="hssi_pldadapt_tx_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="elane_forward_rx_pause_requests" value="disable" />
  <parameter name="hssi_aibnd_tx_sup_mode" value="user_mode" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_dft_ch_muxsel"
     value="aib_dllstr_align_dft_ch_muxsel_setting0" />
  <parameter name="hssi_xcvr_powermode_ac_xcvrif_rx" value="ac_rxif_pma_dir" />
  <parameter name="l_pma_ical_enable" value="0" />
  <parameter name="hssi_adapt_rx_fsr_pld_ltd_b_rst_val" value="reset_to_one_ltdb" />
  <parameter name="l_hssi_rsfec_core_indic_byp" value="0" />
  <parameter name="hssi_aibcr_rx_aib_rx_halfcode" value="aib_rx_halfcode_enable" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_pldadapt_rx_word_align" value="wa_en" />
  <parameter name="hssi_xcvr_rx_refclk_freq" value="245791245" />
  <parameter name="enable_fc_cpri_options" value="0" />
  <parameter name="hssi_adapt_rx_rx_pcspma_testbus_sel" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter name="pmaif_rx_gb_bit_reversal_enable" value="0" />
  <parameter name="pmaif_rx_gb_bitslip_enable" value="0" />
  <parameter name="hssi_aibcr_rx_redundancy_en" value="disable" />
  <parameter name="bti_hssi_xcvr_powermode_ac_serdes_tx" value="ac_tx_serdes_on" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_xcvr_int_seq13_tx_pll_recal" value="tx_pll_recal_en" />
  <parameter
     name="hssi_pldadapt_tx_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter name="hssi_rsfec_fec_tx2rx_loopback3" value="tx_rx_loopback_none3" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp1_visible" value="0" />
  <parameter name="adpt_recipe_cnt" value="1" />
  <parameter name="hssi_rsfec_fec_tx2rx_loopback1" value="tx_rx_loopback_none1" />
  <parameter name="hssi_rsfec_fec_tx2rx_loopback2" value="tx_rx_loopback_none2" />
  <parameter name="hssi_rsfec_fec_tx2rx_loopback0" value="tx_rx_loopback_none0" />
  <parameter name="hssi_adapt_rx_c3aibadapt_powermode_dc" value="powerdown_dc" />
  <parameter name="hssi_rsfec_u_rsfec_rx_mux2_rx_data_source" value="xcvr_rx_data" />
  <parameter name="hssi_pldadapt_rx_asn_bypass_pma_pcie_sw_done" value="disable" />
  <parameter name="l_hssi_rsfec_source_lane_0_used" value="1" />
  <parameter name="hssi_aibnd_tx_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_new_dll2"
     value="aib_dllstr_align_new_dll2_setting0" />
  <parameter name="hssi_avmm1_if_pldadapt_uc_blocking_enable" value="enable" />
  <parameter name="hssi_ehip_lane_use_testbus" value="disable" />
  <parameter name="hssi_ehip_lane_hi_ber_monitor" value="enable" />
  <parameter name="elane_tx_max_frame_size" value="1518" />
  <parameter name="l_hssi_rsfec_source_lane_ena0_visible" value="0" />
  <parameter name="hssi_ehip_lane_use_factory_settings" value="true" />
  <parameter
     name="hssi_adapt_tx_fifo_rd_clk_sel"
     value="fifo_rd_transfer_div2_clk" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter name="l_is_loopback_mode_enabled" value="0" />
  <parameter name="hssi_xcvr_int_seq11_txeq_post" value="238" />
  <parameter name="l_is_rx_simplex_mode" value="0" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_pld_avmm1_clk_rowclk_hz" value="0" />
  <parameter name="l_rx_pcs_fifo_enable" value="0" />
  <parameter name="parallel_lpbk_mode" value="disabled" />
  <parameter name="hssi_adapt_rx_adapter_lpbk_mode" value="loopback_disabled" />
  <parameter
     name="hssi_aibnd_tx_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter name="pldif_tx_fast_pipeln_reg_enable" value="0" />
  <parameter name="l_pma_rx_data_rate_bps" value="16222222222" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_dft_msel" value="0" />
  <parameter name="elane_ptp_tx_timestamp_method" value="ptp_1step" />
  <parameter name="hssi_aibnd_tx_aib_tx_dcc_dft_sel" value="aib_tx_dcc_dft_mode0" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_speed_grade" value="dash_2" />
  <parameter name="hssi_xcvr_int_seq6_tx_sr_enc" value="tx_enc_is_nrz" />
  <parameter name="hssi_xcvr_rxfifo_wr_full" value="allow_wr_rx_fifo_full" />
  <parameter name="l_hssi_rsfec_source_clk_sel" value="adp0_clk" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="l_xcvr_topology" value="pmadir_1ch" />
  <parameter name="pmaif_rx_fifo_aempty_thld" value="0" />
  <parameter name="hssi_xcvr_set_refclk_scratch3" value="i_refclk3" />
  <parameter name="hssi_xcvr_set_refclk_scratch4" value="i_refclk4" />
  <parameter name="hssi_ehip_lane_rx_max_frame_size" value="1518" />
  <parameter name="hssi_xcvr_set_refclk_scratch1" value="i_refclk1" />
  <parameter name="hssi_xcvr_set_refclk_scratch2" value="i_refclk2" />
  <parameter name="elane_sim_mode" value="enable" />
  <parameter name="pmaif_tx_gb_width_adapt_enable" value="0" />
  <parameter name="elane_ehip_rate" value="rate_100gx4" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_req" value="dcc_req_dis" />
  <parameter name="elane_enable_tx_stats_snapshot" value="disable" />
  <parameter
     name="hssi_aibnd_tx_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="506944444" />
  <parameter name="pmaif_tx_fifo_mode" value="phase_comp" />
  <parameter name="hssi_xcvr_set_refclk_scratch0" value="i_refclk0" />
  <parameter name="hssi_aibcr_tx_aib_datasel_gr2" value="aib_datasel2_setting0" />
  <parameter name="hssi_aibcr_tx_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibcr_tx_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter name="elane_tx_mac_data_flow" value="enable" />
  <parameter name="hssi_xcvr_func_mode" value="pma_dir_sc" />
  <parameter name="rcfg_shared" value="1" />
  <parameter name="hssi_xcvr_set_int_seq17_code" value="0" />
  <parameter name="hssi_rsfec_first_lane_sel" value="first_lane0" />
  <parameter name="hssi_pldadapt_rx_fifo_stop_rd" value="rd_empty" />
  <parameter name="hssi_pldadapt_rx_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_dly_pst"
     value="aib_rx_dcc_st_dly_pst_setting0" />
  <parameter name="hssi_xcvr_set_int_seq15_data" value="0" />
  <parameter
     name="adpt_params"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a,ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_dly_ovr" value="0" />
  <parameter name="hssi_avmm2_if_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter name="enable_port_tx_fifo_full" value="1" />
  <parameter name="enable_simple_interface" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_sf_dis2" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_sf_dis3" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_sf_dis0" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_sf_dis1" value="0" />
  <parameter name="hssi_pldadapt_tx_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter name="hssi_aibnd_rx_redundancy_en" value="disable" />
  <parameter name="hssi_avmm2_if_pcs_hip_cal_en" value="disable" />
  <parameter name="hssi_ehip_lane_ptp_debug" value="0" />
  <parameter name="hssi_ehip_lane_rx_vlan_detection" value="enable" />
  <parameter name="l_is_hip_used" value="0" />
  <parameter name="l_tx_transfer_clk_hz" value="506944444" />
  <parameter name="enable_infuture_options" value="0" />
  <parameter
     name="hssi_adapt_tx_c3aibadapt_powermode_ac_tx_datapath"
     value="tx_datapath_pmadir" />
  <parameter name="hssi_xcvr_set_int_seq19_data" value="0" />
  <parameter name="l_is_prot_pll" value="0" />
  <parameter name="l_hssi_rsfec_core_fibre_channel0_enabled" value="0" />
  <parameter name="hssi_pldadapt_rx_rx_true_b2b" value="b2b" />
  <parameter name="hssi_aibnd_rx_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter
     name="hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_hdpldadapt_pld_avmm1_clk_rowclk_hz" value="0" />
  <parameter name="hssi_adapt_rx_c3aibadapt_aib_hssi_pld_sclk_hz" value="0" />
  <parameter name="l_hssi_xcvr_seq_en_tx_slew" value="dis_tx_slew_seq" />
  <parameter name="hssi_pldadapt_tx_loopback_mode" value="disable" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="message_level" value="error" />
  <parameter
     name="internal_derived_parameter_select"
     value="l_is_loopback_mode_enabled" />
  <parameter name="hssi_aibnd_rx_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter name="hssi_aibnd_rx_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="pmaif_tx_gb_bitslip_enable" value="0" />
  <parameter name="hssi_adapt_rx_rxfifo_full" value="full_dw" />
  <parameter name="hssi_xcvr_cfg_clk_en_div66_tx" value="tx_clk_en_div66_dis" />
  <parameter name="hssi_xcvr_cfg_rxbit_cntr_pma" value="sel_async_cnt_pma" />
  <parameter name="hssi_xcvr_bti_protected" value="false" />
  <parameter name="enable_port_rx_pcs_fifo_empty" value="0" />
  <parameter
     name="hssi_aibnd_rx_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="506944444" />
  <parameter name="hssi_aibcr_tx_aib_outndrv_r12" value="aib_ndrv12_setting1" />
  <parameter name="hssi_xcvr_txfifo_wr_full" value="allow_wr_tx_fifo_full" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="hssi_pldadapt_tx_tx_fifo_read_latency_adjust" value="disable" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel0_visible" value="0" />
  <parameter name="hssi_avmm1_if_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_aibnd_tx_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter name="l_hssi_rsfec_source_lane_2_used" value="1" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_core_dn_prgmnvrt"
     value="aib_rx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter name="hssi_xcvr_rx_width_adapt" value="rx_width_adp_dis" />
  <parameter name="rf_b1_a" value="999" />
  <parameter name="hssi_aibcr_rx_powermode_ac" value="rxdatapath_high_speed_pwr" />
  <parameter name="rf_b1_b" value="999" />
  <parameter
     name="hssi_pldadapt_tx_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter name="user_bti_channel_ref_clock_freq_mhz" value="100" />
  <parameter name="pmaif_tx_soft_reset_enable" value="0" />
  <parameter name="l_elane_func_mode" value="disable" />
  <parameter name="rf_p2_val_ada_b" value="adaptable" />
  <parameter name="rf_p2_val_ada_a" value="adaptable" />
  <parameter name="hssi_pldadapt_tx_stretch_num_stages" value="two_stage" />
  <parameter name="hssi_ehip_lane_uniform_holdoff_quanta" value="65535" />
  <parameter name="hssi_rsfec_hwcfg_mode" value="0" />
  <parameter name="l_hssi_rsfec_is_ehip_mode" value="0" />
  <parameter name="l_rsfec_advanced_user_mode" value="0" />
  <parameter name="hssi_ehip_lane_sup_mode" value="user_mode" />
  <parameter name="hssi_pldadapt_tx_txfifo_mode" value="txphase_comp" />
  <parameter name="enable_port_tx_enh_pmaif_fifo_underflow" value="1" />
  <parameter name="hssi_ehip_lane_tx_am_period" value="sim_only_25g_am_period" />
  <parameter name="enable_low_rate_pam4" value="0" />
  <parameter name="hssi_pldadapt_rx_pld_clk1_inv_en" value="disable" />
  <parameter name="pmaif_rx_gb_word_order" value="lower" />
  <parameter name="hssi_aibcr_tx_aib_outndrv_r34" value="aib_ndrv34_setting1" />
  <parameter name="pma_tx_clkdiv66_enable" value="0" />
  <parameter name="hssi_pldadapt_tx_fifo_stop_rd" value="rd_empty" />
  <parameter name="pldif_rx_manual_mode_transfer_clk_hz" value="0" />
  <parameter name="hssi_avmm1_if_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_avmm1_if_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter name="hssi_rsfec_core_rs544_0" value="false" />
  <parameter name="hssi_xcvr_int_seq3_tx_bit_rate" value="tx_full_rate" />
  <parameter name="pma_rx_pll_refclk_freq_mhz" value="245.791245" />
  <parameter name="hssi_adapt_tx_silicon_rev" value="10nm6bcr3a" />
  <parameter name="l_hssi_rsfec_core_fibre_channel2_visible" value="0" />
  <parameter name="hssi_ehip_lane_disable_link_fault_rf" value="disable" />
  <parameter name="l_hssi_rsfec_core_eng_fec_3bad_dis" value="0" />
  <parameter name="hssi_pldadapt_tx_powerdown_mode" value="false" />
  <parameter name="enable_rsfec_no_xcoder_options" value="0" />
  <parameter name="hssi_rsfec_core_fibre_channel0" value="false" />
  <parameter name="hssi_rsfec_core_fibre_channel1" value="false" />
  <parameter name="hssi_rsfec_core_fibre_channel2" value="false" />
  <parameter name="hssi_rsfec_core_fibre_channel3" value="false" />
  <parameter name="hssi_pldadapt_rx_fifo_rd_clk_scg_en" value="disable" />
  <parameter name="elane_rx_ptp_extra_latency" value="0" />
  <parameter name="hssi_rsfec_core_rs544_3" value="false" />
  <parameter name="hssi_rsfec_core_rs544_1" value="false" />
  <parameter name="hssi_rsfec_core_rs544_2" value="false" />
  <parameter
     name="hssi_adapt_rx_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_sr_reserved_out_en" value="enable" />
  <parameter name="rsfec_enable_setting_visible" value="1" />
  <parameter name="pldif_tx_fifo_pempty_thld" value="2" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_test_clk_pll_en_n"
     value="aib_rx_dcc_test_clk_pll_en_n_disable" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_core_rst_en" value="dcc_core_rst_dis" />
  <parameter name="hssi_aibcr_rx_powermode_dc" value="rxdatapath_powerup" />
  <parameter
     name="hssi_adapt_rx_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter name="hssi_pldadapt_tx_indv" value="indv_en" />
  <parameter name="hssi_avmm1_if_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="l_pldif_tx_coreclkin2_external_clk_enable" value="0" />
  <parameter name="hssi_rsfec_lane_func_mode0" value="lane_mode_disable0" />
  <parameter name="hssi_avmm1_if_hssiadapt_write_resp_en" value="disable" />
  <parameter name="l_hssi_rsfec_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_rsfec_lane_func_mode3" value="lane_mode_disable3" />
  <parameter name="hssi_rsfec_lane_func_mode2" value="lane_mode_disable2" />
  <parameter name="hssi_rsfec_lane_func_mode1" value="lane_mode_disable1" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter name="hssi_xcvr_int_seq4_rx_refclk_ratio" value="66" />
  <parameter name="hssi_adapt_rx_c3aibadapt_icm" value="0" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_manual_dn"
     value="aib_rx_dcc_manual_dn0" />
  <parameter name="l_is_dual_channel" value="0" />
  <parameter name="enable_refclk_div2_ini" value="1" />
  <parameter name="l_hssi_rsfec_core_eng_swaps0_visible" value="0" />
  <parameter name="hssi_rsfec_core_eng_cust_log2_mrk" value="0" />
  <parameter name="l_hssi_xcvr_tx_deskew" value="tx_dsk_dis" />
  <parameter name="hssi_xcvr_int_seq13_rx_pll_recal" value="rx_pll_recal_en" />
  <parameter name="hssi_adapt_rx_fifo_wr_clk_scg_en" value="enable" />
  <parameter name="pmaif_tx_fifo_empty_thld" value="0" />
  <parameter name="hssi_xcvr_clk_en_rx" value="en_rx_clk" />
  <parameter name="ctle_lf_max_b" value="999" />
  <parameter name="ctle_lf_max_a" value="999" />
  <parameter name="qsf_assignments_list" value="" />
  <parameter name="hssi_aibcr_tx_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_dftmuxsel"
     value="aib_rx_dcc_st_dftmuxsel_setting0" />
  <parameter name="hssi_pldadapt_tx_fifo_stop_wr" value="wr_full" />
  <parameter name="adpt_param_vals5_a" value="" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_rcfg_10" />
  <parameter name="elane_tx_preamble_passthrough" value="disable" />
  <parameter name="hssi_adapt_tx_sup_mode" value="user_mode" />
  <parameter name="adpt_param_vals5_b" value="" />
  <parameter name="hssi_pldadapt_tx_duplex_mode" value="enable" />
  <parameter name="hssi_xcvr_int_seq6_rx_width" value="rx_width_32b" />
  <parameter name="l_pma_txrx_pll_refclk0_div_en" value="0" />
  <parameter name="hssi_xcvr_int_seq3_txpll_refclk_sel" value="tx_refclk_sel_rck0" />
  <parameter name="hssi_ehip_lane_tx_pld_fifo_almost_full_level" value="1" />
  <parameter name="rf_p2_val_a" value="999" />
  <parameter name="rf_p2_val_b" value="999" />
  <parameter name="hssi_adapt_rx_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter name="enable_tx_rx_simplex_ini" value="0" />
  <parameter name="hssi_rsfec_force_deskew_done" value="false" />
  <parameter name="pma_tx_eq_pre3_tap" value="0" />
  <parameter name="hssi_ehip_lane_reset_tx_stats_parity_error" value="disable" />
  <parameter name="rf_p1_val_ada_b" value="adaptable" />
  <parameter
     name="hssi_adapt_tx_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_pldadapt_rx_powermode_freq_hz_pld_rx_clk1_dcm"
     value="253472222" />
  <parameter name="hssi_xcvr_interrupt_window_grpid" value="int_if_en_grp0" />
  <parameter name="l_pma_tx_eq_atten_tap" value="0" />
  <parameter name="elane_strict_preamble_checking" value="disable" />
  <parameter name="pldif_tx_coreclkin_clock_network" value="dedicated" />
  <parameter name="hssi_adapt_tx_tx_fifo_read_latency_adjust" value="disable" />
  <parameter name="l_pldif_rx_width" value="32" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_updn_en" value="dcc_updn_dis" />
  <parameter name="pldif_tx_manual_mode_transfer_clk_hz" value="0" />
  <parameter name="pma_tx_eq_pre1_tap" value="0" />
  <parameter name="hssi_adapt_rx_async_direct_hip_en" value="disable" />
  <parameter name="rf_p1_val_ada_a" value="adaptable" />
  <parameter name="hssi_xcvr_clk_en_pcs_d2_tx" value="dis_tx_pcs_clk" />
  <parameter name="hssi_adapt_tx_c3aibadapt_pld_pma_hclk_hz" value="0" />
  <parameter name="hssi_ehip_lane_sim_mode" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter name="elane_ehip_dist_clk_sel" value="0" />
  <parameter name="hssi_pldadapt_rx_rx_prbs_flags_sr_enable" value="disable" />
  <parameter name="hssi_ehip_lane_check_random_idles" value="disable" />
  <parameter name="pldif_osc_clk_divider" value="1" />
  <parameter name="enable_port_tx_pmaif_bitslip" value="0" />
  <parameter name="enable_rsfec_no_xcoder_options_visible" value="0" />
  <parameter name="rf_p1_val_b" value="999" />
  <parameter name="rf_p1_val_a" value="999" />
  <parameter name="enable_latency_measurement_feature" value="0" />
  <parameter name="hssi_adapt_rx_internal_clk2_sel" value="feedthru_clk0_clk2" />
  <parameter
     name="hssi_pldadapt_rx_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter name="hssi_ehip_lane_rx_pause_daddr" value="1652522221569" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp3_enabled" value="0" />
  <parameter name="hssi_pldadapt_tx_txfifo_pempty" value="2" />
  <parameter name="pmaif_tx_fifo_wr_full_enable" value="1" />
  <parameter name="hssi_xcvr_tx_interleave_mode" value="tx_il_disable" />
  <parameter name="l_hssi_rsfec_core_fibre_channel2_enabled" value="0" />
  <parameter name="hssi_xcvr_cfg_test_clk_pll_en_n" value="dcc_tclk_pll_dis" />
  <parameter
     name="hssi_adapt_rx_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter name="hssi_rsfecrx_mux_rx_data_source" value="xcvr_rx_data" />
  <parameter name="hssi_adapt_tx_duplex_mode" value="enable" />
  <parameter name="hssi_xcvr_cfg_core_int_request" value="core_int_req_dis" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="l_pma_rx_pll_refclk_freq_mhz_allowed_range"
     value="675.925924 648.888888 623.931622 600.823044 589.898988 579.365078 559.386972 540.740740 523.297490 506.944444 477.124183 463.492063 450.617283 426.900584 405.555555 386.243386 368.686868 360.493827 352.657004 337.962962 324.444444 311.965811 300.411522 294.949494 289.682539 279.693486 270.370370 261.648745 253.472222 249.572649 245.791245 238.562091 231.746031 225.308641 219.219219 216.296296 213.450292 207.977207 202.777777 197.831978 193.121693 190.849673 188.630490 184.343434 180.246913 176.328502 172.576832 170.760233 168.981481 165.532879 162.222222 159.041394 155.982905 154.497354 153.039832 150.205761 147.474747 144.841269 142.300194 141.062801 139.846743 137.476459 135.185185 132.969034 130.824372 129.777777 128.747795 126.736111" />
  <parameter name="hssi_ehip_lane_crete_type" value="crete3" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter name="enable_split_interface" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_am_5bad_dis0" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_am_5bad_dis1" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_am_5bad_dis2" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_am_5bad_dis3" value="0" />
  <parameter name="hssi_xcvr_int_seq7_txeq_pre1" value="246" />
  <parameter name="l_topology_is_direct_fec_mode" value="0" />
  <parameter name="rf_p0_val_ada_a" value="adaptable" />
  <parameter name="rf_p0_val_ada_b" value="adaptable" />
  <parameter name="design_example_filename" value="top" />
  <parameter name="hssi_aibnd_rx_op_mode" value="rx_dll_enable" />
  <parameter name="elane_flow_control" value="none" />
  <parameter name="l_hssi_rsfec_first_lane_sel" value="first_lane0" />
  <parameter name="hssi_aibcr_tx_tx_transfer_clk_freq" value="506944444" />
  <parameter name="hssi_ehip_lane_ipg_removed_per_am_period" value="20" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="l_pmaif_rx_gb_mode_visible" value="0" />
  <parameter name="hssi_adapt_tx_c3aibadapt_pld_pcs_tx_clk_out_hz" value="0" />
  <parameter name="hssi_adapt_rx_c3aibadapt_pma_aib_rx_clk_hz" value="0" />
  <parameter name="hssi_xcvr_clk_en_tx" value="en_tx_clk" />
  <parameter name="rf_p1_min_b" value="999" />
  <parameter name="rf_p1_min_a" value="999" />
  <parameter name="l_hssi_xcvr_func_mode" value="pma_dir_sc" />
  <parameter name="hssi_avmm1_if_hssiadapt_sr_sr_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_ehip_lane_request_tx_pause" value="0" />
  <parameter name="hssi_rsfec_hwcfg_ena" value="false" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_en"
     value="aib_rx_dcc_st_en_setting1" />
  <parameter name="l_hssi_rsfec_clocking_mode_autoset" value="1" />
  <parameter name="hssi_adapt_rx_c3aibadapt_powermode_ac_sr" value="sr_pmadir" />
  <parameter name="hssi_adapt_tx_fifo_mode" value="bypass" />
  <parameter name="enable_ptp_measurement_port" value="0" />
  <parameter name="hssi_xcvr_int_seq4_rxpll_refclk_sel" value="rx_refclk_sel_rck0" />
  <parameter name="l_rx_bit_counter_rollover" value="0" />
  <parameter name="hssi_pldadapt_tx_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter name="enable_fc_cpri_options_ini" value="0" />
  <parameter
     name="l_hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass"
     value="disable" />
  <parameter name="elane_powerdown_mode" value="powerup" />
  <parameter name="hssi_xcvr_txfifo_ae_thld" value="7" />
  <parameter name="hssi_xcvr_cfg_revbitorder" value="rev_bit_order_dis" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="elane_func_mode" value="disable" />
  <parameter name="elane_rx_pcs_max_skew" value="47" />
  <parameter name="hssi_aibnd_tx_powerdown_mode" value="false" />
  <parameter name="l_num_channels" value="4" />
  <parameter name="bti_hssi_xcvr_rx_data_rate_mbps" value="2457.91245" />
  <parameter name="l_hssi_rsfec_source_lane_ena2_visible" value="0" />
  <parameter name="hssi_pldadapt_rx_us_master" value="us_master_en" />
  <parameter name="enable_ind_channel" value="0" />
  <parameter name="elane_check_random_idles" value="disable" />
  <parameter name="hssi_xcvr_interrupt_cntl_ovr_en" value="aib_ovr_if_cntl" />
  <parameter name="elane_flow_control_holdoff_mode" value="per_queue" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_byp" value="dcc_byp_en" />
  <parameter name="elane_reset_tx_stats_parity_error" value="disable" />
  <parameter name="hssi_ehip_lane_forward_rx_pause_requests" value="disable" />
  <parameter name="hssi_avmm1_if_silicon_rev" value="10nm6bcr3a" />
  <parameter
     name="hssi_adapt_rx_c3aibadapt_powermode_ac_rx_datapath"
     value="rx_datapath_pmadir" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel2_visible" value="0" />
  <parameter name="hssi_adapt_rx_c3aibadapt_hip_aib_clk_2x_hz" value="0" />
  <parameter name="hssi_adapt_tx_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_adapt_rx_txfifowr_from_aib_sel"
     value="txfifowr_sclk_from_aib" />
  <parameter name="pldif_tx_coreclkin2_external_clk_enable" value="0" />
  <parameter name="elane_is_usr_avmm" value="false" />
  <parameter name="hssi_xcvr_serdes_tx_enc" value="tx_nrz" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="hssi_xcvr_rxfifo_f_thld" value="31" />
  <parameter name="hssi_xcvr_clk_en_tx_datapath" value="en_tx_datapath_clk" />
  <parameter name="hssi_rsfec_core_eng_am_5bad_dis" value="0" />
  <parameter name="hssi_xcvr_tx_clk_out_sel" value="tx_clk_out_sel_0" />
  <parameter name="hssi_aibnd_tx_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter name="hssi_xcvr_rx_sh_location" value="rx_sh_location_1_0" />
  <parameter name="hssi_aibnd_rx_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter
     name="hssi_pldadapt_tx_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter name="hssi_adapt_rx_fifo_rd_clk_scg_en" value="enable" />
  <parameter name="l_pma_tx_eq_pre3_tap" value="0" />
  <parameter
     name="rcfg_params"
     value="support_mode,support_mode_hssi_adpt,support_mode_pld_adpt,protocol_mode,duplex_mode,channels,ptp_data_channels,ptp_ethernet_data_rsfec_enabled,deskew_pma_only_enable,rsfec_enable,enable_split_interface,rcfg_iface_enable,user_preserve_unused_xcvr_channels,enable_simple_interface,enable_direct_reset_control,parallel_lpbk_mode,loopback_tx_clk_sel,enable_ind_txrx,enable_port_latency_measurement,enable_latency_measurement_feature,enable_ptp_measurement_port,enable_ptp_measurement_feature,rx_bit_counter_rollover,pll_refclk_cnt,pll_select,pll_outclk_freq_mhz,pll_refclk_freq_mhz,pma_disable,enable_port_pll_refclk,pma_plls,pma_tx_pll_select,pma_rx_dedicated_refclk_enable,pma_rx_dedicated_refclk_select,pma_an_constraints_enable,pma_seq_enable,pma_tx_modulation,pma_tx_data_rate,pma_tx_clkdiv66_enable,pma_tx_bonding_enable,pma_tx_pll_post_divider,pma_tx_pll_refclk_freq_mhz,pma_tx_eq_pre_tap,pma_tx_eq_main_tap,pma_tx_eq_post_tap,pma_tx_eq_vod,pma_tx_eq_slew_rate,pma_tx_eq_powerup_disable,pma_tx_eq_atten_tap,pma_tx_eq_pre1_tap,pma_tx_eq_pre2_tap,pma_tx_eq_pre3_tap,pma_tx_eq_post1_tap,pma_rx_modulation,pma_rx_data_rate,pma_rx_clkdiv66_enable,pma_rx_clkhalfrate_enable,pma_rx_clkfullrate_enable,pma_rx_pll_post_divider,pma_rx_pll_refclk_freq_mhz,enable_port_rx_pma_en,enable_port_rx_pma_clkslip,enable_port_rx_is_lockedtodata,enable_port_rx_pma_elecidle,enable_port_tx_pma_en,pldif_manual_transfer_clk_mode_enable,pldif_tx_manual_mode_transfer_clk_hz,pldif_rx_manual_mode_transfer_clk_hz,pldif_tx_fast_pipeln_reg_enable,pldif_rx_fast_pipeln_reg_enable,set_op_mode_enable,tx_nd_maib_op_mode,rx_nd_maib_op_mode,cr3_advanced_aib_settings_enable,l_hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass,l_hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass,l_hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass,l_hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass,l_hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass,l_hssi_adapt_rx_rx_pld_test_data_polling_bypass,l_hssi_adapt_tx_dv_gating,pldif_debug_ports_enable,pldif_tx_fifo_mode,pldif_tx_fifo_pfull_thld,pldif_tx_fifo_pempty_thld,pldif_tx_double_width_transfer_enable,enable_port_tx_fifo_full,enable_port_tx_fifo_empty,enable_port_tx_fifo_pfull,enable_port_tx_fifo_pempty,enable_port_tx_pcs_fifo_full,enable_port_tx_pcs_fifo_empty,enable_port_tx_dll_lock,pldif_rx_fifo_mode,pldif_rx_fifo_pfull_thld,pldif_rx_fifo_pempty_thld,pldif_rx_double_width_transfer_enable,enable_port_rx_fifo_full,enable_port_rx_fifo_empty,enable_port_rx_fifo_pfull,enable_port_rx_fifo_pempty,enable_port_rx_fifo_rd_en,enable_port_rx_pcs_fifo_full,enable_port_rx_pcs_fifo_empty,pldif_tx_clkout_sel,enable_port_tx_clkout2,pldif_tx_clkout2_sel,enable_port_tx_clkout_hioint,enable_port_tx_clkout2_hioint,pldif_tx_coreclkin_clock_network,pldif_tx_coreclkin2_external_clk_enable,enable_port_tx_clkin2,pldif_tx_coreclkin2_clock_network,pldif_rx_clkout_sel,enable_port_rx_clkout2,pldif_rx_clkout2_sel,enable_port_rx_clkout_hioint,enable_port_rx_clkout2_hioint,pldif_rx_coreclkin_clock_network,pcs_manual_rx_fifo_rd_clk_sel_enable,pcs_rx_fifo_rd_clk_sel,pldif_osc_clk_divider,pmaif_tx_to_rx_parallel_loopback_enable,enable_port_pma_initialized,pmaif_tx_soft_reset_enable,pmaif_tx_width,pmaif_tx_bit_interleaving_enable,pmaif_rx_soft_reset_enable,pmaif_rx_width,pmaif_rx_bit_interleaving_enable,pmaif_tx_fifo_mode,pmaif_tx_fifo_wr_full_enable,pmaif_tx_fifo_rd_empty_enable,pmaif_tx_fifo_afull_thld,pmaif_tx_fifo_full_thld,pmaif_tx_fifo_aempty_thld,pmaif_tx_fifo_empty_thld,enable_port_tx_enh_pmaif_fifo_almost_full,enable_port_tx_enh_pmaif_fifo_almost_empty,enable_port_tx_enh_pmaif_fifo_overflow,enable_port_tx_enh_pmaif_fifo_underflow,pmaif_rx_fifo_wr_full_enable,pmaif_rx_fifo_rd_empty_enable,pmaif_rx_fifo_afull_thld,pmaif_rx_fifo_full_thld,pmaif_rx_fifo_aempty_thld,pmaif_rx_fifo_empty_thld,enable_port_rx_pmaif_fifo_underflow,enable_port_rx_enh_pmaif_fifo_overflow,pmaif_rx_fifo_wr_clk_enable,pmaif_tx_gb_mode,pmaif_rx_gb_mode,pmaif_tx_gb_bit_reversal_enable,pmaif_rx_gb_bit_reversal_enable,pmaif_tx_gb_sh_bit_reversal_enable,pmaif_rx_gb_sh_bit_reversal_enable,pmaif_tx_gb_word_order,pmaif_rx_gb_word_order,pmaif_tx_gb_bitslip_enable,enable_port_tx_pmaif_bitslip,pmaif_rx_gb_bitslip_enable,enable_port_rx_pmaif_bitslip,pmaif_tx_gb_sh_bit_mode,pmaif_rx_gb_sh_bit_mode,pmaif_tx_gb_width_adapt_enable,pmaif_rx_gb_width_adapt_enable,elane_is_usr_avmm,elane_ehip_dist_clk_sel,elane_fec_dist_clk_sel,elane_sim_mode,elane_ehip_rate,elane_func_mode,elane_powerdown_mode,elane_am_encoding40g_0,elane_am_encoding40g_1,elane_am_encoding40g_2,elane_am_encoding40g_3,elane_check_random_idles,elane_disable_link_fault_rf,elane_force_link_fault_rf,elane_ehip_mode,elane_enable_rx_stats_snapshot,elane_enable_tx_stats_snapshot,elane_enforce_max_frame_size,elane_flow_control,elane_tx_mac_data_flow,elane_source_address_insertion,elane_strict_sfd_checking,elane_txmac_saddr,elane_rx_preamble_passthrough,elane_tx_ipg_size,elane_tx_preamble_passthrough,elane_tx_vlan_detection,elane_tx_max_frame_size,elane_ipg_removed_per_am_period,elane_flow_control_holdoff_mode,elane_holdoff_quanta,elane_pause_quanta,elane_pfc_holdoff_quanta_0,elane_pfc_holdoff_quanta_1,elane_pfc_holdoff_quanta_2,elane_pfc_holdoff_quanta_3,elane_pfc_holdoff_quanta_4,elane_pfc_holdoff_quanta_5,elane_pfc_holdoff_quanta_6,elane_pfc_holdoff_quanta_7,elane_pfc_pause_quanta_0,elane_pfc_pause_quanta_1,elane_pfc_pause_quanta_2,elane_pfc_pause_quanta_3,elane_pfc_pause_quanta_4,elane_pfc_pause_quanta_5,elane_pfc_pause_quanta_6,elane_pfc_pause_quanta_7,elane_forward_rx_pause_requests,elane_tx_pause_daddr,elane_tx_pause_saddr,elane_rx_pause_daddr,elane_hi_ber_monitor,elane_keep_rx_crc,elane_link_fault_mode,elane_ptp_timestamp_format,elane_ptp_tx_timestamp_method,elane_tx_ptp_extra_latency,elane_rx_clock_period,elane_tx_clock_period,elane_remove_pads,elane_reset_rx_stats_parity_error,elane_reset_tx_stats_parity_error,elane_rx_aib_dp_latency,elane_rx_length_checking,elane_rx_vlan_detection,elane_rx_max_frame_size,elane_rx_pcs_max_skew,elane_rx_ptp_dp_latency,elane_rx_ptp_extra_latency,elane_rxcrc_covers_preamble,elane_strict_preamble_checking,elane_tx_aib_dp_latency,elane_tx_pld_fifo_almost_full_level,elane_tx_ptp_asym_latency,elane_tx_ptp_dp_latency,elane_txcrc_covers_preamble,elane_use_factory_settings,elane_force_hip_ready,elane_force_deskew_done,elane_uniform_holdoff_quanta,rcfg_debug,rcfg_enable,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,support_mode_rsfec,aggregate_rsfec_enable_checkbox,l_hssi_rsfec_clocking_mode,l_hssi_rsfec_source_lane_ena0,l_hssi_rsfec_source_lane_ena1,l_hssi_rsfec_source_lane_ena2,l_hssi_rsfec_source_lane_ena3,l_hssi_rsfec_core_fibre_channel0_string,l_hssi_rsfec_core_fibre_channel1_string,l_hssi_rsfec_core_fibre_channel2_string,l_hssi_rsfec_core_fibre_channel3_string,l_hssi_rsfec_core_eng_trans_byp0_string,l_hssi_rsfec_core_eng_trans_byp1_string,l_hssi_rsfec_core_eng_trans_byp2_string,l_hssi_rsfec_core_eng_trans_byp3_string,l_hssi_rsfec_core_eng_swaps0,l_hssi_rsfec_core_eng_swaps1,l_hssi_rsfec_core_eng_swaps2,l_hssi_rsfec_core_eng_swaps3,l_hssi_rsfec_fec_tx2rx_loopback0,l_hssi_rsfec_fec_tx2rx_loopback1,l_hssi_rsfec_fec_tx2rx_loopback2,l_hssi_rsfec_fec_tx2rx_loopback3,l_hssi_rsfec_force_deskew_done,l_hssi_rsfec_force_fec_ready,l_hssi_rsfec_deskew_channels_clear,l_hssi_rsfec_core_eng_enter_align_entry_field,l_hssi_rsfec_core_eng_exit_align_entry_field,l_hssi_rsfec_core_eng_test,l_hssi_rsfec_core_indic_byp0,l_hssi_rsfec_core_indic_byp1,l_hssi_rsfec_core_indic_byp2,l_hssi_rsfec_core_indic_byp3,l_hssi_rsfec_core_eng_sf_dis0,l_hssi_rsfec_core_eng_fec_3bad_dis0,l_hssi_rsfec_core_eng_am_5bad_dis0,l_hssi_rsfec_core_eng_blk_chk_dis0,l_hssi_rsfec_core_eng_sf_dis1,l_hssi_rsfec_core_eng_fec_3bad_dis1,l_hssi_rsfec_core_eng_am_5bad_dis1,l_hssi_rsfec_core_eng_blk_chk_dis1,l_hssi_rsfec_core_eng_sf_dis2,l_hssi_rsfec_core_eng_fec_3bad_dis2,l_hssi_rsfec_core_eng_am_5bad_dis2,l_hssi_rsfec_core_eng_blk_chk_dis2,l_hssi_rsfec_core_eng_sf_dis3,l_hssi_rsfec_core_eng_fec_3bad_dis3,l_hssi_rsfec_core_eng_am_5bad_dis3,l_hssi_rsfec_core_eng_blk_chk_dis3,l_hssi_rsfecrx_mux_rx_data_source" />
  <parameter
     name="bti_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz"
     value="2500000000" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="hssi_ehip_lane_powermode_ac_mac" value="mac_off" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="elane_tx_clock_period" value="162689" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter
     name="l_hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass"
     value="disable" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="hssi_pldadapt_tx_bonding_dft_val" value="dft_0" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pldif_rx_clkout_sel" value="half-rate" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="hssi_aibnd_rx_sup_mode" value="user_mode" />
  <parameter name="l_hssi_xcvr_rx_ml_sel" value="rx_ml_sel_1" />
  <parameter
     name="hssi_adapt_rx_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="l_ctle_frz_a" value="999" />
  <parameter name="l_ctle_frz_b" value="999" />
  <parameter
     name="hssi_pldadapt_rx_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter name="hssi_ehip_lane_deskew_clear" value="enable" />
  <parameter name="support_mode_pld_adpt" value="user_mode" />
  <parameter name="hssi_pldadapt_rx_rx_fastbond_wren" value="wren_ds_del_us_del" />
  <parameter name="adpt_param_vals2_b" value="" />
  <parameter name="adpt_param_vals2_a" value="" />
  <parameter name="pll_refclk_freq_mhz_w_div2" value="250.0" />
  <parameter name="hssi_adapt_rx_fifo_rd_clk_sel" value="fifo_rd_rx_pma_clk" />
  <parameter name="hssi_xcvr_tx_gb_odwidth" value="tx_gb_odwidth_64b" />
  <parameter name="enable_port_latency_measurement" value="0" />
  <parameter name="pldif_rx_fifo_pfull_thld" value="10" />
  <parameter
     name="hssi_pldadapt_tx_powermode_freq_hz_pld_tx_clk1_dcm"
     value="253472222" />
  <parameter name="hssi_pldadapt_tx_silicon_rev" value="10nm6bcr3a" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter name="hssi_adapt_rx_rx_pld_test_data_polling_bypass" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter name="user_bti_channel_clock_select" value="0" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter name="adme_data_rate" value="16222222222" />
  <parameter name="hssi_adapt_tx_dv_gating" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter name="hssi_aibnd_rx_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter name="hssi_adapt_tx_fifo_wr_clk_scg_en" value="enable" />
  <parameter name="hssi_pldadapt_tx_word_mark" value="wm_en" />
  <parameter name="ehip_mode_not_ehip_mac" value="1" />
  <parameter name="hssi_avmm1_if_hssiadapt_read_blocking_enable" value="enable" />
  <parameter name="l_hssi_rsfec_force_deskew_done" value="0" />
  <parameter name="support_mode_hssi_adpt" value="user_mode" />
  <parameter name="rf_reserved1_a" value="999" />
  <parameter name="rf_reserved1_b" value="999" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="enable_port_rx_clkout2" value="0" />
  <parameter name="bti_hssi_xcvr_rx_data_rate_bps" value="2457912450" />
  <parameter name="l_elane_powerdown_mode" value="powerup" />
  <parameter name="l_tx_pma_enable" value="1" />
  <parameter name="hssi_xcvr_int_seq2_rx_slip_always_on" value="en_rx_always_on" />
  <parameter name="hssi_rsfecrx_mux_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_aibnd_tx_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter name="hssi_adapt_tx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_adapt_rx_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp1_string" value="Enabled" />
  <parameter name="l_rsfec_advanced_user_mode2" value="0" />
  <parameter name="hssi_xcvr_rxfifo_af_thld" value="2" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="hssi_xcvr_seq_en_tx_broadcast" value="dis_tx_broadcast_seq" />
  <parameter name="hssi_pldadapt_rx_rxfifo_mode" value="rxphase_comp" />
  <parameter name="hssi_adapt_tx_txfifo_empty" value="empty_default" />
  <parameter name="hssi_aibnd_rx_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="l_pma_tx_pll_refclk_freq_mhz_allowed_range"
     value="675.925924 648.888888 623.931622 600.823044 589.898988 579.365078 559.386972 540.740740 523.297490 506.944444 477.124183 463.492063 450.617283 426.900584 405.555555 386.243386 368.686868 360.493827 352.657004 337.962962 324.444444 311.965811 300.411522 294.949494 289.682539 279.693486 270.370370 261.648745 253.472222 249.572649 245.791245 238.562091 231.746031 225.308641 219.219219 216.296296 213.450292 207.977207 202.777777 197.831978 193.121693 190.849673 188.630490 184.343434 180.246913 176.328502 172.576832 170.760233 168.981481 165.532879 162.222222 159.041394 155.982905 154.497354 153.039832 150.205761 147.474747 144.841269 142.300194 141.062801 139.846743 137.476459 135.185185 132.969034 130.824372 129.777777 128.747795 126.736111" />
  <parameter name="hssi_aibcr_tx_aib_outndrv_r56" value="aib_ndrv56_setting1" />
  <parameter name="enable_adpt_multi_recipe" value="1" />
  <parameter name="hssi_ehip_lane_rx_clock_period" value="162689" />
  <parameter name="hssi_xcvr_tx_det_latency_en" value="tx_det_dis" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter name="l_hssi_rsfec_source_lane_ena3_enabled" value="0" />
  <parameter name="hssi_xcvr_cfg_rb_nfrzdrv" value="dcc_freeze" />
  <parameter name="hssi_xcvr_cfg_rb_dcc_manual_dn" value="0" />
  <parameter name="hssi_avmm1_if_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter name="pmaif_rx_fifo_rd_empty_enable" value="0" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter name="elane_enforce_max_frame_size" value="disable" />
  <parameter
     name="hssi_adapt_rx_c3aibadapt_aib_hssi_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter name="hssi_adapt_tx_c3aibadapt_hip_aib_txeq_clk_out_hz" value="0" />
  <parameter name="hssi_rsfec_source_clk_sel" value="adp0_clk" />
  <parameter name="elane_pfc_holdoff_quanta_0" value="65535" />
  <parameter name="elane_pfc_holdoff_quanta_1" value="65535" />
  <parameter name="l_hssi_xcvr_seq_en_tx_post1" value="dis_tx_post1_seq" />
  <parameter name="hssi_rsfec_u_rsfec_rx_mux3_rx_data_source" value="xcvr_rx_data" />
  <parameter name="hssi_ehip_lane_use_lane_ptp" value="disable" />
  <parameter name="hssi_aibnd_rx_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter name="hssi_adapt_tx_topology" value="pmadir_1ch" />
  <parameter name="l_hssi_xcvr_rx_adapter_sel" value="rx_adapter_sel_data_reg" />
  <parameter name="hssi_aibcr_tx_aib_outndrv_r78" value="aib_ndrv78_setting1" />
  <parameter name="enable_port_rx_fifo_full" value="1" />
  <parameter name="elane_pfc_holdoff_quanta_4" value="65535" />
  <parameter name="elane_pfc_holdoff_quanta_5" value="65535" />
  <parameter name="elane_pfc_holdoff_quanta_2" value="65535" />
  <parameter name="elane_pfc_holdoff_quanta_3" value="65535" />
  <parameter name="autowarn_fm_params_s10" value="1" />
  <parameter name="elane_pfc_holdoff_quanta_6" value="65535" />
  <parameter name="elane_pfc_holdoff_quanta_7" value="65535" />
  <parameter
     name="hssi_pldadapt_rx_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter name="hssi_xcvr_an_mode" value="an_mode_dis" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="l_rsfec_aggregate_enable_checkbox_enabled" value="0" />
  <parameter name="hssi_pldadapt_rx_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_aibcr_rx_aib_rx_dcc_dft" value="aib_rx_dcc_dft_disable" />
  <parameter name="l_pmaif_tx_gb_mode_visible" value="0" />
  <parameter name="hssi_pldadapt_rx_sup_mode" value="user_mode" />
  <parameter name="bti_channels_hssi_xcvr_bti_ref_clock_sel" value="i_refclk0" />
  <parameter name="l_pma_tx_eq_pre1_tap" value="0" />
  <parameter name="hssi_pldadapt_rx_lpbk_mode" value="disable" />
  <parameter name="hssi_pldadapt_rx_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz"
     value="506944444" />
  <parameter name="hssi_pldadapt_tx_tx_datapath_tb_sel" value="cp_bond" />
  <parameter name="hssi_xcvr_int_seq10_txeq_amp" value="0" />
  <parameter name="enable_rsfec_engineering_mode_ini" value="0" />
  <parameter name="hssi_ehip_lane_tx_aib_dp_latency" value="0" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_dy_ctlsel"
     value="aib_rx_dcc_dy_ctlsel_setting0" />
  <parameter name="hssi_adapt_tx_powerdown_mode" value="powerup" />
  <parameter name="hssi_pldadapt_rx_asn_wait_for_pma_pcie_sw_done_cnt" value="64" />
  <parameter name="hssi_xcvr_cfg_mem_ulp_tmg_mode" value="726" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_dll_entest"
     value="aib_rx_dcc_dll_test_disable" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter name="hssi_pldadapt_rx_duplex_mode" value="enable" />
  <parameter name="hssi_xcvr_serdes_en_seq" value="en_serdes_seq" />
  <parameter name="hssi_ehip_lane_force_deskew_done" value="enable" />
  <parameter name="l_hssi_rsfec_core_eng_swaps1_enabled" value="0" />
  <parameter name="hssi_aibnd_tx_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter name="hssi_rsfec_spare_bits" value="0" />
  <parameter name="hssi_pldadapt_tx_ds_bypass_pipeln" value="ds_bypass_pipeln_dis" />
  <parameter name="loopback_tx_clk_sel" value="internal_clk" />
  <parameter name="hssi_pldadapt_tx_fifo_mode" value="phase_comp" />
  <parameter name="hssi_pldadapt_rx_ds_last_chnl" value="ds_last_chnl" />
  <parameter name="l_hssi_rsfec_deskew_channels_clear" value="0" />
  <parameter name="bti_channels_hssi_xcvr_bti_ref_clock_freq_hz" value="100000000" />
  <parameter name="l_hssi_rsfec_core_fibre_channel1_visible" value="0" />
  <parameter name="hssi_adapt_rx_word_align_enable" value="enable" />
  <parameter name="hssi_rsfec_core_eng_cons_25g" value="0" />
  <parameter name="enable_custom_backplane_mode_checkbox" value="0" />
  <parameter
     name="hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="0" />
  <parameter name="l_pma_tx_pll_refclk_freq_hz" value="245791245" />
  <parameter name="elane_force_deskew_done" value="disable" />
  <parameter name="hssi_xcvr_tx_adapt_order_sel" value="tx_adapt_order_sel_1" />
  <parameter
     name="hssi_aibnd_tx_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter name="deskew_pma_only_enable" value="0" />
  <parameter name="hssi_adapt_tx_fifo_stop_rd" value="rd_empty" />
  <parameter name="hssi_aibcr_tx_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_aibcr_tx_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_adapt_rx_rx_pld_8g_a1a2_k1k2_flag_polling_bypass"
     value="disable" />
  <parameter name="hssi_aibcr_tx_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_xcvr_tx_gb_idwidth" value="tx_gb_idwidth_64b" />
  <parameter name="l_hssi_rsfec_core_eng_swaps2" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_swaps3" value="0" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_aibcr_tx_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter name="l_hssi_rsfec_core_eng_swaps0" value="0" />
  <parameter name="hssi_ehip_lane_reset_rx_stats" value="disable" />
  <parameter name="l_hssi_rsfec_core_eng_swaps1" value="0" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_new_dll"
     value="aib_rx_dcc_new_dll_setting0" />
  <parameter name="hssi_adapt_tx_tx_rev_lpbk" value="disable" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_csr_clk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_tx_osc_clock_setting" value="osc_clk_div_by1" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_byp_iocsr_unused"
     value="aib_rx_dcc_byp_disable_iocsr_unused" />
  <parameter name="rcfg_debug" value="0" />
  <parameter
     name="hssi_xcvr_tx_if_slv_bonding_config"
     value="dis_tx_if_slv_bonding_config" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter name="hssi_xcvr_int_seq6_tx_width" value="tx_width_32b" />
  <parameter name="elane_pfc_pause_quanta_3" value="65535" />
  <parameter name="elane_pfc_pause_quanta_2" value="65535" />
  <parameter name="elane_pfc_pause_quanta_1" value="65535" />
  <parameter name="l_hssi_rsfec_core_eng_trans_byp0_enabled" value="0" />
  <parameter name="elane_pfc_pause_quanta_0" value="65535" />
  <parameter name="hssi_ehip_lane_powermode_ac_misc" value="misc_off" />
  <parameter name="elane_pfc_pause_quanta_7" value="65535" />
  <parameter name="elane_pfc_pause_quanta_6" value="65535" />
  <parameter name="elane_pfc_pause_quanta_5" value="65535" />
  <parameter name="elane_pfc_pause_quanta_4" value="65535" />
  <parameter name="rx_bit_counter_rollover" value="0" />
  <parameter name="rcp_load_enable" value="0" />
  <parameter name="hssi_pldadapt_tx_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter name="bti_channels_hssi_xcvr_bti_ref_clock_freq_mhz" value="100" />
  <parameter name="hssi_aibnd_rx_aib_red_shift_en" value="aib_red_shift_disable" />
  <parameter name="hssi_ehip_lane_topology" value="disabled_block" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="hssi_pldadapt_rx_sclk_sel" value="sclk1_rowclk" />
  <parameter name="enable_rsfec_engineering_mode" value="0" />
  <parameter name="hssi_avmm2_if_pldadapt_hip_mode" value="user_chnl" />
  <parameter name="hssi_rsfec_core_eng_enter_align" value="0" />
  <parameter name="hssi_rsfec_u_rsfec_rx_mux0_rx_data_source" value="xcvr_rx_data" />
  <parameter
     name="hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz"
     value="16222222222" />
  <parameter name="pma_rx_clkfullrate_enable" value="1" />
  <parameter name="enable_rsfec_fc_cpri_options_checkbox" value="0" />
  <parameter name="pmaif_tx_gb_sh_bit_reversal_enable" value="0" />
  <parameter name="hssi_xcvr_tx_width_adapt" value="tx_width_adp_dis" />
  <parameter name="elane_rx_max_frame_size" value="1518" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_rst_invert" value="dcc_no_invert_rst" />
  <parameter name="rf_b1_ada_b" value="adaptable" />
  <parameter name="hssi_adapt_rx_aib_lpbk_mode" value="disable" />
  <parameter name="rf_b1_ada_a" value="adaptable" />
  <parameter
     name="hssi_pldadapt_tx_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter name="l_hssi_xcvr_powermode_dc_serdes_rx" value="dc_rx_serdes_on" />
  <parameter name="hssi_adapt_tx_c3aibadapt_powermode_dc" value="powerdown_dc" />
  <parameter name="tx_nd_maib_op_mode" value="tx_dcc_enable" />
  <parameter name="hssi_adapt_rx_c3aibadapt_csr_clk_hz" value="0" />
  <parameter name="pma_example_qsf_strings" value="0" />
  <parameter name="hssi_xcvr_clk_en_full_rx" value="en_rx_full_clk" />
  <parameter name="device" value="AGFB014R24B2I2V" />
  <parameter name="pldif_rx_fifo_mode" value="phase_comp" />
  <parameter name="hssi_xcvr_cfg_tx_fifo_lat_en" value="0" />
  <parameter name="hssi_aibcr_rx_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter name="hssi_pldadapt_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter name="hssi_aibcr_rx_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibcr_rx_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_pldadapt_tx_ctrl_plane_bonding" value="individual" />
  <parameter name="hssi_aibcr_rx_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter name="l_rx_enable" value="1" />
  <parameter name="hssi_xcvr_cfg_mem_pbist" value="0" />
  <parameter name="hssi_xcvr_tx_gb_mode" value="tx_gb_64_64" />
  <parameter name="enable_port_rx_pma_en" value="0" />
  <parameter name="hssi_pldadapt_tx_gb_tx_odwidth" value="odwidth_64" />
  <parameter
     name="cannot_gen_exdesign_msg"
     value="Design example cannot be generated for the current configuration" />
  <parameter
     name="hssi_adapt_tx_c3aibadapt_aib_hssi_tx_transfer_clk_hz"
     value="506944444" />
  <parameter name="l_hssi_xcvr_powermode_dc_serdes_tx" value="dc_tx_serdes_on" />
  <parameter name="pma_ical_poweron_enable" value="1" />
  <parameter name="l_elane_ehip_clk_hz" value="253472222" />
  <parameter name="pmaif_rx_fifo_afull_thld" value="20" />
  <parameter name="hssi_xcvr_cfg_c_revbitorder" value="rev_bit_order_false" />
  <parameter name="l_hssi_rsfec_core_eng_swaps1_visible" value="0" />
  <parameter name="hssi_ehip_lane_tx_preamble_passthrough" value="disable" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_xcvr_int_seq12_txeq_broadcast" value="241" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_en_fsm" value="dcc_dis_fsm" />
  <parameter
     name="hssi_adapt_tx_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter name="hssi_adapt_rx_loopback_mode" value="loopback_disable" />
  <parameter name="hssi_avmm1_if_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter name="hssi_pldadapt_tx_hrdrst_user_ctl_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="pma_tx_pll_refclk_freq_mhz_w_div2" value="245.791245" />
  <parameter name="l_hssi_rsfec_core_eng_enter_align_entry_field" value="0" />
  <parameter
     name="hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass"
     value="disable" />
  <parameter name="hssi_ehip_lane_source_address_insertion" value="disable" />
  <parameter name="l_pldif_tx_clkout_sel" value="half-rate" />
  <parameter name="hssi_rsfec_force_fec_ready" value="false" />
  <parameter name="adpt_recipe_select" value="0" />
  <parameter name="hssi_avmm1_if_calibration_type" value="one_time" />
  <parameter name="enable_rsfec_fc_cpri_options_checkbox_visible" value="0" />
  <parameter name="elane_tx_pld_fifo_almost_full_level" value="16" />
  <parameter name="l_pma_txrx_pll_refclk1_div_en" value="0" />
  <parameter name="hssi_aibcr_tx_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter name="hssi_pldadapt_tx_tx_fastbond_wren" value="wren_ds_fast_us_fast" />
  <parameter name="pmaif_tx_bit_interleaving_enable" value="0" />
  <parameter name="ctle_lf_min_b" value="999" />
  <parameter name="hssi_aibnd_tx_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter name="ctle_lf_min_a" value="999" />
  <parameter name="hssi_aibnd_tx_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_tx_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_aibnd_tx_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_aibnd_tx_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_rx_fifo_read_latency_adjust" value="disable" />
  <parameter name="pmaif_rx_fifo_full_thld" value="31" />
  <parameter name="hssi_pldadapt_rx_reconfig_settings" value="{}" />
  <parameter name="hssi_rsfec_core_eng_fec_3bad_dis" value="0" />
  <parameter name="pll_refclk_freq_mhz" value="250.000000" />
  <parameter
     name="hssi_avmm2_if_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_tx_pld_clk1_delay_en" value="enable" />
  <parameter
     name="l_hssi_xcvr_int_seq3_refclk_sync_master"
     value="refclk_sync_master" />
  <parameter name="hssi_xcvr_set_refclk_sel" value="i_refclk0" />
  <parameter name="hssi_rsfec_core_eng_blk_chk_dis" value="0" />
  <parameter name="hssi_ehip_lane_ptp_tx_timestamp_method" value="ptp_2step" />
  <parameter name="enable_spico_reset" value="0" />
  <parameter name="pma_tx_eq_vod" value="0" />
  <parameter name="l_rx_pmaif_gb_enable" value="0" />
  <parameter name="hssi_xcvr_cfg_rb_clkdiv" value="dcc_ckdiv_16" />
  <parameter name="hssi_xcvr_int_seq1_tx_slip_always_on" value="dis_tx_always_on" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter name="hssi_xcvr_rx_pma_width_sd" value="32" />
  <parameter name="hssi_aibnd_tx_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_adapt_rx_rx_fifo_read_latency_adjust" value="disable" />
  <parameter
     name="adpt_param_labels_b"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="hssi_xcvr_sup_mode" value="user_mode" />
  <parameter name="pldif_rx_clkout2_sel" value="full-rate" />
  <parameter name="hssi_rsfec_u_rsfec_rx_mux1_rx_data_source" value="xcvr_rx_data" />
  <parameter
     name="adpt_param_labels_a"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="hssi_xcvr_clk_en_div66_rx" value="dis_rx_div66_clk" />
  <parameter
     name="hssi_pldadapt_tx_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter name="pma_tx_eq_atten_tap" value="0" />
  <parameter name="hssi_pldadapt_tx_hip_osc_clk_scg_en" value="disable" />
  <parameter name="enable_port_pll_refclk" value="0" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter name="hssi_ehip_lane_is_usr_avmm" value="false" />
  <parameter name="hssi_xcvr_clk_en_full_tx" value="en_tx_full_clk" />
  <parameter
     name="l_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz"
     value="506944444" />
  <parameter name="hssi_ehip_lane_ehip_clk_sel" value="no_clock" />
  <parameter name="hssi_rsfec_core_eng_swaps" value="0" />
  <parameter name="l_hssi_rsfecrx_mux_rx_data_source" value="fec_rx_data" />
  <parameter name="hssi_adapt_tx_fifo_rd_clk_scg_en" value="enable" />
  <parameter name="l_hssi_rsfec_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter name="pmaif_rx_gb_sh_bit_reversal_enable" value="0" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_dly_ovr_10" value="dcc_dly_ovr_msb_0" />
  <parameter
     name="hssi_avmm1_if_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter name="hssi_xcvr_int_seq2_rx_clk_slip_cnt" value="28" />
  <parameter name="enable_port_tx_fifo_empty" value="1" />
  <parameter name="hssi_aibnd_tx_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter name="hssi_xcvr_powermode_dc_serdes_rx" value="dc_rx_serdes_on" />
  <parameter name="l_hssi_rsfec_core_fibre_channel1_enabled" value="0" />
  <parameter name="hssi_aibnd_tx_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibnd_tx_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="rcfg_files_as_common_package" value="0" />
  <parameter name="hssi_aibnd_tx_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter name="hssi_ehip_lane_force_hip_ready" value="disable" />
  <parameter name="hssi_aibnd_rx_powermode_ac" value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_aibnd_tx_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter name="suppress_design_example_messages" value="0" />
  <parameter name="pmaif_rx_soft_reset_enable" value="0" />
  <parameter name="hssi_pldadapt_tx_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_aibnd_rx_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_rx_powermode_dc" value="powerup" />
  <parameter
     name="hssi_adapt_rx_rx_rmfflag_stretch_num_stages"
     value="rmfflag_two_stage" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_dcc_dll_dft_sel"
     value="aib_dllstr_align_dcc_dll_dft_sel_setting0" />
  <parameter name="bti_hssi_xcvr_cfg_rb_dcc_en" value="dcc_mast_dis" />
  <parameter name="hssi_adapt_tx_free_run_div_clk" value="out_of_reset_sync" />
  <parameter name="l_hssi_rsfec_tx_data_source_sel1_visible" value="0" />
  <parameter name="hssi_pldadapt_tx_chnl_bonding" value="disable" />
  <parameter name="hssi_ehip_lane_tx_ptp_extra_latency" value="0" />
  <parameter name="hssi_aibnd_tx_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="l_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz"
     value="16222222222" />
  <parameter name="bti_hssi_xcvr_passed_phony_tx_data_rate_bps" value="2500000000" />
  <parameter name="hssi_aibcr_rx_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_aibcr_rx_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter name="ctle_hf_max_a" value="999" />
  <parameter name="hssi_aibcr_rx_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibnd_tx_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter name="ctle_hf_max_b" value="999" />
  <parameter name="hssi_adapt_rx_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_pldadapt_tx_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter name="hssi_adapt_rx_free_run_div_clk" value="out_of_reset_sync" />
  <parameter name="enable_ptp_measurement_feature" value="0" />
  <parameter name="hssi_xcvr_cfg_hw_mode_sel" value="hwdec_disabled_block" />
  <parameter name="pmaif_tx_gb_mode" value="tx_gb_64_64" />
  <parameter name="hssi_avmm1_if_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter name="can_gen_exdesign_pma_direct" value="1" />
  <parameter name="enable_rsfec_support_mode_options_checkbox" value="0" />
  <parameter name="enable_port_rx_fifo_rd_en" value="0" />
  <parameter name="hssi_adapt_rx_rxfifo_empty" value="empty_default" />
  <parameter name="hssi_aibcr_rx_aib_rx_dcc_cont_cal" value="aib_rx_dcc_cal_cont" />
  <parameter name="hssi_xcvr_int_seq4_refclk_cfg_both" value="refclk_cfg_rx" />
  <parameter
     name="hssi_aibnd_tx_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter name="l_hssi_rsfec_operation_mode" value="oper_aggr" />
  <parameter name="hssi_adapt_rx_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_ehip_lane_holdoff_quanta" value="65535" />
  <parameter
     name="hssi_pldadapt_rx_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter name="hssi_ehip_lane_ehip_type" value="single_lane" />
  <parameter name="hssi_xcvr_powermode_dc_serdes_tx" value="dc_tx_serdes_on" />
  <parameter name="hssi_rsfec_clocking_mode" value="no_clk" />
  <parameter name="hssi_rsfec_deskew_channels_active" value="dsk_ln_none" />
  <parameter name="hssi_pldadapt_rx_ds_bypass_pipeln" value="ds_bypass_pipeln_dis" />
  <parameter name="hssi_xcvr_tx_refclk_freq" value="245791245" />
  <parameter name="l_is_for_ptp_channels" value="0" />
  <parameter name="l_pma_txrx_pll_refclk4_div_en" value="0" />
  <parameter
     name="hssi_aibcr_rx_aib_rx_dcc_st_core_up_prgmnvrt"
     value="aib_rx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_xcvr_set_int_seq18_code" value="0" />
  <parameter name="l_hssi_rsfec_core_eng_exit_align" value="0" />
  <parameter
     name="hssi_avmm1_if_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="aggregate_rsfec_enable_checkbox" value="0" />
  <parameter name="hssi_aibnd_rx_powermode_dc" value="powerup" />
  <parameter name="hssi_pldadapt_rx_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter name="hssi_xcvr_seq_en_tx_slew" value="dis_tx_slew_seq" />
  <parameter name="l_pma_func_mode_tx_seq_disable" value="0" />
  <parameter name="elane_enable_rx_stats_snapshot" value="disable" />
  <parameter name="l_hssi_rsfec_avmm2_func_mode" value="c3adpt_disable" />
  <parameter name="hssi_ehip_lane_silicon_rev" value="10nm6bcr3a" />
  <parameter name="hssi_pldadapt_rx_hdpldadapt_speed_grade" value="dash_2" />
  <parameter name="hssi_aibcr_rx_rx_transfer_clk_freq_hz" value="506944444" />
  <parameter name="hssi_adapt_rx_powerdown_mode" value="powerup" />
  <parameter name="cr3_advanced_aib_settings_enable" value="0" />
  <parameter name="bti_hssi_xcvr_cfg_rb_dcc_byp" value="dcc_byp_en" />
  <parameter name="hssi_xcvr_cfg_dcc_csr_resv_10" value="dcc_resv_msb_0" />
  <parameter name="hssi_pldadapt_tx_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pldadapt_rx_rx_datapath_tb_sel" value="cp_bond" />
  <parameter name="l_hssi_rsfec_source_lane_ena3_visible" value="0" />
  <parameter name="hssi_xcvr_sh_location" value="tx_sh_location_1_0" />
  <parameter name="adpt_param_vals6_b" value="" />
  <parameter name="hssi_aibcr_rx_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="adpt_param_vals6_a" value="" />
  <parameter name="hssi_aibnd_tx_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="pma_ical_enable" value="0" />
  <parameter name="rsfec_enable" value="0" />
  <parameter name="hssi_avmm1_if_pldadapt_read_blocking_enable" value="enable" />
  <parameter name="hssi_pldadapt_rx_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter name="hssi_adapt_rx_msb_pipeline_byp" value="msb_pipe_byp_enable" />
  <parameter name="hssi_xcvr_clk_en_direct_tx" value="en_tx_direct_clk" />
  <parameter name="hssi_rsfec_deskew_channels_clear" value="false" />
  <parameter name="hssi_xcvr_tx_reset_val_63_32" value="0" />
  <parameter name="l_is_prot_refclk" value="0" />
  <parameter
     name="hssi_pldadapt_rx_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter name="hssi_pldadapt_tx_tx_fifo_write_latency_adjust" value="disable" />
  <parameter name="pmaif_rx_gb_width_adapt_enable" value="0" />
  <parameter
     name="hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_rowclk_hz"
     value="253472222" />
  <parameter name="bti_channels_hssi_xcvr_bti_protected" value="0" />
  <parameter name="hssi_avmm1_if_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter name="enable_port_tx_dll_lock" value="0" />
  <parameter name="hssi_xcvr_tx_ml_sel" value="tx_ml_sel_3" />
  <parameter name="l_ehip_enable" value="0" />
  <parameter name="elane_tx_pause_saddr" value="247393538562781" />
  <parameter name="adpt_multi_enable" value="1" />
  <parameter name="enable_pma_adpt_disp" value="1" />
  <parameter name="hssi_aibnd_rx_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter name="hssi_aibcr_rx_aib_outndrv_r78" value="aib_ndrv78_setting1" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="hssi_aibnd_tx_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter name="hssi_adapt_tx_tx_usertest_sel" value="enable" />
  <parameter name="hssi_pldadapt_tx_tx_fifo_power_mode" value="full_width_ps_dw" />
  <parameter name="enable_interlaken_options_ini" value="0" />
  <parameter name="l_enable_measurement_feature" value="0" />
  <parameter name="pldif_tx_fifo_pfull_thld" value="10" />
  <parameter name="bti_hssi_xcvr_tx_data_rate_mbps" value="2457.91245" />
  <parameter name="hssi_pldadapt_rx_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_aibcr_tx_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="elane_tx_ipg_size" value="ipg_12" />
  <parameter name="hssi_aibnd_tx_aib_tx_dcc_cont_cal" value="aib_tx_dcc_cal_cont" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="l_hssi_xcvr_set_int_seq_serd_en" value="seq_en_all" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/serdes.firmware.rom"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_resync_std.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_native_s10_functions_h.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/s10_avmm_h_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_avmm_csr_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_rx_reset_seq_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_tx_reset_seq_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_reset_counter_s10_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_reset_control_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_reset_top_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_ical_int_table.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_ical_top_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_ical_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_pma_spico_reset_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/ical_recipe_map.txt"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_native_dskw_pam4.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_resync_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_std_synchronizer_nocut_etile.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/plain_files.txt"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi.sdc"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_helper_functions_cn7cjyi.tcl"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_rcfg_opt_logic_cn7cjyi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi_ip_parameters_cn7cjyi.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/serdes.firmware.rom"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_resync_std.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_native_s10_functions_h.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/s10_avmm_h_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_avmm_csr_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_rx_reset_seq_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_tx_reset_seq_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_reset_counter_s10_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_reset_control_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_reset_top_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_ical_int_table.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_ical_top_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_ical_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_pma_spico_reset_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/ical_recipe_map.txt"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_xcvr_native_dskw_pam4.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_resync_etile.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/altera_std_synchronizer_nocut_etile.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/plain_files.txt"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi.sdc"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_helper_functions_cn7cjyi.tcl"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/alt_xcvr_native_rcfg_opt_logic_cn7cjyi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/xcvrnphy_fme_411/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi_ip_parameters_cn7cjyi.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/xcvrnphy_fme/tcl/xcvrnphy_fme_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a"
     as="inst_xcvr" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi"</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./serdes.firmware.rom HEX PATH ../../../../../../quartus/eda/sim_lib/serdes.firmware.rom</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./s10_avmm_h_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/s10_avmm_h_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_avmm_csr_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_avmm_csr_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_rx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_native_tx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_tx_reset_seq_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_reset_counter_s10_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_reset_counter_s10_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_control_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_control_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_reset_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_int_table.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_int_table.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_top_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_ical_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_pma_spico_reset_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_pma_spico_reset_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./ical_recipe_map.txt OTHER PATH ../../altera_xcvr_native_s10_etile/source/ical_recipe_map.txt</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_xcvr_native_dskw_pam4.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_native_dskw_pam4.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./alt_xcvr_resync_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_resync_etile.sv</message>
   <message level="Info" culprit="inst_xcvr">add_fileset_file ./altera_std_synchronizer_nocut_etile.v VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_std_synchronizer_nocut_etile.v</message>
   <message level="Info" culprit="inst_xcvr">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_phy_adapter_c3"
   version="19.1"
   name="intel_jesd204c_phy_adapter_c3">
  <parameter name="RECONFIG_ADDRESS_WIDTH" value="21" />
  <parameter name="bonded_mode" value="0" />
  <parameter name="tx_rx" value="2" />
  <parameter name="L" value="4" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_phy_adapter_c3_191/synth/intel_jesd204c_phy_adapter_c3.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_phy_adapter_c3_191/synth/intel_jesd204c_phy_adapter_c3.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/intel_jesd204c/src/top/intel_jesd204c_phy_adapter_c3_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a"
     as="phy_adapter_inst" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: intel_jesd204c_phy_adapter_c3"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_tx_fifo"
   version="19.1"
   name="j204c_tx_dcfifo132b_m20k">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="1" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_dcfifo132b_m20k.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_dcfifo132b_m20k.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_tx_base" as="j204c_tx_dcfifo132b_m20k" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_tx_fifo"
   version="19.1"
   name="j204c_tx_dcfifo132b_mlab">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="1" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_dcfifo132b_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_tx_191/synth/j204c_tx_dcfifo132b_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_tx_base" as="j204c_tx_dcfifo132b_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_tx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_dcfifo132b_m20k">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_m20k.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_m20k.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_dcfifo132b_m20k" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_dcfifo132b_mlab">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_dcfifo132b_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_dcfifo132b_ecc">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_dcfifo132b_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_dcfifo132b_16d_m20k">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="4" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="4" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="16" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_16d_m20k.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_16d_m20k.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_dcfifo132b_16d_m20k" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_m20k"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_dcfifo132b_16d_mlab">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="4" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="4" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="16" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_16d_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_16d_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_dcfifo132b_16d_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_dcfifo132b_16d_ecc">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="4" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="4" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="16" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_16d_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_dcfifo132b_16d_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_dcfifo132b_16d_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_dcfifo132b_16d_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_eb_fifo_ecc">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="8" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="8" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="512" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="false" />
  <parameter name="GUI_LegacyRREQ" value="0" />
  <parameter name="GUI_Usedw_width" value="9" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="false" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="512" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="0" />
  <parameter name="GUI_dc_aclr" value="false" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="true" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="false" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="152" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_eb_fifo_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_eb_fifo_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_eb_fifo_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_eb_fifo_noecc">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="8" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="8" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="512" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="false" />
  <parameter name="GUI_LegacyRREQ" value="0" />
  <parameter name="GUI_Usedw_width" value="9" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="false" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="512" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="0" />
  <parameter name="GUI_dc_aclr" value="false" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="true" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="false" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="152" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_eb_fifo_noecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_eb_fifo_noecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_eb_fifo_noecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_eb_fifo_noecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi"</message>
  </messages>
 </entity>
 <entity kind="intel_jesd204c_rx_fifo" version="19.1" name="j204c_rx_gb_8deep">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="64" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_8deep.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_8deep.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_gb_8deep" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_gb_8deep_mlab">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="64" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_8deep_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_8deep_mlab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_gb_8deep_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_mlab"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga"</message>
  </messages>
 </entity>
 <entity
   kind="intel_jesd204c_rx_fifo"
   version="19.1"
   name="j204c_rx_gb_8deep_ecc">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="64" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_8deep_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/intel_jesd204c_rx_191/synth/j204c_rx_gb_8deep_ecc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="j204c_rx_base" as="j204c_rx_gb_8deep_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_rx_gb_8deep_ecc"</message>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="1" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_tx_dcfifo132b_m20k" as="j204c_tx_dcfifo132b_m20k" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_gaqrowq"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="1" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_tx_dcfifo132b_mlab" as="j204c_tx_dcfifo132b_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rcs4qiq"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_dcfifo132b_m20k" as="j204c_rx_dcfifo132b_m20k" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_24rkbxi"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_dcfifo132b_mlab" as="j204c_rx_dcfifo132b_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ka2rm5y"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_dcfifo132b_ecc" as="j204c_rx_dcfifo132b_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_ev3vpby"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="4" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="4" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="16" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="j204c_rx_dcfifo132b_16d_m20k"
     as="j204c_rx_dcfifo132b_16d_m20k" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_x3spiwi"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="4" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="4" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="16" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="j204c_rx_dcfifo132b_16d_mlab"
     as="j204c_rx_dcfifo132b_16d_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_rmkn7fq"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="4" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="4" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="16" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="132" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="j204c_rx_dcfifo132b_16d_ecc"
     as="j204c_rx_dcfifo132b_16d_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_nd4fp3y"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="8" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="8" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="512" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="false" />
  <parameter name="GUI_LegacyRREQ" value="0" />
  <parameter name="GUI_Usedw_width" value="9" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="false" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="512" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="0" />
  <parameter name="GUI_dc_aclr" value="false" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="true" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="false" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="152" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_eb_fifo_ecc" as="j204c_rx_eb_fifo_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_me7d47y"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="8" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="8" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="512" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="false" />
  <parameter name="GUI_LegacyRREQ" value="0" />
  <parameter name="GUI_Usedw_width" value="9" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="false" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="512" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="0" />
  <parameter name="GUI_dc_aclr" value="false" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="true" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="false" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="152" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_eb_fifo_noecc" as="j204c_rx_eb_fifo_noecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_sp6fdfi"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="64" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_gb_8deep" as="j204c_rx_gb_8deep" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_7yqq34a"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="MLAB" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="64" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_gb_8deep_mlab" as="j204c_rx_gb_8deep_mlab" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_3d76xga"</message>
  </messages>
 </entity>
 <entity
   kind="fifo"
   version="19.2.7"
   name="j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="3" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="3" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="8" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="128" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="true" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="64" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_0/fifo_1927/synth/j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="j204c_rx_gb_8deep_ecc" as="j204c_rx_gb_8deep_ecc" />
  <messages>
   <message level="Info" culprit="j204c_f_rx_tx_ip_intel_jesd204c_0">"Generating: j204c_f_rx_tx_ip_intel_jesd204c_0_fifo_1927_zgxpb4a"</message>
  </messages>
 </entity>
</deploy>
