# Info: [9566]: Logging project transcript to file /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation Neuron_impl_1 in project /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron.psp.
new_project -name Neuron -folder /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth -createimpl_name Neuron_impl_1
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s1000ft256 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s1000ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s1000ft256 -speed -5
# COMMAND: setup_design -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
setup_design -max_fanout=10000
# COMMAND: save_project
# Info: [9562]: Saved implementation Neuron_impl_1 in project /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron.psp.
save_project
# COMMAND: add_input_file {../../rtl/neuron/neuron.sv}
add_input_file {../../rtl/neuron/neuron.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron_data.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron_data.sv}
# COMMAND: add_input_file {../../rtl/sync_lib/w_res.sv ../../rtl/sync_lib/demux.sv ../../rtl/sync_lib/mux.sv ../../rtl/sync_lib/register.sv}
add_input_file {../../rtl/sync_lib/w_res.sv ../../rtl/sync_lib/demux.sv ../../rtl/sync_lib/mux.sv ../../rtl/sync_lib/register.sv}
# COMMAND: add_input_file {../../rtl/async_lib/mutex.sv ../../rtl/async_lib/arbiter.sv ../../rtl/async_lib/arbiter_2b.sv ../../rtl/async_lib/arbiter_2b_rev2.sv ../../rtl/async_lib/arbiter_2b_rev3.sv ../../rtl/async_lib/arbiter_cascade.sv ../../rtl/async_lib/cascade_architecture.sv ../../rtl/async_lib/ctrl.sv ../../rtl/async_lib/ctrl_rst_on.sv ../../rtl/async_lib/fork_block.sv ../../rtl/async_lib/fork_param.sv ../../rtl/async_lib/fsm_try.sv ../../rtl/async_lib/join_block.sv ../../rtl/async_lib/join_param.sv ../../rtl/async_lib/muller.sv ../../rtl/async_lib/muller_rst_on.sv}
add_input_file {../../rtl/async_lib/mutex.sv ../../rtl/async_lib/arbiter.sv ../../rtl/async_lib/arbiter_2b.sv ../../rtl/async_lib/arbiter_2b_rev2.sv ../../rtl/async_lib/arbiter_2b_rev3.sv ../../rtl/async_lib/arbiter_cascade.sv ../../rtl/async_lib/cascade_architecture.sv ../../rtl/async_lib/ctrl.sv ../../rtl/async_lib/ctrl_rst_on.sv ../../rtl/async_lib/fork_block.sv ../../rtl/async_lib/fork_param.sv ../../rtl/async_lib/fsm_try.sv ../../rtl/async_lib/join_block.sv ../../rtl/async_lib/join_param.sv ../../rtl/async_lib/muller.sv ../../rtl/async_lib/muller_rst_on.sv}
# COMMAND: move_input_file -from {0} -to 22
move_input_file -from {0} -to 22
# COMMAND: setup_design -basename=neuron_synth -verilog=true -vendor_constraint_file=false
setup_design -basename=neuron_synth -verilog=true -vendor_constraint_file=false
# COMMAND: save_project
# Info: [9562]: Saved implementation Neuron_impl_1 in project /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron.psp.
save_project
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/mutex.sv" ...
# Error: [41126]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/mutex.sv", line 15: System function ( $urandom ) is not supported. Design Unit containing this construct will not be compiled.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv" ...
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 24: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 25: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 26: Only constant expression is allowed here.
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Variable name ( layer_size ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv line 21.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Syntax error near ( = ).
# Info: [40000]: genvar layer_size = <-
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 33: Only constant expression is allowed here.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 36: Syntax error near ( = ).
# Info: [40000]: layer_size = <-
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 57: Only constant expression is allowed here.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (layer_size) has not been assigned any value yet.
# Error: [41383]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 61: Part select index is not constant.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 64: Syntax error near ( endgenerate ).
# Info: [40000]: endgenerate <-
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( ceil ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( ceil ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 9: Syntax error near ( ; ).
# Info: [40000]: input logic [n-1:0] entries; <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 11: ( selector_entries ) is declared as output though not in module header.
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 12: ( req ) is declared as output though not in module header.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 14: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: Variable name ( all_req_out ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv line 17.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41607]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Identifier ( i ) not declared in current scope.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 30: Syntax error near ( [ ).
# Info: [40000]: arbiter_2b arb(.req_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 31: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 32: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 33: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 34: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Task or function name ( i ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_fork (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Syntax error near ( ; ).
# Info: [40000]: input logic [log2((sizen-1)):0] L_layer_request; <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41648]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: ( R_layer_request ) is declared as input though not in module header.
# Error: [41648]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: ( register_acknowledge ) is declared as input though not in module header.
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: ( register_activation ) is declared as output though not in module header.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 15: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 19: Syntax error near ( = ).
# Info: [40000]: register_activation = <-
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 16: Task or function name ( bigsize ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 17: Task or function name ( bigsize ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 22: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 23: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 24: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 25: Task or function name ( sizem ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_join (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/mutex.sv" ...
# Error: [41126]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/mutex.sv", line 15: System function ( $urandom ) is not supported. Design Unit containing this construct will not be compiled.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv" ...
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 24: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 25: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 26: Only constant expression is allowed here.
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Variable name ( layer_size ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv line 21.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Syntax error near ( = ).
# Info: [40000]: genvar layer_size = <-
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 33: Only constant expression is allowed here.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 36: Syntax error near ( = ).
# Info: [40000]: layer_size = <-
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 57: Only constant expression is allowed here.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (layer_size) has not been assigned any value yet.
# Error: [41383]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 61: Part select index is not constant.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 64: Syntax error near ( endgenerate ).
# Info: [40000]: endgenerate <-
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( ceil ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( ceil ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 9: Syntax error near ( ; ).
# Info: [40000]: input logic [n-1:0] entries; <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 11: ( selector_entries ) is declared as output though not in module header.
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 12: ( req ) is declared as output though not in module header.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 14: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: Variable name ( all_req_out ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv line 17.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41607]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Identifier ( i ) not declared in current scope.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 30: Syntax error near ( [ ).
# Info: [40000]: arbiter_2b arb(.req_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 31: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 32: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 33: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 34: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Task or function name ( i ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_fork (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Syntax error near ( ; ).
# Info: [40000]: input logic [log2((sizen-1)):0] L_layer_request; <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41648]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: ( R_layer_request ) is declared as input though not in module header.
# Error: [41648]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: ( register_acknowledge ) is declared as input though not in module header.
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: ( register_activation ) is declared as output though not in module header.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 15: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 19: Syntax error near ( = ).
# Info: [40000]: register_activation = <-
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 16: Task or function name ( bigsize ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 17: Task or function name ( bigsize ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 22: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 23: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 24: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 25: Task or function name ( sizem ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_join (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s1000ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation Neuron_impl_1 in project /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron.psp.
open_project /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/mutex.sv" ...
# Error: [41126]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/mutex.sv", line 15: System function ( $urandom ) is not supported. Design Unit containing this construct will not be compiled.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv" ...
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 24: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 25: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 26: Only constant expression is allowed here.
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Variable name ( layer_size ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv line 21.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Syntax error near ( = ).
# Info: [40000]: genvar layer_size = <-
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 33: Only constant expression is allowed here.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 36: Syntax error near ( = ).
# Info: [40000]: layer_size = <-
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 57: Only constant expression is allowed here.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (layer_size) has not been assigned any value yet.
# Error: [41383]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 61: Part select index is not constant.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 64: Syntax error near ( endgenerate ).
# Info: [40000]: endgenerate <-
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( ceil ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( ceil ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 9: Syntax error near ( ; ).
# Info: [40000]: input logic [n-1:0] entries; <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 11: ( selector_entries ) is declared as output though not in module header.
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 12: ( req ) is declared as output though not in module header.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 14: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: Variable name ( all_req_out ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv line 17.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41607]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Identifier ( i ) not declared in current scope.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 30: Syntax error near ( [ ).
# Info: [40000]: arbiter_2b arb(.req_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 31: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 32: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 33: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 34: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Task or function name ( i ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_fork (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Syntax error near ( ; ).
# Info: [40000]: input logic [log2((sizen-1)):0] L_layer_request; <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41648]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: ( R_layer_request ) is declared as input though not in module header.
# Error: [41648]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: ( register_acknowledge ) is declared as input though not in module header.
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: ( register_activation ) is declared as output though not in module header.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 15: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 19: Syntax error near ( = ).
# Info: [40000]: register_activation = <-
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 9: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 10: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 11: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 13: Task or function name ( sizen ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 16: Task or function name ( bigsize ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 17: Task or function name ( bigsize ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 22: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 23: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 24: Task or function name ( sizem ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fsm_try.sv", line 25: Task or function name ( sizem ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_join (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/mutex.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/mutex.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/fsm_try.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/fsm_try.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv" ...
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 24: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 25: Only constant expression is allowed here.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 26: Only constant expression is allowed here.
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Variable name ( layer_size ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv line 21.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 31: Syntax error near ( = ).
# Info: [40000]: genvar layer_size = <-
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 33: Only constant expression is allowed here.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 36: Syntax error near ( = ).
# Info: [40000]: layer_size = <-
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 39: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 51: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (layer_size) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 52: Genvar (j) has not been assigned any value yet.
# Error: [41811]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 57: Only constant expression is allowed here.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (j) has not been assigned any value yet.
# Error: [41815]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 59: Genvar (layer_size) has not been assigned any value yet.
# Error: [41383]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 61: Part select index is not constant.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 64: Syntax error near ( endgenerate ).
# Info: [40000]: endgenerate <-
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 15: Task or function name ( ceil ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( log2 ) not defined.
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter.sv", line 19: Task or function name ( ceil ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 9: Syntax error near ( ; ).
# Info: [40000]: input logic [n-1:0] entries; <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 11: ( selector_entries ) is declared as output though not in module header.
# Error: [41649]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 12: ( req ) is declared as output though not in module header.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 14: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [41601]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: Variable name ( all_req_out ) previously declared in /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv line 17.
# Warning: [45726]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 22: The testcase might work using vcs_compat flag. Please use 'setup_design -vcs_compat' for enabling the option.
# Error: [41607]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Identifier ( i ) not declared in current scope.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 30: Syntax error near ( [ ).
# Info: [40000]: arbiter_2b arb(.req_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 31: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 32: Syntax error near ( i ).
# Info: [40000]: assign all_req_in[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 33: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 34: Syntax error near ( i ).
# Info: [40000]: assign selector_entries[2i <-  [ Expected Token(s): `MINUS_COLON' or `PLUS_COLON' or `':'' or `']'' ]
# Error: [41350]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/cascade_architecture.sv", line 29: Task or function name ( i ) not defined.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_fork (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv" ...
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 21: Syntax error near ( [ ).
# Info: [40000]: muller #(.size(2)) muller_join (.data_in[ <-  [ Expected Token(s): `'('' or `')'' or `','' ]
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 24: Illegal combination of procedural and continuous assignment found for variable ( ack_in1 ).
# Error: [42690]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_block.sv", line 25: Illegal combination of procedural and continuous assignment found for variable ( ack_in2 ).
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/join_block.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/join_block.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/fork_block.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/fork_block.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/fork_param.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/fork_param.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/join_param.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/join_param.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/cascade_architecture.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/cascade_architecture.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/arbiter.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/async_lib/arbiter.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for packed type to unpacked type.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Syntax error near ( b ).
# Info: [40000]: parameter integer delay_v [1:0] = 2b <-  [ Expected Token(s): `')'' or `','' ]
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# Warning: [15238]: Input file /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv already exists in the list. Command options ignored.
add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for packed type to unpacked type.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Syntax error near ( b ).
# Info: [40000]: parameter integer delay_v [1:0] = 2b <-  [ Expected Token(s): `')'' or `','' ]
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: move_input_file -from {14} -to 12
move_input_file -from {14} -to 12
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for packed type to unpacked type.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for packed type to unpacked type.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: move_input_file -from {14} -to 10
move_input_file -from {14} -to 10
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: move_input_file -from {14} -to 12
move_input_file -from {14} -to 12
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42450]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Cannot specify packed dimension for this type
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42450]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Cannot specify packed dimension for this type
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42450]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Cannot specify packed dimension for this type
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [42450]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Cannot specify packed dimension for this type
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron.sv ../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron.sv ../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: move_input_file -from {13} -to 14
move_input_file -from {13} -to 14
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42450]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Cannot specify packed dimension for this type
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [42450]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Cannot specify packed dimension for this type
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for packed type to unpacked type.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for packed type to unpacked type.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron.sv ../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron.sv ../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for packed type to unpacked type.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Syntax error near ( 1 ).
# Info: [40000]: parameter integer            delay_v [2] = 1, 1 <-
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for packed type to unpacked type.
# Error: [41482]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Syntax error near ( 1 ).
# Info: [40000]: parameter integer delay_v [2]  = 1, 1 <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv ../../rtl/neuron/neuron.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [41385]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Concatenations may not have unsized constant.
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 14: Incompatible assignment found, for unpacked array.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron.sv /tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron.sv ../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron.sv ../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: move_input_file -from {13} -to 14
move_input_file -from {13} -to 14
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Error: [42608]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 12: Incompatible assignment found, for unpacked array.
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
remove_input_file {/tp/xph2sei/xph2sei403/MiniProjet/rtl/neuron/neuron_ctrl.sv}
# COMMAND: add_input_file {../../rtl/neuron/neuron_ctrl.sv}
add_input_file {../../rtl/neuron/neuron_ctrl.sv}
# COMMAND: move_input_file -from {14} -to 13
move_input_file -from {14} -to 13
# COMMAND: move_input_file -from {14} -to 12
move_input_file -from {14} -to 12
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Warning: [15258]: Multiple tops found: wires
# Info:      arbiter_2b
# Info:      arbiter_2b_rev2
# Info:      arbiter_cascade
# Info:      neuron
# Info: [656]: Top module of the design is set to: neuron.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44506]: Module muller{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 27: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl: Pre-processing...
# Info: [44506]: Module muller_rst_on{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 29: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl_rst_on: Pre-processing...
# Info: [44506]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 67: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 71: Inter-assignment delay not supported for compilation. Ignoring delay...
# Info: [44506]: Module register{size=>4}: Pre-processing...
# Info: [44506]: Module register{size=>5}: Pre-processing...
# Info: [44506]: Module register: Pre-processing...
# Info: [44506]: Module mux{data_bits=>4,sel_bits=>1}: Pre-processing...
# Info: [44506]: Module neuron_data{thold=>8,data_bits=>4}: Pre-processing...
# Info: [44522]: Root Module neuron: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 59: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45729]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv", line 26: data_out_register_5 has never been used.
# Info: [44508]: Module muller{size=>2}: Compiling...
# Info: [44508]: Module ctrl: Compiling...
# Info: [44508]: Module muller_rst_on{size=>2}: Compiling...
# Info: [44508]: Module ctrl_rst_on: Compiling...
# Info: [44508]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Compiling...
# Info: [44508]: Module register{size=>4}: Compiling...
# Info: [44508]: Module register{size=>5}: Compiling...
# Info: [44508]: Module register: Compiling...
# Info: [44508]: Module mux{data_bits=>4,sel_bits=>1}: Compiling...
# Info: [44508]: Module neuron_data{thold=>8,data_bits=>4}: Compiling...
# Info: [44523]: Root Module neuron: Compiling...
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 15: Latch inferred for net data_out inside always_ff block
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 17: Latch inferred for net data_out inside always_ff block
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[3:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[4:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[0:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 379.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [4563]: Unable to resolve reference to an Instance: fork_main of Cell work.fork_param_size_2_main_neuron.
# Error: [4563]: Unable to resolve reference to an Instance: join_main of Cell work.join_param_size_2_main_neuron.
# Error: [619]: Found unresolved black-boxes in the design, please fix the previous error messages before continuing
compile
# COMMAND: add_input_file {../../rtl/async_lib/join_param.sv}
add_input_file {../../rtl/async_lib/join_param.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Warning: [15258]: Multiple tops found: wires
# Info:      arbiter_2b
# Info:      arbiter_2b_rev2
# Info:      arbiter_cascade
# Info:      neuron
# Info: [656]: Top module of the design is set to: neuron.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44506]: Module muller{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 27: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl: Pre-processing...
# Info: [44506]: Module muller_rst_on{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 29: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl_rst_on: Pre-processing...
# Info: [44506]: Module join_param{size=>2}: Pre-processing...
# Info: [44506]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 67: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 71: Inter-assignment delay not supported for compilation. Ignoring delay...
# Info: [44506]: Module register{size=>4}: Pre-processing...
# Info: [44506]: Module register{size=>5}: Pre-processing...
# Info: [44506]: Module register: Pre-processing...
# Info: [44506]: Module mux{data_bits=>4,sel_bits=>1}: Pre-processing...
# Info: [44506]: Module neuron_data{thold=>8,data_bits=>4}: Pre-processing...
# Info: [44522]: Root Module neuron: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 59: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45729]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv", line 26: data_out_register_5 has never been used.
# Info: [44508]: Module muller{size=>2}: Compiling...
# Info: [44508]: Module ctrl: Compiling...
# Info: [44508]: Module muller_rst_on{size=>2}: Compiling...
# Info: [44508]: Module ctrl_rst_on: Compiling...
# Info: [44508]: Module join_param{size=>2}: Compiling...
# Info: [44508]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Compiling...
# Info: [44508]: Module register{size=>4}: Compiling...
# Info: [44508]: Module register{size=>5}: Compiling...
# Info: [44508]: Module register: Compiling...
# Info: [44508]: Module mux{data_bits=>4,sel_bits=>1}: Compiling...
# Info: [44508]: Module neuron_data{thold=>8,data_bits=>4}: Compiling...
# Info: [44523]: Root Module neuron: Compiling...
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 15: Latch inferred for net data_out inside always_ff block
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 17: Latch inferred for net data_out inside always_ff block
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[3:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[4:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[0:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 397.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Error: [4563]: Unable to resolve reference to an Instance: fork_main of Cell work.fork_param_size_2_main_neuron.
# Error: [619]: Found unresolved black-boxes in the design, please fix the previous error messages before continuing
compile
# COMMAND: add_input_file {../../rtl/async_lib/fork_param.sv}
add_input_file {../../rtl/async_lib/fork_param.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_param.sv" ...
# Warning: [15258]: Multiple tops found: wires
# Info:      arbiter_2b
# Info:      arbiter_2b_rev2
# Info:      arbiter_cascade
# Info:      neuron
# Info: [656]: Top module of the design is set to: neuron.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44506]: Module muller{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 27: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl: Pre-processing...
# Info: [44506]: Module muller_rst_on{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 29: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl_rst_on: Pre-processing...
# Info: [44506]: Module join_param{size=>2}: Pre-processing...
# Info: [44506]: Module fork_param{size=>2}: Pre-processing...
# Info: [44506]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 67: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 71: Inter-assignment delay not supported for compilation. Ignoring delay...
# Info: [44506]: Module register{size=>4}: Pre-processing...
# Info: [44506]: Module register{size=>5}: Pre-processing...
# Info: [44506]: Module register: Pre-processing...
# Info: [44506]: Module mux{data_bits=>4,sel_bits=>1}: Pre-processing...
# Info: [44506]: Module neuron_data{thold=>8,data_bits=>4}: Pre-processing...
# Info: [44522]: Root Module neuron: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 59: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45729]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv", line 26: data_out_register_5 has never been used.
# Info: [44508]: Module muller{size=>2}: Compiling...
# Info: [44508]: Module ctrl: Compiling...
# Info: [44508]: Module muller_rst_on{size=>2}: Compiling...
# Info: [44508]: Module ctrl_rst_on: Compiling...
# Info: [44508]: Module join_param{size=>2}: Compiling...
# Info: [44508]: Module fork_param{size=>2}: Compiling...
# Info: [44508]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Compiling...
# Info: [44508]: Module register{size=>4}: Compiling...
# Info: [44508]: Module register{size=>5}: Compiling...
# Info: [44508]: Module register: Compiling...
# Info: [44508]: Module mux{data_bits=>4,sel_bits=>1}: Compiling...
# Info: [44508]: Module neuron_data{thold=>8,data_bits=>4}: Compiling...
# Info: [44523]: Root Module neuron: Compiling...
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 15: Latch inferred for net data_out inside always_ff block
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 17: Latch inferred for net data_out inside always_ff block
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[3:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[4:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[0:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 415.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Error: Net is driven by multiple primitive gates --  NET: data_out(3)  DRIVING GATE: reg_data_out(3)
# Info:  PORT out OF BUF: ix9  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(3)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(2)  DRIVING GATE: reg_data_out(2)
# Info:  PORT out OF BUF: ix7  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(2)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(1)  DRIVING GATE: reg_data_out(1)
# Info:  PORT out OF BUF: ix5  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(1)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(0)  DRIVING GATE: reg_data_out(0)
# Info:  PORT out OF BUF: ix3  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(0)  PORT out OF BLOCK: work/register_size_4/INTERFACE
compile
# COMMAND: move_input_file -from {14} -to 16
move_input_file -from {14} -to 16
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Warning: [15258]: Multiple tops found: wires
# Info:      arbiter_2b
# Info:      arbiter_2b_rev2
# Info:      arbiter_cascade
# Info:      neuron
# Info: [656]: Top module of the design is set to: neuron.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44506]: Module muller{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 27: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl: Pre-processing...
# Info: [44506]: Module muller_rst_on{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 29: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl_rst_on: Pre-processing...
# Info: [44506]: Module join_param{size=>2}: Pre-processing...
# Info: [44506]: Module fork_param{size=>2}: Pre-processing...
# Info: [44506]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 67: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 71: Inter-assignment delay not supported for compilation. Ignoring delay...
# Info: [44506]: Module register{size=>4}: Pre-processing...
# Info: [44506]: Module register{size=>5}: Pre-processing...
# Info: [44506]: Module register: Pre-processing...
# Info: [44506]: Module mux{data_bits=>4,sel_bits=>1}: Pre-processing...
# Info: [44506]: Module neuron_data{thold=>8,data_bits=>4}: Pre-processing...
# Info: [44522]: Root Module neuron: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 59: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45729]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv", line 26: data_out_register_5 has never been used.
# Info: [44508]: Module muller{size=>2}: Compiling...
# Info: [44508]: Module ctrl: Compiling...
# Info: [44508]: Module muller_rst_on{size=>2}: Compiling...
# Info: [44508]: Module ctrl_rst_on: Compiling...
# Info: [44508]: Module join_param{size=>2}: Compiling...
# Info: [44508]: Module fork_param{size=>2}: Compiling...
# Info: [44508]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Compiling...
# Info: [44508]: Module register{size=>4}: Compiling...
# Info: [44508]: Module register{size=>5}: Compiling...
# Info: [44508]: Module register: Compiling...
# Info: [44508]: Module mux{data_bits=>4,sel_bits=>1}: Compiling...
# Info: [44508]: Module neuron_data{thold=>8,data_bits=>4}: Compiling...
# Info: [44523]: Root Module neuron: Compiling...
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 15: Latch inferred for net data_out inside always_ff block
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 17: Latch inferred for net data_out inside always_ff block
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[3:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[4:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[0:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 415.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Error: Net is driven by multiple primitive gates --  NET: data_out(3)  DRIVING GATE: reg_data_out(3)
# Info:  PORT out OF BUF: ix9  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(3)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(2)  DRIVING GATE: reg_data_out(2)
# Info:  PORT out OF BUF: ix7  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(2)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(1)  DRIVING GATE: reg_data_out(1)
# Info:  PORT out OF BUF: ix5  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(1)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(0)  DRIVING GATE: reg_data_out(0)
# Info:  PORT out OF BUF: ix3  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(0)  PORT out OF BLOCK: work/register_size_4/INTERFACE
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/w_res.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/demux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/mux.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev2.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_2b_rev3.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/arbiter_cascade.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/ctrl_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/join_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/fork_param.sv" ...
# Info: [41002]: Analyzing input file "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv" ...
# Warning: [15258]: Multiple tops found: wires
# Info:      arbiter_2b
# Info:      arbiter_2b_rev2
# Info:      arbiter_cascade
# Info:      neuron
# Info: [656]: Top module of the design is set to: neuron.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44506]: Module muller{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 27: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl: Pre-processing...
# Info: [44506]: Module muller_rst_on{size=>2}: Pre-processing...
# Warning: [45737]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 29: Feedback loop formed due to assignment of the form a <= a.
# Info: [44506]: Module ctrl_rst_on: Pre-processing...
# Info: [44506]: Module join_param{size=>2}: Pre-processing...
# Info: [44506]: Module fork_param{size=>2}: Pre-processing...
# Info: [44506]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 67: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_ctrl.sv", line 71: Inter-assignment delay not supported for compilation. Ignoring delay...
# Info: [44506]: Module register{size=>4}: Pre-processing...
# Info: [44506]: Module register{size=>5}: Pre-processing...
# Info: [44506]: Module register: Pre-processing...
# Info: [44506]: Module mux{data_bits=>4,sel_bits=>1}: Pre-processing...
# Info: [44506]: Module neuron_data{thold=>8,data_bits=>4}: Pre-processing...
# Info: [44522]: Root Module neuron: Pre-processing...
# Warning: [45490]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron.sv", line 59: Inter-assignment delay not supported for compilation. Ignoring delay...
# Warning: [45729]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/neuron/neuron_data.sv", line 26: data_out_register_5 has never been used.
# Info: [44508]: Module muller{size=>2}: Compiling...
# Info: [44508]: Module ctrl: Compiling...
# Info: [44508]: Module muller_rst_on{size=>2}: Compiling...
# Info: [44508]: Module ctrl_rst_on: Compiling...
# Info: [44508]: Module join_param{size=>2}: Compiling...
# Info: [44508]: Module fork_param{size=>2}: Compiling...
# Info: [44508]: Module neuron_ctrl{delay_v=>64_s_h0000000100000001}: Compiling...
# Info: [44508]: Module register{size=>4}: Compiling...
# Info: [44508]: Module register{size=>5}: Compiling...
# Info: [44508]: Module register: Compiling...
# Info: [44508]: Module mux{data_bits=>4,sel_bits=>1}: Compiling...
# Info: [44508]: Module neuron_data{thold=>8,data_bits=>4}: Compiling...
# Info: [44523]: Root Module neuron: Compiling...
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller.sv", line 15: Latch inferred for net data_out inside always_ff block
# Warning: [45568]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/async_lib/muller_rst_on.sv", line 17: Latch inferred for net data_out inside always_ff block
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[3:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[4:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 22: Optimizing state bit(s) data_out[0:0] to constant 0
# Info: [45193]: "/tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/../../rtl/sync_lib/register.sv", line 14: Net rst is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 415.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1.
# Error: Net is driven by multiple primitive gates --  NET: data_out(3)  DRIVING GATE: reg_data_out(3)
# Info:  PORT out OF BUF: ix9  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(3)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(2)  DRIVING GATE: reg_data_out(2)
# Info:  PORT out OF BUF: ix7  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(2)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(1)  DRIVING GATE: reg_data_out(1)
# Info:  PORT out OF BUF: ix5  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(1)  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Error: Net is driven by multiple primitive gates --  NET: data_out(0)  DRIVING GATE: reg_data_out(0)
# Info:  PORT out OF BUF: ix3  PORT out OF BLOCK: work/register_size_4/INTERFACE
# Info:  PORT out OF DFF: reg_data_out(0)  PORT out OF BLOCK: work/register_size_4/INTERFACE
compile
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s1000ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation Neuron_impl_1 in project /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron.psp.
open_project /tp/xph2sei/xph2sei403/MiniProjet/fpga/synth/Neuron.psp
# COMMAND: exit -force
