Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jan 20 15:46:32 2022
| Host         : tony-MJ running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           25 |
| Yes          | No                    | No                     |              21 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+-----------------------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+-----------------------------------+------------------+----------------+--------------+
|  clk_div_inst/inst/clk_out1 | eqOp15_in     |                                   |                1 |              1 |         1.00 |
|  clk_div_inst/inst/clk_out1 |               |                                   |                6 |              6 |         1.00 |
|  clk_div_inst/inst/clk_out1 |               | mem_instance/SR[0]                |                3 |              7 |         2.33 |
|  clk_div_inst/inst/clk_out1 |               | mem_instance/h_cntr_reg_reg[0][0] |                3 |              7 |         2.33 |
|  clk_div_inst/inst/clk_out1 | eqOp15_in     | v_cntr_reg0                       |                3 |              9 |         3.00 |
|  clk_div_inst/inst/clk_out1 |               | eqOp15_in                         |                3 |             10 |         3.33 |
|  clk_div_inst/inst/clk_out1 |               | vga_red_reg[3]_i_1_n_0            |                9 |             12 |         1.33 |
|  clk_div_inst/inst/clk_out1 | eqOp          |                                   |                8 |             20 |         2.50 |
|  clk_div_inst/inst/clk_out1 |               | eqOp                              |                7 |             25 |         3.57 |
+-----------------------------+---------------+-----------------------------------+------------------+----------------+--------------+


