
module solar (clk, LSN, LSE, LSS, LSW, MN, ME, MS, MW)
input [7:0] LSN, LSE, LSS, LSW;
output MN, ME, MS, MW;
parameter [2:0] S_IDLE = 3'b000, S_MN = 3'b001, S_ME = 3'b010, S_MS = 3'b011, S_MW = 3'b100;
reg [2:0] state, next_state:

always@(posedge clk)
begin
	if(rst) state = S_IDLE;
	else state = next_state;
end

always@(LSN or LSE or LSS or LSW or state)
begin
	case(state)
		
end

endmodule