<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4079" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4079{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4079{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4079{left:590px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4079{left:70px;bottom:1084px;}
#t5_4079{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t6_4079{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_4079{left:70px;bottom:1045px;}
#t8_4079{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_4079{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_4079{left:70px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_4079{left:70px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_4079{left:70px;bottom:940px;letter-spacing:-0.09px;}
#td_4079{left:156px;bottom:940px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#te_4079{left:70px;bottom:916px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_4079{left:70px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tg_4079{left:70px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_4079{left:70px;bottom:858px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#ti_4079{left:70px;bottom:841px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_4079{left:70px;bottom:824px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tk_4079{left:70px;bottom:800px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#tl_4079{left:70px;bottom:783px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_4079{left:70px;bottom:757px;}
#tn_4079{left:96px;bottom:760px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_4079{left:96px;bottom:735px;}
#tp_4079{left:122px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tq_4079{left:96px;bottom:711px;}
#tr_4079{left:122px;bottom:711px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_4079{left:122px;bottom:694px;letter-spacing:-0.14px;}
#tt_4079{left:96px;bottom:670px;}
#tu_4079{left:122px;bottom:670px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_4079{left:122px;bottom:653px;letter-spacing:-0.14px;}
#tw_4079{left:70px;bottom:627px;}
#tx_4079{left:96px;bottom:630px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#ty_4079{left:96px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#tz_4079{left:838px;bottom:620px;}
#t10_4079{left:96px;bottom:597px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t11_4079{left:96px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_4079{left:96px;bottom:555px;}
#t13_4079{left:122px;bottom:555px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_4079{left:96px;bottom:531px;}
#t15_4079{left:122px;bottom:531px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_4079{left:122px;bottom:514px;letter-spacing:-0.14px;}
#t17_4079{left:70px;bottom:488px;}
#t18_4079{left:96px;bottom:491px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_4079{left:96px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1a_4079{left:96px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_4079{left:96px;bottom:433px;}
#t1c_4079{left:122px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_4079{left:96px;bottom:409px;}
#t1e_4079{left:122px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_4079{left:122px;bottom:392px;letter-spacing:-0.14px;}
#t1g_4079{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_4079{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_4079{left:70px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_4079{left:70px;bottom:317px;letter-spacing:-0.37px;word-spacing:-0.27px;}
#t1k_4079{left:70px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1l_4079{left:70px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_4079{left:70px;bottom:259px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1n_4079{left:70px;bottom:242px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1o_4079{left:70px;bottom:218px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1p_4079{left:70px;bottom:201px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_4079{left:70px;bottom:184px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1r_4079{left:70px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_4079{left:70px;bottom:133px;}
#t1t_4079{left:96px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_4079{left:96px;bottom:120px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_4079{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4079{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4079{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4079{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4079{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4079{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4079" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4079Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4079" style="-webkit-user-select: none;"><object width="935" height="1210" data="4079/4079.svg" type="image/svg+xml" id="pdf4079" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4079" class="t s1_4079">Vol. 3C </span><span id="t2_4079" class="t s1_4079">29-23 </span>
<span id="t3_4079" class="t s2_4079">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4079" class="t s3_4079">• </span><span id="t5_4079" class="t s4_4079">VMX transitions are not required to invalidate any guest-physical mappings. If the “enable VPID” VM-execution </span>
<span id="t6_4079" class="t s4_4079">control is 1, VMX transitions are not required to invalidate any linear mappings or combined mappings. </span>
<span id="t7_4079" class="t s3_4079">• </span><span id="t8_4079" class="t s4_4079">The VMXOFF and VMXON instructions are not required to invalidate any linear mappings, guest-physical </span>
<span id="t9_4079" class="t s4_4079">mappings, or combined mappings. </span>
<span id="ta_4079" class="t s4_4079">A logical processor may invalidate any cached mappings at any time. For this reason, the operations identified </span>
<span id="tb_4079" class="t s4_4079">above may invalidate the indicated mappings despite the fact that doing so is not required. </span>
<span id="tc_4079" class="t s5_4079">29.4.3.3 </span><span id="td_4079" class="t s5_4079">Guidelines for Use of the INVVPID Instruction </span>
<span id="te_4079" class="t s4_4079">The need for VMM software to use the INVVPID instruction depends on how that software is virtualizing memory. </span>
<span id="tf_4079" class="t s4_4079">If EPT is not in use, it is likely that the VMM is virtualizing the guest paging structures. Such a VMM may configure </span>
<span id="tg_4079" class="t s4_4079">the VMCS so that all or some of the operations that invalidate entries the TLBs and the paging-structure caches </span>
<span id="th_4079" class="t s4_4079">(e.g., the INVLPG instruction) cause VM exits. If VMM software is emulating these operations, it may be necessary </span>
<span id="ti_4079" class="t s4_4079">to use the INVVPID instruction to ensure that the logical processor’s TLBs and the paging-structure caches are </span>
<span id="tj_4079" class="t s4_4079">appropriately invalidated. </span>
<span id="tk_4079" class="t s4_4079">Requirements of when software should use the INVVPID instruction depend on the specific algorithm being used for </span>
<span id="tl_4079" class="t s4_4079">page-table virtualization. The following items provide guidelines for software developers: </span>
<span id="tm_4079" class="t s3_4079">• </span><span id="tn_4079" class="t s4_4079">Emulation of the INVLPG instruction may require execution of the INVVPID instruction as follows: </span>
<span id="to_4079" class="t s4_4079">— </span><span id="tp_4079" class="t s4_4079">The INVVPID type is individual-address (0). </span>
<span id="tq_4079" class="t s4_4079">— </span><span id="tr_4079" class="t s4_4079">The VPID in the INVVPID descriptor is the one assigned to the virtual processor whose execution is being </span>
<span id="ts_4079" class="t s4_4079">emulated. </span>
<span id="tt_4079" class="t s4_4079">— </span><span id="tu_4079" class="t s4_4079">The linear address in the INVVPID descriptor is that of the operand of the INVLPG instruction being </span>
<span id="tv_4079" class="t s4_4079">emulated. </span>
<span id="tw_4079" class="t s3_4079">• </span><span id="tx_4079" class="t s4_4079">Some instructions invalidate all entries in the TLBs and paging-structure caches—except for global translations. </span>
<span id="ty_4079" class="t s4_4079">An example is the MOV to CR3 instruction. (See Section 4.10, “Caching Translation Information,” in the Intel </span>
<span id="tz_4079" class="t s6_4079">® </span>
<span id="t10_4079" class="t s4_4079">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, for details regarding global translations.) </span>
<span id="t11_4079" class="t s4_4079">Emulation of such an instruction may require execution of the INVVPID instruction as follows: </span>
<span id="t12_4079" class="t s4_4079">— </span><span id="t13_4079" class="t s4_4079">The INVVPID type is single-context-retaining-globals (3). </span>
<span id="t14_4079" class="t s4_4079">— </span><span id="t15_4079" class="t s4_4079">The VPID in the INVVPID descriptor is the one assigned to the virtual processor whose execution is being </span>
<span id="t16_4079" class="t s4_4079">emulated. </span>
<span id="t17_4079" class="t s3_4079">• </span><span id="t18_4079" class="t s4_4079">Some instructions invalidate all entries in the TLBs and paging-structure caches—including for global transla- </span>
<span id="t19_4079" class="t s4_4079">tions. An example is the MOV to CR4 instruction if the value of value of bit 4 (page global enable—PGE) is </span>
<span id="t1a_4079" class="t s4_4079">changing. Emulation of such an instruction may require execution of the INVVPID instruction as follows: </span>
<span id="t1b_4079" class="t s4_4079">— </span><span id="t1c_4079" class="t s4_4079">The INVVPID type is single-context (1). </span>
<span id="t1d_4079" class="t s4_4079">— </span><span id="t1e_4079" class="t s4_4079">The VPID in the INVVPID descriptor is the one assigned to the virtual processor whose execution is being </span>
<span id="t1f_4079" class="t s4_4079">emulated. </span>
<span id="t1g_4079" class="t s4_4079">If EPT is not in use, the logical processor associates all mappings it creates with the current VPID, and it will use </span>
<span id="t1h_4079" class="t s4_4079">such mappings to translate linear addresses. For that reason, a VMM should not use the same VPID for different </span>
<span id="t1i_4079" class="t s4_4079">non-EPT guests that use different page tables. Doing so may result in one guest using translations that pertain to </span>
<span id="t1j_4079" class="t s4_4079">the other. </span>
<span id="t1k_4079" class="t s4_4079">If EPT is in use, the instructions enumerated above might not be configured to cause VM exits and the VMM might </span>
<span id="t1l_4079" class="t s4_4079">not be emulating them. In that case, executions of the instructions by guest software properly invalidate the </span>
<span id="t1m_4079" class="t s4_4079">required entries in the TLBs and paging-structure caches (see Section 29.4.3.1); execution of the INVVPID instruc- </span>
<span id="t1n_4079" class="t s4_4079">tion is not required. </span>
<span id="t1o_4079" class="t s4_4079">If EPT is in use, the logical processor associates all mappings it creates with the value of bits 51:12 of current EPTP. </span>
<span id="t1p_4079" class="t s4_4079">If a VMM uses different EPTP values for different guests, it may use the same VPID for those guests. Doing so </span>
<span id="t1q_4079" class="t s4_4079">cannot result in one guest using translations that pertain to the other. </span>
<span id="t1r_4079" class="t s4_4079">The following guidelines apply more generally and are appropriate even if EPT is in use: </span>
<span id="t1s_4079" class="t s3_4079">• </span><span id="t1t_4079" class="t s4_4079">As detailed in Section 30.4.5, an access to the APIC-access page might not cause an APIC-access VM exit if </span>
<span id="t1u_4079" class="t s4_4079">software does not properly invalidate information that may be cached from the paging structures. If, at one </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
