// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pp_pipeline_accel_Array2xfMat_64_0_2160_3840_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        imgInput_y_466_din,
        imgInput_y_466_full_n,
        imgInput_y_466_write,
        srcPtr_dout,
        srcPtr_empty_n,
        srcPtr_read,
        dstMat_1_dout,
        dstMat_1_empty_n,
        dstMat_1_read,
        dstMat_2_dout,
        dstMat_2_empty_n,
        dstMat_2_read,
        stride_dout,
        stride_empty_n,
        stride_read,
        dstMat_1_out_din,
        dstMat_1_out_full_n,
        dstMat_1_out_write,
        dstMat_2_out_din,
        dstMat_2_out_full_n,
        dstMat_2_out_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [63:0] m_axi_gmem1_WDATA;
output  [7:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [63:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
output  [7:0] imgInput_y_466_din;
input   imgInput_y_466_full_n;
output   imgInput_y_466_write;
input  [63:0] srcPtr_dout;
input   srcPtr_empty_n;
output   srcPtr_read;
input  [31:0] dstMat_1_dout;
input   dstMat_1_empty_n;
output   dstMat_1_read;
input  [31:0] dstMat_2_dout;
input   dstMat_2_empty_n;
output   dstMat_2_read;
input  [31:0] stride_dout;
input   stride_empty_n;
output   stride_read;
output  [31:0] dstMat_1_out_din;
input   dstMat_1_out_full_n;
output   dstMat_1_out_write;
output  [31:0] dstMat_2_out_din;
input   dstMat_2_out_full_n;
output   dstMat_2_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem1_ARVALID;
reg m_axi_gmem1_RREADY;
reg imgInput_y_466_write;
reg srcPtr_read;
reg dstMat_1_read;
reg dstMat_2_read;
reg stride_read;
reg dstMat_1_out_write;
reg dstMat_2_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    srcPtr_blk_n;
reg    dstMat_1_blk_n;
reg    dstMat_2_blk_n;
reg    stride_blk_n;
reg    dstMat_1_out_blk_n;
reg    dstMat_2_out_blk_n;
reg   [63:0] srcPtr_read_reg_106;
reg   [31:0] dstMat_1_read_reg_111;
reg   [31:0] dstMat_2_read_reg_116;
reg   [31:0] stride_read_reg_121;
wire    grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWVALID;
wire   [63:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWADDR;
wire   [0:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWID;
wire   [31:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWLEN;
wire   [2:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWBURST;
wire   [1:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWPROT;
wire   [3:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWQOS;
wire   [3:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWREGION;
wire   [0:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWUSER;
wire    grp_Axi2Mat_1_fu_90_m_axi_gmem1_WVALID;
wire   [63:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_WDATA;
wire   [7:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_WSTRB;
wire    grp_Axi2Mat_1_fu_90_m_axi_gmem1_WLAST;
wire   [0:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_WID;
wire   [0:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_WUSER;
wire    grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARVALID;
wire   [63:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARADDR;
wire   [0:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARID;
wire   [31:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARLEN;
wire   [2:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARBURST;
wire   [1:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARPROT;
wire   [3:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARQOS;
wire   [3:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARREGION;
wire   [0:0] grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARUSER;
wire    grp_Axi2Mat_1_fu_90_m_axi_gmem1_RREADY;
wire    grp_Axi2Mat_1_fu_90_m_axi_gmem1_BREADY;
wire   [7:0] grp_Axi2Mat_1_fu_90_imgInput_y_466_din;
wire    grp_Axi2Mat_1_fu_90_imgInput_y_466_write;
wire    grp_Axi2Mat_1_fu_90_ap_start;
wire    grp_Axi2Mat_1_fu_90_ap_done;
wire    grp_Axi2Mat_1_fu_90_ap_ready;
wire    grp_Axi2Mat_1_fu_90_ap_idle;
reg    grp_Axi2Mat_1_fu_90_ap_continue;
reg    grp_Axi2Mat_1_fu_90_ap_start_reg;
reg    ap_block_state1_ignore_call16;
wire    ap_CS_fsm_state2;
wire    ap_sync_grp_Axi2Mat_1_fu_90_ap_ready;
wire    ap_sync_grp_Axi2Mat_1_fu_90_ap_done;
reg    ap_block_state2_on_subcall_done;
reg    ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_ready;
reg    ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_done;
reg    ap_block_state1;
reg   [1:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_Axi2Mat_1_fu_90_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_ready = 1'b0;
#0 ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_done = 1'b0;
end

pp_pipeline_accel_Axi2Mat_1 grp_Axi2Mat_1_fu_90(
    .m_axi_gmem1_AWVALID(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_Axi2Mat_1_fu_90_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_Axi2Mat_1_fu_90_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_Axi2Mat_1_fu_90_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_Axi2Mat_1_fu_90_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_Axi2Mat_1_fu_90_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_Axi2Mat_1_fu_90_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_Axi2Mat_1_fu_90_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_Axi2Mat_1_fu_90_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_Axi2Mat_1_fu_90_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .imgInput_y_466_din(grp_Axi2Mat_1_fu_90_imgInput_y_466_din),
    .imgInput_y_466_full_n(imgInput_y_466_full_n),
    .imgInput_y_466_write(grp_Axi2Mat_1_fu_90_imgInput_y_466_write),
    .din(srcPtr_read_reg_106),
    .rows(dstMat_1_read_reg_111),
    .cols(dstMat_2_read_reg_116),
    .stride(stride_read_reg_121),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .din_ap_vld(1'b1),
    .rows_ap_vld(1'b1),
    .cols_ap_vld(1'b1),
    .stride_ap_vld(1'b1),
    .ap_start(grp_Axi2Mat_1_fu_90_ap_start),
    .ap_done(grp_Axi2Mat_1_fu_90_ap_done),
    .ap_ready(grp_Axi2Mat_1_fu_90_ap_ready),
    .ap_idle(grp_Axi2Mat_1_fu_90_ap_idle),
    .ap_continue(grp_Axi2Mat_1_fu_90_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_done <= 1'b0;
        end else if ((grp_Axi2Mat_1_fu_90_ap_done == 1'b1)) begin
            ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_ready <= 1'b0;
        end else if ((grp_Axi2Mat_1_fu_90_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Axi2Mat_1_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_Axi2Mat_1_fu_90_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_Axi2Mat_1_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_Axi2Mat_1_fu_90_ap_ready == 1'b1)) begin
            grp_Axi2Mat_1_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dstMat_1_read_reg_111 <= dstMat_1_dout;
        dstMat_2_read_reg_116 <= dstMat_2_dout;
        srcPtr_read_reg_106 <= srcPtr_dout;
        stride_read_reg_121 <= stride_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_1_blk_n = dstMat_1_empty_n;
    end else begin
        dstMat_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_1_out_blk_n = dstMat_1_out_full_n;
    end else begin
        dstMat_1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_1_out_write = 1'b1;
    end else begin
        dstMat_1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_1_read = 1'b1;
    end else begin
        dstMat_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_2_blk_n = dstMat_2_empty_n;
    end else begin
        dstMat_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_2_out_blk_n = dstMat_2_out_full_n;
    end else begin
        dstMat_2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_2_out_write = 1'b1;
    end else begin
        dstMat_2_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_2_read = 1'b1;
    end else begin
        dstMat_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_Axi2Mat_1_fu_90_ap_continue = 1'b1;
    end else begin
        grp_Axi2Mat_1_fu_90_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        imgInput_y_466_write = grp_Axi2Mat_1_fu_90_imgInput_y_466_write;
    end else begin
        imgInput_y_466_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_ARVALID = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARVALID;
    end else begin
        m_axi_gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_RREADY = grp_Axi2Mat_1_fu_90_m_axi_gmem1_RREADY;
    end else begin
        m_axi_gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcPtr_blk_n = srcPtr_empty_n;
    end else begin
        srcPtr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcPtr_read = 1'b1;
    end else begin
        srcPtr_read = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stride_blk_n = stride_empty_n;
    end else begin
        stride_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stride_read = 1'b1;
    end else begin
        stride_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call16 = ((real_start == 1'b0) | (ap_done_reg == 1'b1) | (dstMat_2_out_full_n == 1'b0) | (dstMat_1_out_full_n == 1'b0) | (stride_empty_n == 1'b0) | (dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((ap_sync_grp_Axi2Mat_1_fu_90_ap_ready & ap_sync_grp_Axi2Mat_1_fu_90_ap_done) == 1'b0);
end

assign ap_ready = internal_ap_ready;

assign ap_sync_grp_Axi2Mat_1_fu_90_ap_done = (grp_Axi2Mat_1_fu_90_ap_done | ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_done);

assign ap_sync_grp_Axi2Mat_1_fu_90_ap_ready = (grp_Axi2Mat_1_fu_90_ap_ready | ap_sync_reg_grp_Axi2Mat_1_fu_90_ap_ready);

assign dstMat_1_out_din = dstMat_1_dout;

assign dstMat_2_out_din = dstMat_2_dout;

assign grp_Axi2Mat_1_fu_90_ap_start = grp_Axi2Mat_1_fu_90_ap_start_reg;

assign imgInput_y_466_din = grp_Axi2Mat_1_fu_90_imgInput_y_466_din;

assign m_axi_gmem1_ARADDR = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = grp_Axi2Mat_1_fu_90_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_WDATA = 64'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 8'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign start_out = real_start;

endmodule //pp_pipeline_accel_Array2xfMat_64_0_2160_3840_1_s
