D-Clk-delay-q-qbar                                        
1 1 15 ns 1 0 problem reacting to change in D.               
1 0 15 ns 1 0 The latch does not hold D                    
0 1 15 ns 0 1 Deasserting D (do latch depend on clk?)     
1 0 15 ns 0 1 output is not changing at the clock        
