0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/521021911123/ECE4700/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/521021911123/ECE4700/final_project/final_project.srcs/sources_1/new/RISC-V.sv,1749294996,systemVerilog,,C:/Users/521021911123/ECE4700/final_project/final_project.srcs/sources_1/new/RISC-V_test.sv,,riscv,,uvm,,,,,,
C:/Users/521021911123/ECE4700/final_project/final_project.srcs/sources_1/new/RISC-V_test.sv,1749295510,systemVerilog,,,,riscv_test,,uvm,,,,,,
