

================================================================
== Vivado HLS Report for 'subconv_1x1_32_p'
================================================================
* Date:           Thu Dec 13 17:50:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  7325233|  7325233|  7325233|  7325233|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  7325232|  7325232|    305218|          -|          -|    24|    no    |
        | + Loop 1.1          |   305216|   305216|      9538|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1      |     9536|     9536|       298|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1  |      288|      288|        12|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     344|    259|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     347|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1105|   1382|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U8   |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U10  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U9   |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |ci_4_fu_308_p2           |     +    |      0|  20|  10|           5|           1|
    |co_10_fu_176_p2          |     +    |      0|  20|  10|           5|           1|
    |h_10_fu_296_p2           |     +    |      0|  23|  11|           6|           1|
    |tmp_145_fu_229_p2        |     +    |      0|  38|  16|          11|          11|
    |tmp_146_fu_245_p2        |     +    |      0|  38|  16|          11|          11|
    |tmp_147_fu_270_p2        |     +    |      0|  53|  21|          16|          16|
    |tmp_148_fu_286_p2        |     +    |      0|  53|  21|          16|          16|
    |tmp_149_fu_318_p2        |     +    |      0|  38|  16|          11|          11|
    |tmp_152_fu_347_p2        |     +    |      0|   0|  12|          11|          11|
    |tmp_153_fu_353_p2        |     +    |      0|   0|  12|          11|          11|
    |tmp_154_fu_378_p2        |     +    |      0|   0|  12|          16|          16|
    |tmp_155_fu_384_p2        |     +    |      0|   0|  12|          16|          16|
    |w_10_fu_389_p2           |     +    |      0|  23|  11|           1|           6|
    |tmp_143_fu_211_p2        |     -    |      0|  38|  16|          11|          11|
    |tmp_20_fu_438_p2         |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_276_p2      |   icmp   |      0|   0|   3|           6|           6|
    |exitcond2_fu_235_p2      |   icmp   |      0|   0|   3|           6|           6|
    |exitcond3_fu_170_p2      |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_302_p2       |   icmp   |      0|   0|   2|           5|           5|
    |notlhs_fu_420_p2         |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_426_p2         |   icmp   |      0|   0|  13|          23|           1|
    |tmp_18_fu_432_p2         |    or    |      0|   0|   2|           1|           1|
    |ShuffleConvs_0_Downs_d0  |  select  |      0|   0|  32|           1|          32|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 344| 259|         203|         198|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         25|    1|         25|
    |ci_reg_145     |    9|          2|    5|         10|
    |co_reg_98      |    9|          2|    5|         10|
    |grp_fu_156_p1  |   15|          3|   32|         96|
    |h_reg_109      |    9|          2|    6|         12|
    |sum_reg_133    |    9|          2|   32|         64|
    |w_reg_121      |    9|          2|    6|         12|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         38|   87|        229|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ShuffleConvs_0_Downs_reg_495  |  15|   0|   15|          0|
    |ap_CS_fsm                     |  24|   0|   24|          0|
    |bias_addr_reg_469             |   5|   0|    5|          0|
    |bias_load_reg_558             |  32|   0|   32|          0|
    |ci_4_reg_508                  |   5|   0|    5|          0|
    |ci_reg_145                    |   5|   0|    5|          0|
    |co_10_reg_454                 |   5|   0|    5|          0|
    |co_reg_98                     |   5|   0|    5|          0|
    |conv1_output_p_load_reg_543   |  32|   0|   32|          0|
    |h_reg_109                     |   6|   0|    6|          0|
    |result_reg_563                |  32|   0|   32|          0|
    |sum_reg_133                   |  32|   0|   32|          0|
    |tmp_143_reg_459               |   8|   0|   11|          3|
    |tmp_145_reg_464               |  10|   0|   11|          1|
    |tmp_147_reg_482               |  15|   0|   16|          1|
    |tmp_149_reg_513               |  11|   0|   11|          0|
    |tmp_155_reg_518               |  16|   0|   16|          0|
    |tmp_19_reg_570                |   1|   0|    1|          0|
    |tmp_64_cast_reg_490           |   6|   0|   16|         10|
    |tmp_66_reg_548                |  32|   0|   32|          0|
    |tmp_cast_reg_477              |   6|   0|   11|          5|
    |w_10_reg_523                  |   6|   0|    6|          0|
    |w_reg_121                     |   6|   0|    6|          0|
    |weight_load_reg_538           |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 347|   0|  367|         20|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |   subconv_1x1_32_p   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |   subconv_1x1_32_p   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |   subconv_1x1_32_p   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |   subconv_1x1_32_p   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |   subconv_1x1_32_p   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |   subconv_1x1_32_p   | return value |
|weight_address0                | out |   10|  ap_memory |        weight        |     array    |
|weight_ce0                     | out |    1|  ap_memory |        weight        |     array    |
|weight_q0                      |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0                  | out |    5|  ap_memory |         bias         |     array    |
|bias_ce0                       | out |    1|  ap_memory |         bias         |     array    |
|bias_q0                        |  in |   32|  ap_memory |         bias         |     array    |
|conv1_output_p_address0        | out |   15|  ap_memory |    conv1_output_p    |     array    |
|conv1_output_p_ce0             | out |    1|  ap_memory |    conv1_output_p    |     array    |
|conv1_output_p_q0              |  in |   32|  ap_memory |    conv1_output_p    |     array    |
|ShuffleConvs_0_Downs_address0  | out |   15|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_we0       | out |    1|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_d0        | out |   32|  ap_memory | ShuffleConvs_0_Downs |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	17  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_25 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:80
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_10, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:80
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_10 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:80
.loopexit:3  %co_10 = add i5 %co, 1

ST_2: StgValue_30 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.loopexit:4  br i1 %exitcond3, label %4, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
.preheader5.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_142 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:3  %tmp_142 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
.preheader5.preheader:4  %p_shl3_cast = zext i8 %tmp_142 to i11

ST_2: tmp_143 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:85
.preheader5.preheader:5  %tmp_143 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_144 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:6  %tmp_144 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader5.preheader:7  %p_shl1_cast = zext i6 %tmp_144 to i11

ST_2: tmp_145 (21)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader5.preheader:8  %tmp_145 = add i11 %p_shl1_cast, %p_shl2_cast

ST_2: bias_addr (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
.preheader5.preheader:9  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_41 (23)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:81
.preheader5.preheader:10  br label %.preheader5

ST_2: StgValue_42 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:92
:0  ret void


 <State 3>: 4.72ns
ST_3: h (25)  [1/1] 0.00ns
.preheader5:0  %h = phi i6 [ %h_10, %3 ], [ 1, %.preheader5.preheader ]

ST_3: exitcond2 (26)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:81
.preheader5:1  %exitcond2 = icmp eq i6 %h, -31

ST_3: empty_48 (27)  [1/1] 0.00ns
.preheader5:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_46 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:81
.preheader5:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:0  %tmp_cast = zext i6 %h to i11

ST_3: tmp_146 (31)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:1  %tmp_146 = add i11 %tmp_cast, %tmp_145

ST_3: p_shl4_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:2  %p_shl4_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_146, i5 0)

ST_3: tmp_67 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:3  %tmp_67 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_146, i1 false)

ST_3: p_shl5_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:4  %p_shl5_cast = zext i12 %tmp_67 to i16

ST_3: tmp_147 (35)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:5  %tmp_147 = add i16 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_53 (36)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader4.preheader:6  br label %.preheader4

ST_3: StgValue_54 (97)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (38)  [1/1] 0.00ns
.preheader4:0  %w = phi i6 [ %w_10, %2 ], [ 1, %.preheader4.preheader ]

ST_4: exitcond1 (39)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader4:1  %exitcond1 = icmp eq i6 %w, -31

ST_4: empty_49 (40)  [1/1] 0.00ns
.preheader4:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: StgValue_58 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader4:3  br i1 %exitcond1, label %3, label %.preheader.preheader

ST_4: tmp_64_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:0  %tmp_64_cast = zext i6 %w to i16

ST_4: tmp_148 (44)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:1  %tmp_148 = add i16 %tmp_147, %tmp_64_cast

ST_4: tmp_204_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:2  %tmp_204_cast = zext i16 %tmp_148 to i64

ST_4: ShuffleConvs_0_Downs (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:3  %ShuffleConvs_0_Downs = getelementptr [27744 x float]* @ShuffleConvs_0_Downs, i64 0, i64 %tmp_204_cast

ST_4: StgValue_63 (47)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader.preheader:4  br label %.preheader

ST_4: h_10 (94)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:81
:0  %h_10 = add i6 %h, 1

ST_4: StgValue_65 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:81
:1  br label %.preheader5


 <State 5>: 7.66ns
ST_5: sum (49)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_11, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (50)  [1/1] 0.00ns
.preheader:1  %ci = phi i5 [ %ci_4, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (51)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_50 (52)  [1/1] 0.00ns
.preheader:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_4 (53)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader:4  %ci_4 = add i5 %ci, 1

ST_5: StgValue_71 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_65_cast (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:0  %tmp_65_cast = zext i5 %ci to i11

ST_5: tmp_149 (57)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:85
:1  %tmp_149 = add i11 %tmp_65_cast, %tmp_143

ST_5: tmp_150 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:4  %tmp_150 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ci, i5 0)

ST_5: p_shl8_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:5  %p_shl8_cast = zext i10 %tmp_150 to i11

ST_5: tmp_151 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:6  %tmp_151 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

ST_5: p_shl9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:7  %p_shl9_cast = zext i6 %tmp_151 to i11

ST_5: tmp_152 (64)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:85
:8  %tmp_152 = add i11 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_153 (65)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:85
:9  %tmp_153 = add i11 %tmp_cast, %tmp_152

ST_5: p_shl6_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:10  %p_shl6_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_153, i5 0)

ST_5: tmp_69 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:11  %tmp_69 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_153, i1 false)

ST_5: p_shl7_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:12  %p_shl7_cast = zext i12 %tmp_69 to i16

ST_5: tmp_154 (69)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:85
:13  %tmp_154 = add i16 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_155 (70)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:85
:14  %tmp_155 = add i16 %tmp_64_cast, %tmp_154

ST_5: bias_load (79)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:87
:0  %bias_load = load float* %bias_addr, align 4

ST_5: w_10 (91)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:82
:12  %w_10 = add i6 1, %w


 <State 6>: 3.25ns
ST_6: tmp_205_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:2  %tmp_205_cast = sext i11 %tmp_149 to i64

ST_6: weight_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:3  %weight_addr = getelementptr [576 x float]* %weight, i64 0, i64 %tmp_205_cast

ST_6: tmp_213_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:15  %tmp_213_cast = zext i16 %tmp_155 to i64

ST_6: conv1_output_p_addr (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:16  %conv1_output_p_addr = getelementptr [27744 x float]* @conv1_output_p, i64 0, i64 %tmp_213_cast

ST_6: weight_load (73)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:17  %weight_load = load float* %weight_addr, align 4

ST_6: conv1_output_p_load (74)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:18  %conv1_output_p_load = load float* %conv1_output_p_addr, align 4


 <State 7>: 3.25ns
ST_7: weight_load (73)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:17  %weight_load = load float* %weight_addr, align 4

ST_7: conv1_output_p_load (74)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:18  %conv1_output_p_load = load float* %conv1_output_p_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_66 (75)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 9>: 5.70ns
ST_9: tmp_66 (75)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 10>: 5.70ns
ST_10: tmp_66 (75)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 11>: 5.70ns
ST_11: tmp_66 (75)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 12>: 7.26ns
ST_12: sum_11 (76)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 13>: 7.26ns
ST_13: sum_11 (76)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 14>: 7.26ns
ST_14: sum_11 (76)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 15>: 7.26ns
ST_15: sum_11 (76)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 16>: 7.26ns
ST_16: sum_11 (76)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66

ST_16: StgValue_104 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:21  br label %.preheader


 <State 17>: 2.32ns
ST_17: bias_load (79)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:87
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (80)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (80)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (80)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (80)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (80)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 23>: 6.79ns
ST_23: tmp_19 (87)  [1/1] 6.79ns  loc: acceleartor_hls_padding/components.cpp:88
:8  %tmp_19 = fcmp ogt float %result, 0.000000e+00


 <State 24>: 8.53ns
ST_24: result_to_int (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
:2  %result_to_int = bitcast float %result to i32

ST_24: tmp_16 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
:3  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_24: tmp_68 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
:4  %tmp_68 = trunc i32 %result_to_int to i23

ST_24: notlhs (84)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:87
:5  %notlhs = icmp ne i8 %tmp_16, -1

ST_24: notrhs (85)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:87
:6  %notrhs = icmp eq i23 %tmp_68, 0

ST_24: tmp_18 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87 (grouped into LUT with out node result_4)
:7  %tmp_18 = or i1 %notrhs, %notlhs

ST_24: tmp_20 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88 (grouped into LUT with out node result_4)
:9  %tmp_20 = and i1 %tmp_18, %tmp_19

ST_24: result_4 (89)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:88 (out node of the LUT)
:10  %result_4 = select i1 %tmp_20, float %result, float 0.000000e+00

ST_24: StgValue_120 (90)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:88
:11  store float %result_4, float* %ShuffleConvs_0_Downs, align 4

ST_24: StgValue_121 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
:13  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_0_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25          (br               ) [ 0111111111111111111111111]
co                   (phi              ) [ 0010000000000000000000000]
exitcond3            (icmp             ) [ 0011111111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000000]
co_10                (add              ) [ 0111111111111111111111111]
StgValue_30          (br               ) [ 0000000000000000000000000]
tmp                  (zext             ) [ 0000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl2_cast          (zext             ) [ 0000000000000000000000000]
tmp_142              (bitconcatenate   ) [ 0000000000000000000000000]
p_shl3_cast          (zext             ) [ 0000000000000000000000000]
tmp_143              (sub              ) [ 0001111111111111111111111]
tmp_144              (bitconcatenate   ) [ 0000000000000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000000000000]
tmp_145              (add              ) [ 0001111111111111111111111]
bias_addr            (getelementptr    ) [ 0001111111111111111111111]
StgValue_41          (br               ) [ 0011111111111111111111111]
StgValue_42          (ret              ) [ 0000000000000000000000000]
h                    (phi              ) [ 0001111111111111111111111]
exitcond2            (icmp             ) [ 0011111111111111111111111]
empty_48             (speclooptripcount) [ 0000000000000000000000000]
StgValue_46          (br               ) [ 0000000000000000000000000]
tmp_cast             (zext             ) [ 0000111111111111111111111]
tmp_146              (add              ) [ 0000000000000000000000000]
p_shl4_cast          (bitconcatenate   ) [ 0000000000000000000000000]
tmp_67               (bitconcatenate   ) [ 0000000000000000000000000]
p_shl5_cast          (zext             ) [ 0000000000000000000000000]
tmp_147              (add              ) [ 0000111111111111111111111]
StgValue_53          (br               ) [ 0011111111111111111111111]
StgValue_54          (br               ) [ 0111111111111111111111111]
w                    (phi              ) [ 0000111111111111100000000]
exitcond1            (icmp             ) [ 0011111111111111111111111]
empty_49             (speclooptripcount) [ 0000000000000000000000000]
StgValue_58          (br               ) [ 0000000000000000000000000]
tmp_64_cast          (zext             ) [ 0000011111111111100000000]
tmp_148              (add              ) [ 0000000000000000000000000]
tmp_204_cast         (zext             ) [ 0000000000000000000000000]
ShuffleConvs_0_Downs (getelementptr    ) [ 0000011111111111111111111]
StgValue_63          (br               ) [ 0011111111111111111111111]
h_10                 (add              ) [ 0011111111111111111111111]
StgValue_65          (br               ) [ 0011111111111111111111111]
sum                  (phi              ) [ 0000011111111111111111100]
ci                   (phi              ) [ 0000010000000000000000000]
exitcond             (icmp             ) [ 0011111111111111111111111]
empty_50             (speclooptripcount) [ 0000000000000000000000000]
ci_4                 (add              ) [ 0011111111111111111111111]
StgValue_71          (br               ) [ 0000000000000000000000000]
tmp_65_cast          (zext             ) [ 0000000000000000000000000]
tmp_149              (add              ) [ 0000001000000000000000000]
tmp_150              (bitconcatenate   ) [ 0000000000000000000000000]
p_shl8_cast          (zext             ) [ 0000000000000000000000000]
tmp_151              (bitconcatenate   ) [ 0000000000000000000000000]
p_shl9_cast          (zext             ) [ 0000000000000000000000000]
tmp_152              (add              ) [ 0000000000000000000000000]
tmp_153              (add              ) [ 0000000000000000000000000]
p_shl6_cast          (bitconcatenate   ) [ 0000000000000000000000000]
tmp_69               (bitconcatenate   ) [ 0000000000000000000000000]
p_shl7_cast          (zext             ) [ 0000000000000000000000000]
tmp_154              (add              ) [ 0000000000000000000000000]
tmp_155              (add              ) [ 0000001000000000000000000]
w_10                 (add              ) [ 0011100000000000011111111]
tmp_205_cast         (sext             ) [ 0000000000000000000000000]
weight_addr          (getelementptr    ) [ 0000000100000000000000000]
tmp_213_cast         (zext             ) [ 0000000000000000000000000]
conv1_output_p_addr  (getelementptr    ) [ 0000000100000000000000000]
weight_load          (load             ) [ 0000000011110000000000000]
conv1_output_p_load  (load             ) [ 0000000011110000000000000]
tmp_66               (fmul             ) [ 0000000000001111100000000]
sum_11               (fadd             ) [ 0011111111111111111111111]
StgValue_104         (br               ) [ 0011111111111111111111111]
bias_load            (load             ) [ 0000000000000000001111100]
result               (fadd             ) [ 0000000000000000000000011]
tmp_19               (fcmp             ) [ 0000000000000000000000001]
result_to_int        (bitcast          ) [ 0000000000000000000000000]
tmp_16               (partselect       ) [ 0000000000000000000000000]
tmp_68               (trunc            ) [ 0000000000000000000000000]
notlhs               (icmp             ) [ 0000000000000000000000000]
notrhs               (icmp             ) [ 0000000000000000000000000]
tmp_18               (or               ) [ 0000000000000000000000000]
tmp_20               (and              ) [ 0000000000000000000000000]
result_4             (select           ) [ 0000000000000000000000000]
StgValue_120         (store            ) [ 0000000000000000000000000]
StgValue_121         (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_output_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_0_Downs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_0_Downs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="bias_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="ShuffleConvs_0_Downs_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="16" slack="0"/>
<pin id="63" dir="1" index="3" bw="15" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_0_Downs/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="3"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="conv1_output_p_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="16" slack="0"/>
<pin id="81" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_addr/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="15" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_load/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_120_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="9"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/24 "/>
</bind>
</comp>

<comp id="98" class="1005" name="co_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="co_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="h_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="1"/>
<pin id="111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="h_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="w_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="1"/>
<pin id="123" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="w_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="sum_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="sum_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="ci_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="1"/>
<pin id="147" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="ci_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11/12 result/18 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_66/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_19_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/23 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="co_10_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_10/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_shl2_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_142_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_142/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_shl3_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_143_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_143/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_144_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_144/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_shl1_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_145_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_145/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_146_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="1"/>
<pin id="248" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_146/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_shl4_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_67_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl5_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_147_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_147/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_64_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_148_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="0" index="1" bw="6" slack="0"/>
<pin id="289" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_148/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_204_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_cast/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="h_10_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_10/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="ci_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_4/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_65_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_149_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="3"/>
<pin id="321" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_149/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_150_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_150/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_shl8_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_151_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_151/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_shl9_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_152_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_152/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_153_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="2"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_153/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_shl6_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_69_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_shl7_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_154_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="12" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_154/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_155_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="1"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_155/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="w_10_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="6" slack="1"/>
<pin id="392" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_10/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_205_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_205_cast/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_213_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_213_cast/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="result_to_int_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_to_int/24 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_16_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="6" slack="0"/>
<pin id="411" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/24 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_68_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/24 "/>
</bind>
</comp>

<comp id="420" class="1004" name="notlhs_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/24 "/>
</bind>
</comp>

<comp id="426" class="1004" name="notrhs_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="23" slack="0"/>
<pin id="428" dir="0" index="1" bw="23" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/24 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_18_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/24 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_20_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="1"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/24 "/>
</bind>
</comp>

<comp id="443" class="1004" name="result_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_4/24 "/>
</bind>
</comp>

<comp id="454" class="1005" name="co_10_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_10 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_143_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="3"/>
<pin id="461" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_145_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="1"/>
<pin id="466" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="469" class="1005" name="bias_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="3"/>
<pin id="471" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_cast_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="2"/>
<pin id="479" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_147_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_64_cast_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64_cast "/>
</bind>
</comp>

<comp id="495" class="1005" name="ShuffleConvs_0_Downs_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="15" slack="9"/>
<pin id="497" dir="1" index="1" bw="15" slack="9"/>
</pin_list>
<bind>
<opset="ShuffleConvs_0_Downs "/>
</bind>
</comp>

<comp id="500" class="1005" name="h_10_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h_10 "/>
</bind>
</comp>

<comp id="508" class="1005" name="ci_4_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci_4 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_149_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="1"/>
<pin id="515" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_155_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="523" class="1005" name="w_10_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="1"/>
<pin id="525" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_10 "/>
</bind>
</comp>

<comp id="528" class="1005" name="weight_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="1"/>
<pin id="530" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="conv1_output_p_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="1"/>
<pin id="535" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="weight_load_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="543" class="1005" name="conv1_output_p_load_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_load "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_66_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="553" class="1005" name="sum_11_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11 "/>
</bind>
</comp>

<comp id="558" class="1005" name="bias_load_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="563" class="1005" name="result_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_19_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="70" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="133" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="102" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="102" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="102" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="102" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="102" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="195" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="102" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="195" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="113" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="113" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="245" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="250" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="125" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="125" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="300"><net_src comp="109" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="149" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="149" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="149" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="149" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="8" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="24" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="149" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="331" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="8" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="353" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="358" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="121" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="403" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="406" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="420" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="457"><net_src comp="176" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="462"><net_src comp="211" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="467"><net_src comp="229" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="472"><net_src comp="52" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="480"><net_src comp="241" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="485"><net_src comp="270" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="493"><net_src comp="282" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="498"><net_src comp="59" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="503"><net_src comp="296" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="511"><net_src comp="308" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="516"><net_src comp="318" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="521"><net_src comp="384" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="526"><net_src comp="389" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="531"><net_src comp="70" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="536"><net_src comp="77" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="541"><net_src comp="84" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="546"><net_src comp="89" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="551"><net_src comp="161" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="556"><net_src comp="156" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="561"><net_src comp="66" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="566"><net_src comp="156" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="573"><net_src comp="165" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="438" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight | {}
	Port: bias | {}
	Port: conv1_output_p | {}
	Port: ShuffleConvs_0_Downs | {24 }
 - Input state : 
	Port: subconv_1x1_32_p : weight | {6 7 }
	Port: subconv_1x1_32_p : bias | {5 17 }
	Port: subconv_1x1_32_p : conv1_output_p | {6 7 }
	Port: subconv_1x1_32_p : ShuffleConvs_0_Downs | {}
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		co_10 : 1
		StgValue_30 : 2
		tmp : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_142 : 1
		p_shl3_cast : 2
		tmp_143 : 3
		tmp_144 : 1
		p_shl1_cast : 2
		tmp_145 : 3
		bias_addr : 2
	State 3
		exitcond2 : 1
		StgValue_46 : 2
		tmp_cast : 1
		tmp_146 : 2
		p_shl4_cast : 3
		tmp_67 : 3
		p_shl5_cast : 4
		tmp_147 : 5
	State 4
		exitcond1 : 1
		StgValue_58 : 2
		tmp_64_cast : 1
		tmp_148 : 2
		tmp_204_cast : 3
		ShuffleConvs_0_Downs : 4
	State 5
		exitcond : 1
		ci_4 : 1
		StgValue_71 : 2
		tmp_65_cast : 1
		tmp_149 : 2
		tmp_150 : 1
		p_shl8_cast : 2
		tmp_151 : 1
		p_shl9_cast : 2
		tmp_152 : 3
		tmp_153 : 4
		p_shl6_cast : 5
		tmp_69 : 5
		p_shl7_cast : 6
		tmp_154 : 7
		tmp_155 : 8
	State 6
		weight_addr : 1
		conv1_output_p_addr : 1
		weight_load : 2
		conv1_output_p_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp_16 : 1
		tmp_68 : 1
		notlhs : 2
		notrhs : 2
		tmp_18 : 3
		tmp_20 : 3
		result_4 : 3
		StgValue_120 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_156     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |     co_10_fu_176    |    0    |    20   |    10   |
|          |    tmp_145_fu_229   |    0    |    35   |    15   |
|          |    tmp_146_fu_245   |    0    |    38   |    16   |
|          |    tmp_147_fu_270   |    0    |    53   |    21   |
|          |    tmp_148_fu_286   |    0    |    53   |    21   |
|          |     h_10_fu_296     |    0    |    23   |    11   |
|    add   |     ci_4_fu_308     |    0    |    20   |    10   |
|          |    tmp_149_fu_318   |    0    |    38   |    16   |
|          |    tmp_152_fu_347   |    0    |    0    |    12   |
|          |    tmp_153_fu_353   |    0    |    0    |    12   |
|          |    tmp_154_fu_378   |    0    |    0    |    12   |
|          |    tmp_155_fu_384   |    0    |    0    |    12   |
|          |     w_10_fu_389     |    0    |    23   |    11   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_161     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_19_fu_165    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_143_fu_211   |    0    |    35   |    15   |
|----------|---------------------|---------|---------|---------|
|  select  |   result_4_fu_443   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_170  |    0    |    0    |    2    |
|          |   exitcond2_fu_235  |    0    |    0    |    3    |
|   icmp   |   exitcond1_fu_276  |    0    |    0    |    3    |
|          |   exitcond_fu_302   |    0    |    0    |    2    |
|          |    notlhs_fu_420    |    0    |    0    |    4    |
|          |    notrhs_fu_426    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |    tmp_18_fu_432    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_20_fu_438    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_182     |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_195 |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_207 |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_225 |    0    |    0    |    0    |
|          |   tmp_cast_fu_241   |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_266 |    0    |    0    |    0    |
|   zext   |  tmp_64_cast_fu_282 |    0    |    0    |    0    |
|          | tmp_204_cast_fu_291 |    0    |    0    |    0    |
|          |  tmp_65_cast_fu_314 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_331 |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_343 |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_374 |    0    |    0    |    0    |
|          | tmp_213_cast_fu_399 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_187    |    0    |    0    |    0    |
|          |    tmp_142_fu_199   |    0    |    0    |    0    |
|          |    tmp_144_fu_217   |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_250 |    0    |    0    |    0    |
|bitconcatenate|    tmp_67_fu_258    |    0    |    0    |    0    |
|          |    tmp_150_fu_323   |    0    |    0    |    0    |
|          |    tmp_151_fu_335   |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_358 |    0    |    0    |    0    |
|          |    tmp_69_fu_366    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   | tmp_205_cast_fu_395 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_16_fu_406    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_68_fu_416    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   752   |   1207  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|ShuffleConvs_0_Downs_reg_495|   15   |
|      bias_addr_reg_469     |    5   |
|      bias_load_reg_558     |   32   |
|        ci_4_reg_508        |    5   |
|         ci_reg_145         |    5   |
|        co_10_reg_454       |    5   |
|          co_reg_98         |    5   |
| conv1_output_p_addr_reg_533|   15   |
| conv1_output_p_load_reg_543|   32   |
|        h_10_reg_500        |    6   |
|          h_reg_109         |    6   |
|       result_reg_563       |   32   |
|       sum_11_reg_553       |   32   |
|         sum_reg_133        |   32   |
|       tmp_143_reg_459      |   11   |
|       tmp_145_reg_464      |   11   |
|       tmp_147_reg_482      |   16   |
|       tmp_149_reg_513      |   11   |
|       tmp_155_reg_518      |   16   |
|       tmp_19_reg_570       |    1   |
|     tmp_64_cast_reg_490    |   16   |
|       tmp_66_reg_548       |   32   |
|      tmp_cast_reg_477      |   11   |
|        w_10_reg_523        |    6   |
|          w_reg_121         |    6   |
|     weight_addr_reg_528    |   10   |
|     weight_load_reg_538    |   32   |
+----------------------------+--------+
|            Total           |   406  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_89 |  p0  |   2  |  15  |   30   ||    9    |
|     h_reg_109    |  p0  |   2  |   6  |   12   ||    9    |
|     w_reg_121    |  p0  |   2  |   6  |   12   ||    9    |
|    sum_reg_133   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_156    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   202  ||  9.528  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   752  |  1207  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  1158  |  1261  |
+-----------+--------+--------+--------+--------+
