Pri pÃ­sanÃ­ **FSM (Finite State Machine â€“ koneÄnÃ½ stavovÃ½ automat)** v **SystemVerilogu** je dÃ´leÅ¾itÃ© dodrÅ¾iavaÅ¥ urÄitÃ© zÃ¡sady, ktorÃ© zlepÅ¡ujÃº ÄitateÄ¾nosÅ¥, udrÅ¾iavateÄ¾nosÅ¥ a syntÃ©zu dizajnu. TieÅ¾ je dÃ´leÅ¾itÃ© vedieÅ¥, ako sprÃ¡vne rozdeliÅ¥ **ostrovÄeky logiky (logic islands)**, ÄiÅ¾e rozloÅ¾enie rÃ´znych ÄastÃ­ logiky FSM do samostatnÃ½ch blokov. Tu sÃº kÄ¾ÃºÄovÃ© zÃ¡sady:

---

### âœ… **ZÃ¡sady pri pÃ­sanÃ­ FSM v SystemVerilogu**

#### 1. **Rozdelenie FSM na tri samostatnÃ© bloky (Three-process FSM model)**

VeÄ¾mi Äasto pouÅ¾Ã­vanÃ½ a odporÃºÄanÃ½ prÃ­stup:

* **1. StavovÃ½ register (state register)**

  ```systemverilog
  always_ff @(posedge clk or posedge reset) begin
      if (reset)
          current_state <= IDLE;
      else
          current_state <= next_state;
  end
  ```

* **2. KombinaÄnÃ¡ logika pre vÃ½poÄet `next_state`**

  ```systemverilog
  always_comb begin
      case (current_state)
          IDLE: if (start) next_state = WORK;
                else next_state = IDLE;
          WORK: if (done) next_state = DONE;
                else next_state = WORK;
          DONE: next_state = IDLE;
          default: next_state = IDLE;
      endcase
  end
  ```

* **3. VÃ½stupnÃ¡ logika (output logic)** â€“ mÃ´Å¾e byÅ¥:

  * **Mooreov automat**: vÃ½stupy zÃ¡visia len od stavu
  * **Mealyho automat**: vÃ½stupy zÃ¡visia od stavu a vstupov

  ```systemverilog
  always_comb begin
      case (current_state)
          IDLE: out_signal = 0;
          WORK: out_signal = 1;
          DONE: out_signal = 0;
          default: out_signal = 0;
      endcase
  end
  ```

---

#### 2. **PouÅ¾Ã­vaj `enum logic` pre stavovÃ© premennÃ©**

* ZlepÅ¡uje ÄitateÄ¾nosÅ¥ a pomÃ¡ha nÃ¡strojom na syntÃ©zu a debugovanie.

  ```systemverilog
  typedef enum logic [1:0] {
      IDLE, WORK, DONE
  } state_t;

  state_t current_state, next_state;
  ```

---

#### 3. **InicializÃ¡cia v `reset` vetve**

* VÅ¾dy definuj, Äo sa mÃ¡ staÅ¥ pri resete â€“ buÄ synchronnom alebo asynchrÃ³nnom.

---

#### 4. **NeprekrÃ½vaj kombinaÄnÃº a sekvenÄnÃº logiku**

* Vyhni sa pÃ­saniu vÅ¡etkÃ©ho v jednom bloku (`always_comb` + `always_ff` by mali byÅ¥ oddelenÃ©).
* ZniÅ¾uje to Å¡ancu na nepredvÃ­dateÄ¾nÃ© sprÃ¡vanie alebo latch-e.

---

#### 5. **PouÅ¾Ã­vaj `default` prÃ­pady vo `case` vetvÃ¡ch**

* ZabezpeÄÃ­Å¡ tÃ½m, Å¾e `next_state` alebo vÃ½stup bude maÅ¥ vÅ¾dy definovanÃº hodnotu.

---

#### 6. **Vyhni sa zloÅ¾itej logike vo `next_state` bloku**

* Ak je podmienkovÃ¡ logika zloÅ¾itÃ¡, extrahuj ju mimo hlavnÃ½ FSM do samostatnÃ©ho kombinaÄnÃ©ho bloku (ostrovÄek logiky).

---

### ğŸ§© Rozdelenie ostrovÄekov logiky

**OstrovÄeky logiky (logic islands)** sÃº samostatnÃ© Äasti kombinaÄnej alebo sekvenÄnej logiky, ktorÃ© mÃ´Å¾u byÅ¥ napr.:

* DekodÃ©ry vstupov
* GenerÃ¡tory vÃ½stupov
* ÄŒÃ­taÄe, ÄasovaÄe, masky
* FSM s jasne oddelenÃ½mi sekciami (napr. kontrolnÃ¡ a vÃ½poÄtovÃ¡ ÄasÅ¥)

**ZÃ¡sady pre ich rozdelenie:**

* **ZÃ¡vislosÅ¥:** OstrovÄeky by mali byÅ¥ Äo najmenej zÃ¡vislÃ© od seba.
* **ÄŒitateÄ¾nosÅ¥:** KaÅ¾dÃ½ ostrovÄek by mal maÅ¥ jasne definovanÃº zodpovednosÅ¥.
* **ZnovupouÅ¾iteÄ¾nosÅ¥:** Oddelenie logiky uÄ¾ahÄuje znovupouÅ¾itie ÄastÃ­ v inÃ½ch nÃ¡vrhoch.
* **TestovateÄ¾nosÅ¥:** UÄ¾ahÄuje testovanie jednotiek v simulÃ¡cii.
* **SyntÃ©za:** Minimalizuje problÃ©m s timingom a zjednoduÅ¡uje optimalizÃ¡ciu pre FPGA/ASIC.

---

### âœ³ï¸ PrÃ­klad dobre rozdelenÃ©ho FSM modulu:

```systemverilog
module fsm_controller (
    input logic clk, reset, start, done,
    output logic busy
);

    typedef enum logic [1:0] {IDLE, WORK, DONE} state_t;
    state_t current_state, next_state;

    // 1. StavovÃ½ register
    always_ff @(posedge clk or posedge reset) begin
        if (reset)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end

    // 2. Next-state logic
    always_comb begin
        unique case (current_state)
            IDLE:   next_state = (start) ? WORK : IDLE;
            WORK:   next_state = (done) ? DONE : WORK;
            DONE:   next_state = IDLE;
            default: next_state = IDLE;
        endcase
    end

    // 3. VÃ½stupnÃ¡ logika
    assign busy = (current_state == WORK);

endmodule
```

---

Ak chceÅ¡, mÃ´Å¾em ti vytvoriÅ¥ **Å¡ablÃ³nu FSM** pre tvoj konkrÃ©tny projekt â€“ staÄÃ­ povedaÅ¥, Äo mÃ¡ robiÅ¥.
