//module testbench();
//
//timeunit 10ns;
//
//timeprecision 1ns;
//
//logic clk = 0;
//
//always begin: CLOCK_GENERATION
//#1 clk = ~clk;
//end
//
//initial begin: CLOCK_INITIALIZATION
//	clk = 0;
//end
//
//initial begin
//
//end



endmodule 