/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [80:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [20:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  reg [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = { in_data[24:12], celloutsig_0_2z } + in_data[32:19];
  assign celloutsig_1_1z = celloutsig_1_0z[15:5] + in_data[161:151];
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_5z } + { celloutsig_1_0z[5:3], celloutsig_1_5z };
  assign celloutsig_1_19z = in_data[146:144] === celloutsig_1_10z[2:0];
  assign celloutsig_0_4z = { celloutsig_0_3z[73:56], celloutsig_0_1z } >= in_data[53:35];
  assign celloutsig_1_4z = { in_data[190:189], celloutsig_1_3z } >= celloutsig_1_0z[17:15];
  assign celloutsig_1_6z = celloutsig_1_1z[10:5] >= in_data[177:172];
  assign celloutsig_1_9z = { in_data[177:170], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z } >= celloutsig_1_0z[12:1];
  assign celloutsig_0_2z = { celloutsig_0_0z[4:2], celloutsig_0_1z } >= { in_data[22:20], celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_0z[5:1] != in_data[163:159];
  assign celloutsig_1_5z = in_data[98:96] != celloutsig_1_0z[12:10];
  assign celloutsig_0_5z = ~ { in_data[94:84], celloutsig_0_4z };
  assign celloutsig_0_1z = ~^ { in_data[61:37], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[49:45] ~^ in_data[94:90];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_0z } ^ { celloutsig_0_6z[4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[120:100] ^ in_data[128:108];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_18z = { celloutsig_1_1z[10:7], celloutsig_1_9z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 81'h000000000000000000000;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[90:10];
  assign { out_data[132:128], out_data[96], out_data[45:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
