#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr 12 02:00:38 2020
# Process ID: 14940
# Current directory: C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.runs/synth_1
# Command line: vivado.exe -log vga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl
# Log file: C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.runs/synth_1/vga_top.vds
# Journal file: C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_top.tcl -notrace
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 704.973 ; gain = 178.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_top' [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/vga_top.vhd:25]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.runs/synth_1/.Xil/Vivado-14940-DESKTOP-LUFQO37/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz_inst' of component 'clk_wiz_0' [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/vga_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.runs/synth_1/.Xil/Vivado-14940-DESKTOP-LUFQO37/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'VGA_controller' [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/VGA_controller.vhd:38]
	Parameter RES_WIDTH bound to: 1280 - type: integer 
	Parameter RES_HEIDTH bound to: 1024 - type: integer 
	Parameter S_CLK_FREQ bound to: 100.000000 - type: float 
	Parameter PIXEL_CLK_FREQ bound to: 108.000000 - type: float 
	Parameter EXT_CLK_MODE bound to: 1 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element blank_state_reg was removed.  [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/VGA_controller.vhd:127]
WARNING: [Synth 8-3848] Net n_blank in module/entity VGA_controller does not have driver. [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/VGA_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'VGA_controller' (1#1) [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/VGA_controller.vhd:38]
INFO: [Synth 8-638] synthesizing module 'image_buffer' [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/image_buffer.vhd:31]
	Parameter RES_WIDTH bound to: 1280 - type: integer 
	Parameter RES_HEIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_buffer' (2#1) [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/image_buffer.vhd:31]
INFO: [Synth 8-638] synthesizing module 'led_counter' [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/led_counter.vhd:27]
	Parameter INPUT_CLK_FREQ_M bound to: 100000000.000000 - type: float 
	Parameter DESIRED_LED_PER_us bound to: 1000000.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'led_counter' (3#1) [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/led_counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'led_counter__parameterized0' [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/led_counter.vhd:27]
	Parameter INPUT_CLK_FREQ_M bound to: 108000000.000000 - type: float 
	Parameter DESIRED_LED_PER_us bound to: 1000000.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'led_counter__parameterized0' (3#1) [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/led_counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (4#1) [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/imports/VHDL_VGA/vga_top.vhd:25]
WARNING: [Synth 8-3331] design image_buffer has unconnected port disp_en
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[31]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[30]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[29]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[28]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[27]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[26]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[25]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[24]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[23]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[22]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[21]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[20]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[19]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[18]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[17]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[16]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[15]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[14]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[13]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[12]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[11]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[10]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[9]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[8]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[7]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[6]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[5]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[4]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[3]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[2]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[1]
WARNING: [Synth 8-3331] design image_buffer has unconnected port row[0]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[31]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[30]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[29]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[28]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[27]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[26]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[25]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[24]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[23]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[22]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[21]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[20]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[19]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[18]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[17]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[16]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[15]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[14]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[13]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[12]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[11]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[10]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[9]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[8]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[7]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[6]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[5]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[4]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[3]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[2]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[1]
WARNING: [Synth 8-3331] design image_buffer has unconnected port col[0]
WARNING: [Synth 8-3331] design VGA_controller has unconnected port n_blank
WARNING: [Synth 8-3331] design VGA_controller has unconnected port s_clk
WARNING: [Synth 8-3331] design VGA_controller has unconnected port disp_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 772.031 ; gain = 245.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 772.031 ; gain = 245.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 772.031 ; gain = 245.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [c:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 896.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for s_clk. (constraint file  c:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for s_clk. (constraint file  c:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module led_counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module led_counter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design vga_top has port VGA_R[3] driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port VGA_R[2] driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port VGA_R[1] driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port VGA_R[0] driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port VGA_G[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port VGA_B[3] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port VGA_B[2] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port VGA_B[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port VGA_B[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_inst/clk_out1' to pin 'clk_wiz_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_inst/clk_out2' to pin 'clk_wiz_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 896.656 ; gain = 370.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 909.324 ; gain = 382.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 909.324 ; gain = 382.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 909.324 ; gain = 382.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 909.324 ; gain = 382.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 909.324 ; gain = 382.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 909.324 ; gain = 382.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    40|
|3     |LUT1             |     3|
|4     |LUT2             |     9|
|5     |LUT3             |    47|
|6     |LUT4             |    12|
|7     |LUT5             |    10|
|8     |LUT6             |    52|
|9     |FDRE             |    99|
|10    |OBUF             |    16|
+------+-----------------+------+

Report Instance Areas: 
+------+------------+----------------------------+------+
|      |Instance    |Module                      |Cells |
+------+------------+----------------------------+------+
|1     |top         |                            |   291|
|2     |  led0_cntr |led_counter                 |    48|
|3     |  led1_cntr |led_counter__parameterized0 |     2|
|4     |  vga1      |VGA_controller              |   222|
+------+------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 909.324 ; gain = 382.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:31 . Memory (MB): peak = 909.324 ; gain = 258.195
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:42 . Memory (MB): peak = 909.324 ; gain = 382.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 914.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 914.195 ; gain = 619.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 914.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nickj/Desktop/VHDL_LIB_REPO/vhdl/VHDL_VGA/vga_xilinx_proj/vga_xilinx_proj.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 12 02:02:57 2020...
