{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604013993940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604013993949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 17:26:33 2020 " "Processing started: Thu Oct 29 17:26:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604013993949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604013993949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604013993949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604013995233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604013995233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab3/bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab3/bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2D_memory " "Found entity 1: regfile_2D_memory" {  } { { "../lab2/regfile_2D_memory.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../lab2/mux_2_to_1.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005430 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../lab2/mux.v " "Entity \"mux\" obtained from \"../lab2/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1604014005443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../lab1/hex2seg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/program_counter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(140) " "Verilog HDL warning at fsm.v(140): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604014005508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/IRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_IRreg " "Found entity 1: tb_IRreg" {  } { { "tb_IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_IRreg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_tb " "Found entity 1: lab4_tb" {  } { { "lab4_tb.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014005556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014005556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604014005784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_2D_memory regfile_2D_memory:registers " "Elaborating entity \"regfile_2D_memory\" for hierarchy \"regfile_2D_memory:registers\"" {  } { { "lab4.v" "registers" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxSrc " "Elaborating entity \"mux\" for hierarchy \"mux:muxSrc\"" {  } { { "lab4.v" "muxSrc" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:immMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:immMux\"" {  } { { "lab4.v" "immMux" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:logicBox " "Elaborating entity \"alu\" for hierarchy \"alu:logicBox\"" {  } { { "lab4.v" "logicBox" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:memory " "Elaborating entity \"bram\" for hierarchy \"bram:memory\"" {  } { { "lab4.v" "memory" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005834 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 65535 bram.v(23) " "Verilog HDL warning at bram.v(23): number of words (5) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1604014005837 "|lab4|bram:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:prog_count " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:prog_count\"" {  } { { "lab4.v" "prog_count" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRreg IRreg:Instr_Reg " "Elaborating entity \"IRreg\" for hierarchy \"IRreg:Instr_Reg\"" {  } { { "lab4.v" "Instr_Reg" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:test " "Elaborating entity \"fsm\" for hierarchy \"fsm:test\"" {  } { { "lab4.v" "test" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014005856 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.v(27) " "Verilog HDL Case Statement information at fsm.v(27): all case item expressions in this case statement are onehot" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604014005857 "|lab4|fsm:test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(74) " "Verilog HDL Always Construct warning at fsm.v(74): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604014005857 "|lab4|fsm:test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(107) " "Verilog HDL Always Construct warning at fsm.v(107): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604014005857 "|lab4|fsm:test"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.v(49) " "Verilog HDL Case Statement information at fsm.v(49): all case item expressions in this case statement are onehot" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604014005857 "|lab4|fsm:test"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bram:memory\|ram_rtl_0 " "Inferred RAM node \"bram:memory\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604014006338 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bram:memory\|ram " "RAM logic \"bram:memory\|ram\" is uninferred due to asynchronous read logic" {  } { { "../lab3/bram.v" "ram" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604014006338 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604014006338 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bram:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bram:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_bram_337df6.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_bram_337df6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604014006651 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604014006651 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604014006651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"bram:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014006836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"bram:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab4.ram0_bram_337df6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab4.ram0_bram_337df6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604014006836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604014006836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dpm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dpm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dpm1 " "Found entity 1: altsyncram_dpm1" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014006936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014006936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014007026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014007026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014007107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014007107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604014007189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014007189 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a0 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a1 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a2 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a3 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a4 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a5 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a6 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a7 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a8 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a9 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a10 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a11 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a12 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a13 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a14 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a15 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a16 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a17 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a18 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a19 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a20 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a21 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a22 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a23 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a24 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a25 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a26 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a27 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a28 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a29 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a30 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a31 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a32 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a33 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a34 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a35 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a36 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a37 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a38 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a39 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a40 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a41 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a42 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a43 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a44 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a45 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a46 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a47 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a48 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a49 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a50 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a51 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a52 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a53 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a54 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a55 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a56 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a57 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a58 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a59 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a60 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 1968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a61 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a62 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a63 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a64 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a65 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a66 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a67 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a68 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a69 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a70 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a71 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a72 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a73 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a74 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a75 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a76 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a77 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a78 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a79 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a80 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a81 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a82 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a83 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a84 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a85 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a86 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a87 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a88 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a89 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a90 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a91 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a92 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 2992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a93 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a94 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a95 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a96 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a97 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a98 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a99 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a100 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a101 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a102 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a103 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a104 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a105 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a106 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a107 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a108 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a109 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a110 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a111 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a112 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a113 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a114 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a115 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a116 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a117 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a118 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a119 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a120 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a121 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a122 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a123 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 3984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a124 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 4016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a125 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 4048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a126 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 4080 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a127 " "Synthesized away node \"bram:memory\|altsyncram:ram_rtl_0\|altsyncram_dpm1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_dpm1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf" 4112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007295 "|lab4|bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1604014007295 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1604014007295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604014007393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "136 " "136 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604014007431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014007491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604014007715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604014007715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007855 "|lab4|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604014007855 "|lab4|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604014007855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604014007855 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604014007855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604014007855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604014007916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 17:26:47 2020 " "Processing ended: Thu Oct 29 17:26:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604014007916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604014007916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604014007916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604014007916 ""}
