
* 70% Loads & Stores, 10% cache & 20% other categories - normal sctu stanza
* below is break up of above categories
* 14% of Fixed pt, VSX, VMX, BFP & DFP load/stores each
* 10% cache instructions
* 10% of Fixed pt instructions except cache and load/stores
* 10% of VSX instructions except cache and load/stores
rule_id						ldst_r1
num_oper					10
num_threads					0
seed						[0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0]
stream_depth				2000
test_method					1
threads_sync				1
sync_distance				50
unaligned_loads_stores_%	[0,0,0,0,0,0,0,0]
INS_BIAS_MASK               [(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10)]


* 60% Loads & Stores, 30% cache & 10% other categories  - cache bias stanza
* below is break up of above categories
* 12% of Fixed pt, VSX ,VMX ,BFP ,DFP load/stores each
* 30% cache instructions
* 10% of Fixed pt instructions except cache and load/stores
rule_id						ldst_r2
num_oper					10
num_threads					0
seed						[0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0]
stream_depth				2000
test_method					1
threads_sync				1
sync_distance				50
unaligned_loads_stores_%	[0,0,0,0,0,0,0,0]
INS_BIAS_MASK               [(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x0500000000000080,30)(0x0500000000000F3E,10)]


* 90% Loads & Stores, 0% cache & 10% other categories - max coherency stanza
* below is break up of above categories
* 18% of Fixed pt, VSX ,VMX ,BFP, DFP load/stores each 
* 10% of Fixed pt instructions except cache and load/stores
rule_id						ldst_r3
num_oper					10
num_threads					0
seed						[0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0]
stream_depth				2000
test_method					1
threads_sync				1
sync_distance				50
unaligned_loads_stores_%	[0,0,0,0,0,0,0,0]
INS_BIAS_MASK               [(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10):(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10):(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10):(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10):(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10):(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10):(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10):(0x0500000000003041,18)(0x010000180000f003,18)(0x020000000000003f,18)(0x0300000018000000,18)(0x0400000000000007,18)(0x0500000000000F3E,10)]


* normal stanza with reduced sync distance i.e heavy sync - lwarx stwcx stanza 
rule_id						ldst_r4
num_oper					10
num_threads					0
seed						[0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0]
stream_depth				2000
test_method					1
threads_sync				1
sync_distance				20
unaligned_loads_stores_%	[0,0,0,0,0,0,0,0]
INS_BIAS_MASK               [(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10):(0x0500000000003041,14)(0x010000180000f003,14)(0x020000000000003f,14)(0x0300000018000000,14)(0x0400000000000007,14)(0x0500000000000080,10)(0x0500000000000F3E,10)(0x01000018FFFF0FFC,10)]

