; Generated by gcc 2.95.1 19990816 (release) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY, PIC, REENTRANT
|gcc2_compiled.|
	ALIGN
|LC..0|
	DCB &55, &73, &61, &67
	DCB &65, &3a, &20, &46
	DCB &61, &63, &74, &6f
	DCB &72, &69, &61, &6c
	DCB &20, &3c, &6e, &75
	DCB &6d, &62, &65, &72
	DCB &3e, &0a, &00
	ALIGN
|LC..1|
	DCB &49, &20, &63, &61
	DCB &6e, &20, &6f, &6e
	DCB &6c, &79, &20, &66
	DCB &61, &63, &74, &6f
	DCB &72, &69, &61, &6c
	DCB &69, &73, &65, &20
	DCB &6e, &75, &6d, &62
	DCB &65, &72, &73, &20
	DCB &62, &65, &74, &77
	DCB &65, &65, &6e, &20
	DCB &32, &20, &61, &6e
	DCB &64, &20, &32, &31
	DCB &34, &37, &34, &38
	DCB &33, &36, &34, &37
	DCB &0a, &00
	ALIGN
|LC..2|
	DCB &25, &64, &20, &21
	DCB &20, &3d, &20, &0a
	DCB &0a, &00
	ALIGN
|LC..3|
	DCB &25, &64, &00
	ALIGN
|LC..4|
	DCB &0a, &0a, &77, &68
	DCB &69, &63, &68, &20
	DCB &69, &73, &20, &61
	DCB &70, &70, &72, &6f
	DCB &78, &2e, &20, &25
	DCB &64, &20, &78, &20
	DCB &31, &30, &5e, &25
	DCB &64, &0a, &00
	ALIGN
|LC..5|
	DCB &54, &69, &6d, &65
	DCB &3a, &20, &25, &2e
	DCB &32, &66, &20, &73
	DCB &65, &63, &6f, &6e
	DCB &64, &73, &0a, &00
	ALIGN
	EXPORT	|factorial|
|factorial|
	; args = 0, pretend = 0, frame = 28, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __v6
	stmfd	__sp!, {__v1, __v2, __v3, __v4, __v5, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	sub	__sp, __sp, #28
	cmp	__a1, #1
	mov	__ip, __a2
	bne	|L..3|
	ldr	__a1, |x$adcons|
|L..31|
	bl	|printf|
	mov	__a1, #0
	ldmea	__fp, {__v1, __v2, __v3, __v4, __v5, __fp, __sp, __pc}^
|L..3|
	mov	__a2, #0
	ldr	__a1, [__ip, #4]
	mov	__a3, #10
	bl	|strtol|
	str	__a1, [__sp, #0]
	sub	__ip, __a1, #2
	cmn	__ip, #-2147483645
	ldrhi	__a1, |x$adcons|+4
	bhi	|L..31|
|L..4|
	ldr	__ip, |L..32|	; float
	ldr	__a3, |x$adcons|+8
	str	__ip, [__a3, #0]	; float
	str	__a3, [__sp, #20]
	ldr	__ip, |x$adcons|+12
	str	__ip, [__sp, #16]
	ldr	__a3, |x$adcons|+16
	str	__a3, [__sp, #8]
	ldr	__ip, |x$adcons|+20
	str	__ip, [__sp, #24]
	ldr	__ip, [__sp, #0]
	mov	__v1, #2
	cmp	__v1, __ip
	ldr	__ip, |x$adcons|+24
	str	__ip, [__sp, #12]
	bgt	|L..6|
	ldr	__v2, [__sp, #20]
|L..8|
	fltd	__f0, __v1
	stfd	__f0, [__sp, #-8]!
	ldmfd	__sp!, {__a1, __a2}
	bl	|log10|
	ldfs	__f1, [__v2, #0]
	mvfs	__f0, __f0
	adfs	__f1, __f1, __f0
	ldr	__a3, [__sp, #0]
	add	__v1, __v1, #1
	cmp	__v1, __a3
	stfs	__f1, [__v2, #0]
	ble	|L..8|
|L..6|
	ldr	__ip, [__sp, #20]
	ldfs	__f0, [__ip, #0]
	mov	__a2, #1
	fixz	__a1, __f0
	bl	|calloc|
	ldr	__a3, [__sp, #20]
	ldfs	__f0, [__a3, #0]
	mov	__v1, #1
	mov	__v3, __a1
	cmfe	__f0, #1
	blt	|L..11|
	mov	__ip, #0
	mvfs	__f1, __f0
|L..13|
	strb	__ip, [__v3, __v1]
	add	__v1, __v1, #1
	flts	__f0, __v1
	cmfe	__f0, __f1
	bls	|L..13|
|L..11|
	mov	__ip, #1
	strb	__ip, [__v3, #1]
	ldr	__a3, [__sp, #0]
	mov	__v4, #2
	ldr	__ip, |L..32|	; float
	cmp	__v4, __a3
	ldr	__a3, [__sp, #16]
	mov	__v1, #0
	str	__ip, [__a3, #0]	; float
	bgt	|L..16|
	str	__a3, [__sp, #4]
|L..18|
	fltd	__f0, __v4
	stfd	__f0, [__sp, #-8]!
	ldmfd	__sp!, {__a1, __a2}
	bl	|log10|
	ldr	__a3, [__sp, #4]
	ldfs	__f1, [__a3, #0]
	mvfs	__f0, __f0
	adfs	__f1, __f1, __f0
	mov	__v2, #1
	add	__v5, __v4, __v2
	stfs	__f1, [__a3, #0]
	cmfe	__f1, #1
	blt	|L..17|
|L..22|
	ldrb	__ip, [__v3, __v2]	; zero_extendqisi2
	mla	__v1, __v4, __ip, __v1
	mov	__a2, #10
	mov	__a1, __v1
	bl	|__modsi3|
	strb	__a1, [__v3, __v2]
	mov	__a1, __v1
	mov	__a2, #10
	add	__v2, __v2, #1
	bl	|__divsi3|
	flts	__f1, __v2
	ldr	__ip, [__sp, #16]
	ldfs	__f0, [__ip, #0]
	mov	__v1, __a1
	cmfe	__f1, __f0
	bls	|L..22|
|L..17|
	ldr	__a3, [__sp, #0]
	mov	__v4, __v5
	cmp	__v4, __a3
	ble	|L..18|
|L..16|
	ldr	__a1, [__sp, #24]
	ldr	__a2, [__sp, #0]
	bl	|printf|
	ldr	__ip, [__sp, #20]
	ldfs	__f0, [__ip, #0]
	fixz	__v1, __f0
	cmp	__v1, #0
	ble	|L..26|
|L..28|
	ldr	__a1, |x$adcons|+28
	ldrb	__a2, [__v3, __v1]	; zero_extendqisi2
	sub	__v1, __v1, #1
	bl	|printf|
	cmp	__v1, #0
	bgt	|L..28|
|L..26|
	ldr	__a3, [__sp, #20]
	ldfs	__f0, [__a3, #0]
	ldr	__a1, [__sp, #12]
	fixz	__a3, __f0
	ldrb	__a2, [__v3, __a3]	; zero_extendqisi2
	sub	__a3, __a3, #1
	bl	|printf|
	bl	|clock|
	fltd	__f1, __a1
	ldfd	__f0, |L..32|+4
	dvfd	__f1, __f1, __f0
	stfd	__f1, [__sp, #-8]!
	ldmfd	__sp!, {__a2, __a3}
	ldr	__a1, [__sp, #8]
	bl	|printf|
	mov	__a1, #0
	ldmea	__fp, {__v1, __v2, __v3, __v4, __v5, __fp, __sp, __pc}^
|L..33|
	ALIGN
|L..32|
	DCD &3f800000	; double 1.00000000000000000000e0
	DCD &40590000, &0	; double 1.00000000000000000000e2
	AREA |C$$zidata1|,NOINIT
|len|
	% 4	; size=4
|digits|
	% 4	; size=4
	AREA |v6$$adcons|, BASED __v6
|x$adcons|
	DCD	|LC..0|
	DCD	|LC..1|
	DCD	|len|
	DCD	|digits|
	DCD	|LC..5|
	DCD	|LC..2|
	DCD	|LC..4|
	DCD	|LC..3|
	END
