--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml gen_funciones.twx gen_funciones.ncd -o gen_funciones.twr
gen_funciones.pcf

Design file:              gen_funciones.ncd
Physical constraint file: gen_funciones.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RELOJ
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ASTRB       |    4.786(R)|      SLOW  |   -2.009(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<0>     |    2.532(R)|      SLOW  |   -1.492(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<1>     |    2.887(R)|      SLOW  |   -1.865(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<2>     |    2.637(R)|      SLOW  |   -1.485(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<3>     |    2.506(R)|      SLOW  |   -1.658(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<4>     |    2.424(R)|      SLOW  |   -1.333(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<5>     |    2.306(R)|      SLOW  |   -1.442(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<6>     |    2.091(R)|      SLOW  |   -1.345(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DATA<7>     |    2.506(R)|      SLOW  |   -1.365(R)|      FAST  |RELOJ_BUFGP       |   0.000|
DSTRB       |    3.234(R)|      SLOW  |   -0.557(R)|      SLOW  |RELOJ_BUFGP       |   0.000|
PWRITE      |    4.524(R)|      SLOW  |   -2.177(R)|      FAST  |RELOJ_BUFGP       |   0.000|
RST         |   13.884(R)|      SLOW  |   -3.324(R)|      FAST  |RELOJ_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock RELOJ to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
D1          |        14.922(R)|      SLOW  |         5.894(R)|      FAST  |RELOJ_BUFGP       |   0.000|
D2          |        17.628(R)|      SLOW  |         7.018(R)|      FAST  |RELOJ_BUFGP       |   0.000|
SCLK        |         9.765(R)|      SLOW  |         5.316(R)|      FAST  |RELOJ_BUFGP       |   0.000|
SYNC        |        11.934(R)|      SLOW  |         6.047(R)|      FAST  |RELOJ_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RELOJ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RELOJ          |    4.361|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ASTRB          |PWAIT          |   13.945|
DSTRB          |DATA<0>        |    9.056|
DSTRB          |DATA<1>        |    9.416|
DSTRB          |DATA<2>        |    9.416|
DSTRB          |DATA<3>        |    9.077|
DSTRB          |DATA<4>        |    9.077|
DSTRB          |DATA<5>        |    9.415|
DSTRB          |DATA<6>        |    9.415|
DSTRB          |DATA<7>        |    9.076|
DSTRB          |PWAIT          |   13.934|
PWRITE         |DATA<0>        |   10.346|
PWRITE         |DATA<1>        |   10.706|
PWRITE         |DATA<2>        |   10.706|
PWRITE         |DATA<3>        |   10.367|
PWRITE         |DATA<4>        |   10.367|
PWRITE         |DATA<5>        |   10.705|
PWRITE         |DATA<6>        |   10.705|
PWRITE         |DATA<7>        |   10.366|
---------------+---------------+---------+


Analysis completed Sun Apr 19 20:34:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



