{
    "always/always_asterisk_event/no_arch": {
        "test_name": "always/always_asterisk_event/no_arch",
        "verilog": "always_asterisk_event.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "always/always_lone_asterisk/no_arch": {
        "test_name": "always/always_lone_asterisk/no_arch",
        "verilog": "always_lone_asterisk.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "always/always_or_event/no_arch": {
        "test_name": "always/always_or_event/no_arch",
        "verilog": "always_or_event.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "always/case_default/no_arch": {
        "test_name": "always/case_default/no_arch",
        "verilog": "case_default.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.9,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "always/posedge/no_arch": {
        "test_name": "always/posedge/no_arch",
        "verilog": "posedge.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 1.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "always/always_clk/no_arch": {
        "test_name": "always/always_clk/no_arch",
        "verilog": "always_clk.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.7,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "always/always_posedge_negedge/no_arch": {
        "test_name": "always/always_posedge_negedge/no_arch",
        "verilog": "always_posedge_negedge.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.3,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
