Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8f3526fcc20d444d9712250c57bee6ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Expand_mask_tb_behav xil_defaultlib.Expand_mask_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 2175 into k is out of bounds [C:/Users/Wasif Hassan/Desktop/Expand_mask/Expand_mask.srcs/sources_1/new/shake.sv:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=5120,ca...
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5120)
Compiling module xil_defaultlib.BitUnpack(b_len=20)
Compiling module xil_defaultlib.Expand_mask(gamma1=52487,cols_l=...
Compiling module xil_defaultlib.Expand_mask_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Expand_mask_tb_behav
