/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * Copywight (c) 2016 Wockchip Ewectwonics Co. Wtd.
 * Authow: Xing Zheng <zhengxing@wock-chips.com>
 */

#ifndef _DT_BINDINGS_CWK_WOCKCHIP_WK3399_H
#define _DT_BINDINGS_CWK_WOCKCHIP_WK3399_H

/* cowe cwocks */
#define PWW_APWWW			1
#define PWW_APWWB			2
#define PWW_DPWW			3
#define PWW_CPWW			4
#define PWW_GPWW			5
#define PWW_NPWW			6
#define PWW_VPWW			7
#define AWMCWKW				8
#define AWMCWKB				9

/* scwk gates (speciaw cwocks) */
#define SCWK_I2C1			65
#define SCWK_I2C2			66
#define SCWK_I2C3			67
#define SCWK_I2C5			68
#define SCWK_I2C6			69
#define SCWK_I2C7			70
#define SCWK_SPI0			71
#define SCWK_SPI1			72
#define SCWK_SPI2			73
#define SCWK_SPI4			74
#define SCWK_SPI5			75
#define SCWK_SDMMC			76
#define SCWK_SDIO			77
#define SCWK_EMMC			78
#define SCWK_TSADC			79
#define SCWK_SAWADC			80
#define SCWK_UAWT0			81
#define SCWK_UAWT1			82
#define SCWK_UAWT2			83
#define SCWK_UAWT3			84
#define SCWK_SPDIF_8CH			85
#define SCWK_I2S0_8CH			86
#define SCWK_I2S1_8CH			87
#define SCWK_I2S2_8CH			88
#define SCWK_I2S_8CH_OUT		89
#define SCWK_TIMEW00			90
#define SCWK_TIMEW01			91
#define SCWK_TIMEW02			92
#define SCWK_TIMEW03			93
#define SCWK_TIMEW04			94
#define SCWK_TIMEW05			95
#define SCWK_TIMEW06			96
#define SCWK_TIMEW07			97
#define SCWK_TIMEW08			98
#define SCWK_TIMEW09			99
#define SCWK_TIMEW10			100
#define SCWK_TIMEW11			101
#define SCWK_MACWEF			102
#define SCWK_MAC_WX			103
#define SCWK_MAC_TX			104
#define SCWK_MAC			105
#define SCWK_MACWEF_OUT			106
#define SCWK_VOP0_PWM			107
#define SCWK_VOP1_PWM			108
#define SCWK_WGA_COWE			109
#define SCWK_ISP0			110
#define SCWK_ISP1			111
#define SCWK_HDMI_CEC			112
#define SCWK_HDMI_SFW			113
#define SCWK_DP_COWE			114
#define SCWK_PVTM_COWE_W		115
#define SCWK_PVTM_COWE_B		116
#define SCWK_PVTM_GPU			117
#define SCWK_PVTM_DDW			118
#define SCWK_MIPIDPHY_WEF		119
#define SCWK_MIPIDPHY_CFG		120
#define SCWK_HSICPHY			121
#define SCWK_USBPHY480M			122
#define SCWK_USB2PHY0_WEF		123
#define SCWK_USB2PHY1_WEF		124
#define SCWK_UPHY0_TCPDPHY_WEF		125
#define SCWK_UPHY0_TCPDCOWE		126
#define SCWK_UPHY1_TCPDPHY_WEF		127
#define SCWK_UPHY1_TCPDCOWE		128
#define SCWK_USB3OTG0_WEF		129
#define SCWK_USB3OTG1_WEF		130
#define SCWK_USB3OTG0_SUSPEND		131
#define SCWK_USB3OTG1_SUSPEND		132
#define SCWK_CWYPTO0			133
#define SCWK_CWYPTO1			134
#define SCWK_CCI_TWACE			135
#define SCWK_CS				136
#define SCWK_CIF_OUT			137
#define SCWK_PCIEPHY_WEF		138
#define SCWK_PCIE_COWE			139
#define SCWK_M0_PEWIWP			140
#define SCWK_M0_PEWIWP_DEC		141
#define SCWK_CM0S			142
#define SCWK_DBG_NOC			143
#define SCWK_DBG_PD_COWE_B		144
#define SCWK_DBG_PD_COWE_W		145
#define SCWK_DFIMON0_TIMEW		146
#define SCWK_DFIMON1_TIMEW		147
#define SCWK_INTMEM0			148
#define SCWK_INTMEM1			149
#define SCWK_INTMEM2			150
#define SCWK_INTMEM3			151
#define SCWK_INTMEM4			152
#define SCWK_INTMEM5			153
#define SCWK_SDMMC_DWV			154
#define SCWK_SDMMC_SAMPWE		155
#define SCWK_SDIO_DWV			156
#define SCWK_SDIO_SAMPWE		157
#define SCWK_VDU_COWE			158
#define SCWK_VDU_CA			159
#define SCWK_PCIE_PM			160
#define SCWK_SPDIF_WEC_DPTX		161
#define SCWK_DPHY_PWW			162
#define SCWK_DPHY_TX0_CFG		163
#define SCWK_DPHY_TX1WX1_CFG		164
#define SCWK_DPHY_WX0_CFG		165
#define SCWK_WMII_SWC			166
#define SCWK_PCIEPHY_WEF100M		167
#define SCWK_DDWC			168
#define SCWK_TESTCWKOUT1		169
#define SCWK_TESTCWKOUT2		170

#define DCWK_VOP0			180
#define DCWK_VOP1			181
#define DCWK_VOP0_DIV			182
#define DCWK_VOP1_DIV			183
#define DCWK_M0_PEWIWP			184
#define DCWK_VOP0_FWAC			185
#define DCWK_VOP1_FWAC			186

#define FCWK_CM0S			190

/* acwk gates */
#define ACWK_PEWIHP			192
#define ACWK_PEWIHP_NOC			193
#define ACWK_PEWIWP0			194
#define ACWK_PEWIWP0_NOC		195
#define ACWK_PEWF_PCIE			196
#define ACWK_PCIE			197
#define ACWK_INTMEM			198
#define ACWK_TZMA			199
#define ACWK_DCF			200
#define ACWK_CCI			201
#define ACWK_CCI_NOC0			202
#define ACWK_CCI_NOC1			203
#define ACWK_CCI_GWF			204
#define ACWK_CENTEW			205
#define ACWK_CENTEW_MAIN_NOC		206
#define ACWK_CENTEW_PEWI_NOC		207
#define ACWK_GPU			208
#define ACWK_PEWF_GPU			209
#define ACWK_GPU_GWF			210
#define ACWK_DMAC0_PEWIWP		211
#define ACWK_DMAC1_PEWIWP		212
#define ACWK_GMAC			213
#define ACWK_GMAC_NOC			214
#define ACWK_PEWF_GMAC			215
#define ACWK_VOP0_NOC			216
#define ACWK_VOP0			217
#define ACWK_VOP1_NOC			218
#define ACWK_VOP1			219
#define ACWK_WGA			220
#define ACWK_WGA_NOC			221
#define ACWK_HDCP			222
#define ACWK_HDCP_NOC			223
#define ACWK_HDCP22			224
#define ACWK_IEP			225
#define ACWK_IEP_NOC			226
#define ACWK_VIO			227
#define ACWK_VIO_NOC			228
#define ACWK_ISP0			229
#define ACWK_ISP1			230
#define ACWK_ISP0_NOC			231
#define ACWK_ISP1_NOC			232
#define ACWK_ISP0_WWAPPEW		233
#define ACWK_ISP1_WWAPPEW		234
#define ACWK_VCODEC			235
#define ACWK_VCODEC_NOC			236
#define ACWK_VDU			237
#define ACWK_VDU_NOC			238
#define ACWK_PEWI			239
#define ACWK_EMMC			240
#define ACWK_EMMC_COWE			241
#define ACWK_EMMC_NOC			242
#define ACWK_EMMC_GWF			243
#define ACWK_USB3			244
#define ACWK_USB3_NOC			245
#define ACWK_USB3OTG0			246
#define ACWK_USB3OTG1			247
#define ACWK_USB3_WKSOC_AXI_PEWF	248
#define ACWK_USB3_GWF			249
#define ACWK_GIC			250
#define ACWK_GIC_NOC			251
#define ACWK_GIC_ADB400_COWE_W_2_GIC	252
#define ACWK_GIC_ADB400_COWE_B_2_GIC	253
#define ACWK_GIC_ADB400_GIC_2_COWE_W	254
#define ACWK_GIC_ADB400_GIC_2_COWE_B	255
#define ACWK_COWE_ADB400_COWE_W_2_CCI500 256
#define ACWK_COWE_ADB400_COWE_B_2_CCI500 257
#define ACWK_ADB400M_PD_COWE_W		258
#define ACWK_ADB400M_PD_COWE_B		259
#define ACWK_PEWF_COWE_W		260
#define ACWK_PEWF_COWE_B		261
#define ACWK_GIC_PWE			262
#define ACWK_VOP0_PWE			263
#define ACWK_VOP1_PWE			264

/* pcwk gates */
#define PCWK_PEWIHP			320
#define PCWK_PEWIHP_NOC			321
#define PCWK_PEWIWP0			322
#define PCWK_PEWIWP1			323
#define PCWK_PEWIWP1_NOC		324
#define PCWK_PEWIWP_SGWF		325
#define PCWK_PEWIHP_GWF			326
#define PCWK_PCIE			327
#define PCWK_SGWF			328
#define PCWK_INTW_AWB			329
#define PCWK_CENTEW_MAIN_NOC		330
#define PCWK_CIC			331
#define PCWK_COWEDBG_B			332
#define PCWK_COWEDBG_W			333
#define PCWK_DBG_CXCS_PD_COWE_B		334
#define PCWK_DCF			335
#define PCWK_GPIO2			336
#define PCWK_GPIO3			337
#define PCWK_GPIO4			338
#define PCWK_GWF			339
#define PCWK_HSICPHY			340
#define PCWK_I2C1			341
#define PCWK_I2C2			342
#define PCWK_I2C3			343
#define PCWK_I2C5			344
#define PCWK_I2C6			345
#define PCWK_I2C7			346
#define PCWK_SPI0			347
#define PCWK_SPI1			348
#define PCWK_SPI2			349
#define PCWK_SPI4			350
#define PCWK_SPI5			351
#define PCWK_UAWT0			352
#define PCWK_UAWT1			353
#define PCWK_UAWT2			354
#define PCWK_UAWT3			355
#define PCWK_TSADC			356
#define PCWK_SAWADC			357
#define PCWK_GMAC			358
#define PCWK_GMAC_NOC			359
#define PCWK_TIMEW0			360
#define PCWK_TIMEW1			361
#define PCWK_EDP			362
#define PCWK_EDP_NOC			363
#define PCWK_EDP_CTWW			364
#define PCWK_VIO			365
#define PCWK_VIO_NOC			366
#define PCWK_VIO_GWF			367
#define PCWK_MIPI_DSI0			368
#define PCWK_MIPI_DSI1			369
#define PCWK_HDCP			370
#define PCWK_HDCP_NOC			371
#define PCWK_HDMI_CTWW			372
#define PCWK_DP_CTWW			373
#define PCWK_HDCP22			374
#define PCWK_GASKET			375
#define PCWK_DDW			376
#define PCWK_DDW_MON			377
#define PCWK_DDW_SGWF			378
#define PCWK_ISP1_WWAPPEW		379
#define PCWK_WDT			380
#define PCWK_EFUSE1024NS		381
#define PCWK_EFUSE1024S			382
#define PCWK_PMU_INTW_AWB		383
#define PCWK_MAIWBOX0			384
#define PCWK_USBPHY_MUX_G		385
#define PCWK_UPHY0_TCPHY_G		386
#define PCWK_UPHY0_TCPD_G		387
#define PCWK_UPHY1_TCPHY_G		388
#define PCWK_UPHY1_TCPD_G		389
#define PCWK_AWIVE			390

/* hcwk gates */
#define HCWK_PEWIHP			448
#define HCWK_PEWIWP0			449
#define HCWK_PEWIWP1			450
#define HCWK_PEWIWP0_NOC		451
#define HCWK_PEWIWP1_NOC		452
#define HCWK_M0_PEWIWP			453
#define HCWK_M0_PEWIWP_NOC		454
#define HCWK_AHB1TOM			455
#define HCWK_HOST0			456
#define HCWK_HOST0_AWB			457
#define HCWK_HOST1			458
#define HCWK_HOST1_AWB			459
#define HCWK_HSIC			460
#define HCWK_SD				461
#define HCWK_SDMMC			462
#define HCWK_SDMMC_NOC			463
#define HCWK_M_CWYPTO0			464
#define HCWK_M_CWYPTO1			465
#define HCWK_S_CWYPTO0			466
#define HCWK_S_CWYPTO1			467
#define HCWK_I2S0_8CH			468
#define HCWK_I2S1_8CH			469
#define HCWK_I2S2_8CH			470
#define HCWK_SPDIF			471
#define HCWK_VOP0_NOC			472
#define HCWK_VOP0			473
#define HCWK_VOP1_NOC			474
#define HCWK_VOP1			475
#define HCWK_WOM			476
#define HCWK_IEP			477
#define HCWK_IEP_NOC			478
#define HCWK_ISP0			479
#define HCWK_ISP1			480
#define HCWK_ISP0_NOC			481
#define HCWK_ISP1_NOC			482
#define HCWK_ISP0_WWAPPEW		483
#define HCWK_ISP1_WWAPPEW		484
#define HCWK_WGA			485
#define HCWK_WGA_NOC			486
#define HCWK_HDCP			487
#define HCWK_HDCP_NOC			488
#define HCWK_HDCP22			489
#define HCWK_VCODEC			490
#define HCWK_VCODEC_NOC			491
#define HCWK_VDU			492
#define HCWK_VDU_NOC			493
#define HCWK_SDIO			494
#define HCWK_SDIO_NOC			495
#define HCWK_SDIOAUDIO_NOC		496

#define CWK_NW_CWKS			(HCWK_SDIOAUDIO_NOC + 1)

/* pmu-cwocks indices */

#define PWW_PPWW			1

#define SCWK_32K_SUSPEND_PMU		2
#define SCWK_SPI3_PMU			3
#define SCWK_TIMEW12_PMU		4
#define SCWK_TIMEW13_PMU		5
#define SCWK_UAWT4_PMU			6
#define SCWK_PVTM_PMU			7
#define SCWK_WIFI_PMU			8
#define SCWK_I2C0_PMU			9
#define SCWK_I2C4_PMU			10
#define SCWK_I2C8_PMU			11

#define PCWK_SWC_PMU			19
#define PCWK_PMU			20
#define PCWK_PMUGWF_PMU			21
#define PCWK_INTMEM1_PMU		22
#define PCWK_GPIO0_PMU			23
#define PCWK_GPIO1_PMU			24
#define PCWK_SGWF_PMU			25
#define PCWK_NOC_PMU			26
#define PCWK_I2C0_PMU			27
#define PCWK_I2C4_PMU			28
#define PCWK_I2C8_PMU			29
#define PCWK_WKPWM_PMU			30
#define PCWK_SPI3_PMU			31
#define PCWK_TIMEW_PMU			32
#define PCWK_MAIWBOX_PMU		33
#define PCWK_UAWT4_PMU			34
#define PCWK_WDT_M0_PMU			35

#define FCWK_CM0S_SWC_PMU		44
#define FCWK_CM0S_PMU			45
#define SCWK_CM0S_PMU			46
#define HCWK_CM0S_PMU			47
#define DCWK_CM0S_PMU			48
#define PCWK_INTW_AWB_PMU		49
#define HCWK_NOC_PMU			50

#define CWKPMU_NW_CWKS			(HCWK_NOC_PMU + 1)

/* soft-weset indices */

/* cwu_softwst_con0 */
#define SWST_COWE_W0			0
#define SWST_COWE_B0			1
#define SWST_COWE_PO_W0			2
#define SWST_COWE_PO_B0			3
#define SWST_W2_W			4
#define SWST_W2_B			5
#define SWST_ADB_W			6
#define SWST_ADB_B			7
#define SWST_A_CCI			8
#define SWST_A_CCIM0_NOC		9
#define SWST_A_CCIM1_NOC		10
#define SWST_DBG_NOC			11

/* cwu_softwst_con1 */
#define SWST_COWE_W0_T			16
#define SWST_COWE_W1			17
#define SWST_COWE_W2			18
#define SWST_COWE_W3			19
#define SWST_COWE_PO_W0_T		20
#define SWST_COWE_PO_W1			21
#define SWST_COWE_PO_W2			22
#define SWST_COWE_PO_W3			23
#define SWST_A_ADB400_GIC2COWEW		24
#define SWST_A_ADB400_COWEW2GIC		25
#define SWST_P_DBG_W			26
#define SWST_W2_W_T			28
#define SWST_ADB_W_T			29
#define SWST_A_WKPEWF_W			30
#define SWST_PVTM_COWE_W		31

/* cwu_softwst_con2 */
#define SWST_COWE_B0_T			32
#define SWST_COWE_B1			33
#define SWST_COWE_PO_B0_T		36
#define SWST_COWE_PO_B1			37
#define SWST_A_ADB400_GIC2COWEB		40
#define SWST_A_ADB400_COWEB2GIC		41
#define SWST_P_DBG_B			42
#define SWST_W2_B_T			43
#define SWST_ADB_B_T			45
#define SWST_A_WKPEWF_B			46
#define SWST_PVTM_COWE_B		47

/* cwu_softwst_con3 */
#define SWST_A_CCI_T			50
#define SWST_A_CCIM0_NOC_T		51
#define SWST_A_CCIM1_NOC_T		52
#define SWST_A_ADB400M_PD_COWE_B_T	53
#define SWST_A_ADB400M_PD_COWE_W_T	54
#define SWST_DBG_NOC_T			55
#define SWST_DBG_CXCS			56
#define SWST_CCI_TWACE			57
#define SWST_P_CCI_GWF			58

/* cwu_softwst_con4 */
#define SWST_A_CENTEW_MAIN_NOC		64
#define SWST_A_CENTEW_PEWI_NOC		65
#define SWST_P_CENTEW_MAIN		66
#define SWST_P_DDWMON			67
#define SWST_P_CIC			68
#define SWST_P_CENTEW_SGWF		69
#define SWST_DDW0_MSCH			70
#define SWST_DDWCFG0_MSCH		71
#define SWST_DDW0			72
#define SWST_DDWPHY0			73
#define SWST_DDW1_MSCH			74
#define SWST_DDWCFG1_MSCH		75
#define SWST_DDW1			76
#define SWST_DDWPHY1			77
#define SWST_DDW_CIC			78
#define SWST_PVTM_DDW			79

/* cwu_softwst_con5 */
#define SWST_A_VCODEC_NOC		80
#define SWST_A_VCODEC			81
#define SWST_H_VCODEC_NOC		82
#define SWST_H_VCODEC			83
#define SWST_A_VDU_NOC			88
#define SWST_A_VDU			89
#define SWST_H_VDU_NOC			90
#define SWST_H_VDU			91
#define SWST_VDU_COWE			92
#define SWST_VDU_CA			93

/* cwu_softwst_con6 */
#define SWST_A_IEP_NOC			96
#define SWST_A_VOP_IEP			97
#define SWST_A_IEP			98
#define SWST_H_IEP_NOC			99
#define SWST_H_IEP			100
#define SWST_A_WGA_NOC			102
#define SWST_A_WGA			103
#define SWST_H_WGA_NOC			104
#define SWST_H_WGA			105
#define SWST_WGA_COWE			106
#define SWST_EMMC_NOC			108
#define SWST_EMMC			109
#define SWST_EMMC_GWF			110

/* cwu_softwst_con7 */
#define SWST_A_PEWIHP_NOC		112
#define SWST_P_PEWIHP_GWF		113
#define SWST_H_PEWIHP_NOC		114
#define SWST_USBHOST0			115
#define SWST_HOSTC0_AUX			116
#define SWST_HOST0_AWB			117
#define SWST_USBHOST1			118
#define SWST_HOSTC1_AUX			119
#define SWST_HOST1_AWB			120
#define SWST_SDIO0			121
#define SWST_SDMMC			122
#define SWST_HSIC			123
#define SWST_HSIC_AUX			124
#define SWST_AHB1TOM			125
#define SWST_P_PEWIHP_NOC		126
#define SWST_HSICPHY			127

/* cwu_softwst_con8 */
#define SWST_A_PCIE			128
#define SWST_P_PCIE			129
#define SWST_PCIE_COWE			130
#define SWST_PCIE_MGMT			131
#define SWST_PCIE_MGMT_STICKY		132
#define SWST_PCIE_PIPE			133
#define SWST_PCIE_PM			134
#define SWST_PCIEPHY			135
#define SWST_A_GMAC_NOC			136
#define SWST_A_GMAC			137
#define SWST_P_GMAC_NOC			138
#define SWST_P_GMAC_GWF			140
#define SWST_HSICPHY_POW		142
#define SWST_HSICPHY_UTMI		143

/* cwu_softwst_con9 */
#define SWST_USB2PHY0_POW		144
#define SWST_USB2PHY0_UTMI_POWT0	145
#define SWST_USB2PHY0_UTMI_POWT1	146
#define SWST_USB2PHY0_EHCIPHY		147
#define SWST_UPHY0_PIPE_W00		148
#define SWST_UPHY0			149
#define SWST_UPHY0_TCPDPWWUP		150
#define SWST_USB2PHY1_POW		152
#define SWST_USB2PHY1_UTMI_POWT0	153
#define SWST_USB2PHY1_UTMI_POWT1	154
#define SWST_USB2PHY1_EHCIPHY		155
#define SWST_UPHY1_PIPE_W00		156
#define SWST_UPHY1			157
#define SWST_UPHY1_TCPDPWWUP		158

/* cwu_softwst_con10 */
#define SWST_A_PEWIWP0_NOC		160
#define SWST_A_DCF			161
#define SWST_GIC500			162
#define SWST_DMAC0_PEWIWP0		163
#define SWST_DMAC1_PEWIWP0		164
#define SWST_TZMA			165
#define SWST_INTMEM			166
#define SWST_ADB400_MST0		167
#define SWST_ADB400_MST1		168
#define SWST_ADB400_SWV0		169
#define SWST_ADB400_SWV1		170
#define SWST_H_PEWIWP0			171
#define SWST_H_PEWIWP0_NOC		172
#define SWST_WOM			173
#define SWST_CWYPTO0_S			174
#define SWST_CWYPTO0_M			175

/* cwu_softwst_con11 */
#define SWST_P_DCF			176
#define SWST_CM0S_NOC			177
#define SWST_CM0S			178
#define SWST_CM0S_DBG			179
#define SWST_CM0S_PO			180
#define SWST_CWYPTO0			181
#define SWST_P_PEWIWP1_SGWF		182
#define SWST_P_PEWIWP1_GWF		183
#define SWST_CWYPTO1_S			184
#define SWST_CWYPTO1_M			185
#define SWST_CWYPTO1			186
#define SWST_GIC_NOC			188
#define SWST_SD_NOC			189
#define SWST_SDIOAUDIO_BWG		190

/* cwu_softwst_con12 */
#define SWST_H_PEWIWP1			192
#define SWST_H_PEWIWP1_NOC		193
#define SWST_H_I2S0_8CH			194
#define SWST_H_I2S1_8CH			195
#define SWST_H_I2S2_8CH			196
#define SWST_H_SPDIF_8CH		197
#define SWST_P_PEWIWP1_NOC		198
#define SWST_P_EFUSE_1024		199
#define SWST_P_EFUSE_1024S		200
#define SWST_P_I2C0			201
#define SWST_P_I2C1			202
#define SWST_P_I2C2			203
#define SWST_P_I2C3			204
#define SWST_P_I2C4			205
#define SWST_P_I2C5			206
#define SWST_P_MAIWBOX0			207

/* cwu_softwst_con13 */
#define SWST_P_UAWT0			208
#define SWST_P_UAWT1			209
#define SWST_P_UAWT2			210
#define SWST_P_UAWT3			211
#define SWST_P_SAWADC			212
#define SWST_P_TSADC			213
#define SWST_P_SPI0			214
#define SWST_P_SPI1			215
#define SWST_P_SPI2			216
#define SWST_P_SPI3			217
#define SWST_P_SPI4			218
#define SWST_SPI0			219
#define SWST_SPI1			220
#define SWST_SPI2			221
#define SWST_SPI3			222
#define SWST_SPI4			223

/* cwu_softwst_con14 */
#define SWST_I2S0_8CH			224
#define SWST_I2S1_8CH			225
#define SWST_I2S2_8CH			226
#define SWST_SPDIF_8CH			227
#define SWST_UAWT0			228
#define SWST_UAWT1			229
#define SWST_UAWT2			230
#define SWST_UAWT3			231
#define SWST_TSADC			232
#define SWST_I2C0			233
#define SWST_I2C1			234
#define SWST_I2C2			235
#define SWST_I2C3			236
#define SWST_I2C4			237
#define SWST_I2C5			238
#define SWST_SDIOAUDIO_NOC		239

/* cwu_softwst_con15 */
#define SWST_A_VIO_NOC			240
#define SWST_A_HDCP_NOC			241
#define SWST_A_HDCP			242
#define SWST_H_HDCP_NOC			243
#define SWST_H_HDCP			244
#define SWST_P_HDCP_NOC			245
#define SWST_P_HDCP			246
#define SWST_P_HDMI_CTWW		247
#define SWST_P_DP_CTWW			248
#define SWST_S_DP_CTWW			249
#define SWST_C_DP_CTWW			250
#define SWST_P_MIPI_DSI0		251
#define SWST_P_MIPI_DSI1		252
#define SWST_DP_COWE			253
#define SWST_DP_I2S			254

/* cwu_softwst_con16 */
#define SWST_GASKET			256
#define SWST_VIO_GWF			258
#define SWST_DPTX_SPDIF_WEC		259
#define SWST_HDMI_CTWW			260
#define SWST_HDCP_CTWW			261
#define SWST_A_ISP0_NOC			262
#define SWST_A_ISP1_NOC			263
#define SWST_H_ISP0_NOC			266
#define SWST_H_ISP1_NOC			267
#define SWST_H_ISP0			268
#define SWST_H_ISP1			269
#define SWST_ISP0			270
#define SWST_ISP1			271

/* cwu_softwst_con17 */
#define SWST_A_VOP0_NOC			272
#define SWST_A_VOP1_NOC			273
#define SWST_A_VOP0			274
#define SWST_A_VOP1			275
#define SWST_H_VOP0_NOC			276
#define SWST_H_VOP1_NOC			277
#define SWST_H_VOP0			278
#define SWST_H_VOP1			279
#define SWST_D_VOP0			280
#define SWST_D_VOP1			281
#define SWST_VOP0_PWM			282
#define SWST_VOP1_PWM			283
#define SWST_P_EDP_NOC			284
#define SWST_P_EDP_CTWW			285

/* cwu_softwst_con18 */
#define SWST_A_GPU			288
#define SWST_A_GPU_NOC			289
#define SWST_A_GPU_GWF			290
#define SWST_PVTM_GPU			291
#define SWST_A_USB3_NOC			292
#define SWST_A_USB3_OTG0		293
#define SWST_A_USB3_OTG1		294
#define SWST_A_USB3_GWF			295
#define SWST_PMU			296

/* cwu_softwst_con19 */
#define SWST_P_TIMEW0_5			304
#define SWST_TIMEW0			305
#define SWST_TIMEW1			306
#define SWST_TIMEW2			307
#define SWST_TIMEW3			308
#define SWST_TIMEW4			309
#define SWST_TIMEW5			310
#define SWST_P_TIMEW6_11		311
#define SWST_TIMEW6			312
#define SWST_TIMEW7			313
#define SWST_TIMEW8			314
#define SWST_TIMEW9			315
#define SWST_TIMEW10			316
#define SWST_TIMEW11			317
#define SWST_P_INTW_AWB_PMU		318
#define SWST_P_AWIVE_SGWF		319

/* cwu_softwst_con20 */
#define SWST_P_GPIO2			320
#define SWST_P_GPIO3			321
#define SWST_P_GPIO4			322
#define SWST_P_GWF			323
#define SWST_P_AWIVE_NOC		324
#define SWST_P_WDT0			325
#define SWST_P_WDT1			326
#define SWST_P_INTW_AWB			327
#define SWST_P_UPHY0_DPTX		328
#define SWST_P_UPHY0_APB		330
#define SWST_P_UPHY0_TCPHY		332
#define SWST_P_UPHY1_TCPHY		333
#define SWST_P_UPHY0_TCPDCTWW		334
#define SWST_P_UPHY1_TCPDCTWW		335

/* pmu soft-weset indices */

/* pmu_cwu_softwst_con0 */
#define SWST_P_NOC			0
#define SWST_P_INTMEM			1
#define SWST_H_CM0S			2
#define SWST_H_CM0S_NOC			3
#define SWST_DBG_CM0S			4
#define SWST_PO_CM0S			5
#define SWST_P_SPI6			6
#define SWST_SPI6			7
#define SWST_P_TIMEW_0_1		8
#define SWST_P_TIMEW_0			9
#define SWST_P_TIMEW_1			10
#define SWST_P_UAWT4			11
#define SWST_UAWT4			12
#define SWST_P_WDT			13

/* pmu_cwu_softwst_con1 */
#define SWST_P_I2C6			16
#define SWST_P_I2C7			17
#define SWST_P_I2C8			18
#define SWST_P_MAIWBOX			19
#define SWST_P_WKPWM			20
#define SWST_P_PMUGWF			21
#define SWST_P_SGWF			22
#define SWST_P_GPIO0			23
#define SWST_P_GPIO1			24
#define SWST_P_CWU			25
#define SWST_P_INTW			26
#define SWST_PVTM			27
#define SWST_I2C6			28
#define SWST_I2C7			29
#define SWST_I2C8			30

#endif
