
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/gap/cc-5.trace.gz
.gz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2961710 heartbeat IPC: 3.37643 cumulative IPC: 3.37643 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5871729 heartbeat IPC: 3.4364 cumulative IPC: 3.40615 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8789685 heartbeat IPC: 3.42706 cumulative IPC: 3.41309 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11710724 heartbeat IPC: 3.42344 cumulative IPC: 3.41567 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14632986 heartbeat IPC: 3.42201 cumulative IPC: 3.41694 (Simulation time: 0 hr 1 min 30 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14632986 (Simulation time: 0 hr 1 min 30 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 53109785 heartbeat IPC: 0.259897 cumulative IPC: 0.259897 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 89784648 heartbeat IPC: 0.272666 cumulative IPC: 0.266129 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 126629392 heartbeat IPC: 0.271409 cumulative IPC: 0.267866 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 163965416 heartbeat IPC: 0.267838 cumulative IPC: 0.267859 (Simulation time: 0 hr 3 min 31 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 200176200 heartbeat IPC: 0.276161 cumulative IPC: 0.269479 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 236506805 heartbeat IPC: 0.27525 cumulative IPC: 0.270424 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 272683824 heartbeat IPC: 0.276419 cumulative IPC: 0.271264 (Simulation time: 0 hr 5 min 3 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 306913739 heartbeat IPC: 0.292142 cumulative IPC: 0.273709 (Simulation time: 0 hr 5 min 33 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 342888573 heartbeat IPC: 0.277972 cumulative IPC: 0.274177 (Simulation time: 0 hr 6 min 4 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 378424319 heartbeat IPC: 0.281407 cumulative IPC: 0.274883 (Simulation time: 0 hr 6 min 34 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 414453938 heartbeat IPC: 0.277549 cumulative IPC: 0.275123 (Simulation time: 0 hr 7 min 5 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 450228426 heartbeat IPC: 0.279529 cumulative IPC: 0.275485 (Simulation time: 0 hr 7 min 35 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 486328918 heartbeat IPC: 0.277005 cumulative IPC: 0.275601 (Simulation time: 0 hr 8 min 6 sec) 
Heartbeat CPU 0 instructions: 190000001 cycles: 521781811 heartbeat IPC: 0.282064 cumulative IPC: 0.276053 (Simulation time: 0 hr 8 min 36 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 557226529 heartbeat IPC: 0.282129 cumulative IPC: 0.27645 (Simulation time: 0 hr 9 min 7 sec) 
Heartbeat CPU 0 instructions: 210000000 cycles: 592708186 heartbeat IPC: 0.281836 cumulative IPC: 0.276781 (Simulation time: 0 hr 9 min 37 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 627776428 heartbeat IPC: 0.285158 cumulative IPC: 0.27726 (Simulation time: 0 hr 10 min 8 sec) 
Heartbeat CPU 0 instructions: 230000001 cycles: 662744948 heartbeat IPC: 0.285972 cumulative IPC: 0.27773 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 240000003 cycles: 697349777 heartbeat IPC: 0.288977 cumulative IPC: 0.2783 (Simulation time: 0 hr 11 min 10 sec) 
Heartbeat CPU 0 instructions: 250000001 cycles: 731465881 heartbeat IPC: 0.293117 cumulative IPC: 0.279005 (Simulation time: 0 hr 11 min 41 sec) 
Finished CPU 0 instructions: 200000000 cycles: 716832895 cumulative IPC: 0.279005 (Simulation time: 0 hr 11 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.279005 instructions: 200000000 cycles: 716832895
ITLB TOTAL     ACCESS:   30115100  HIT:   30115100  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   30115100  HIT:   30115100  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   30583910	FORWARD:          0	MERGED:     468810	TO_CACHE:   30115100

DTLB TOTAL     ACCESS:   38241080  HIT:   28761981  MISS:    9479099  HIT %:    75.2123  MISS %:    24.7877   MPKI: 47.3955
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   38241080  HIT:   28761981  MISS:    9479099  HIT %:    75.2123  MISS %:    24.7877   MPKI: 47.3955
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.64411 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.423061
DTLB MSHR FULL: 0.00515824
DTLB RQ	ACCESS:   40527481	FORWARD:          0	MERGED:    2189985	TO_CACHE:   38337496

STLB TOTAL     ACCESS:   10574828  HIT:   10560559  MISS:      14269  HIT %:    99.8651  MISS %:   0.134934   MPKI: 0.071345
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:    9479099  HIT:    9464830  MISS:      14269  HIT %:    99.8495  MISS %:   0.150531   MPKI: 0.071345
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1095729  HIT:    1095729  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 138.51 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.000795285
STLB MSHR FULL: 0
STLB RQ	ACCESS:   12666840	FORWARD:          0	MERGED:    2092012	TO_CACHE:   10574828

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   43556527  HIT:   28700000  MISS:   14856527  HIT %:    65.8914  MISS %:    34.1086   MPKI: 74.2826
L1D Test counter:          0
L1D LOAD      ACCESS:   40195466  HIT:   26489685  MISS:   13789515  HIT %:    65.9022  MISS %:    34.0978   MPKI: 68.5289
L1D RFO       ACCESS:     248282  HIT:     248282  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  ACCESS:    3112779  HIT:    1962033  MISS:    1150746  HIT %:    63.0316  MISS %:    36.9684   MPKI: 5.75373
L1D PREFETCH  REQUESTED:    6381299  ISSUED:    6381299  USEFUL:     937289  USELESS:     213459
L1D USEFUL LOAD PREFETCHES:     937289 PREFETCH ISSUED TO LOWER LEVEL:    1177885  ACCURACY: 79.5739
L1D TIMELY PREFETCHES:     937289 LATE PREFETCHES: 11057 DROPPED PREFETCHES: 0
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 9896 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 68.9476 MSHR LATE: 0.055285 PQ LATE: 0.04948 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 1161803 DIFFERENT FILL-ORIGIN LEVEL: 16082
L1D AVERAGE MISS LATENCY: 86.4696 cycles
L1D AVERAGE MISS LATENCY LOAD: 77.4206 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 194.246 cycles
L1D AVERAGE MSHR OCCUPANCY: 2.11054
L1D MSHR FULL: 0
L1D RQ	ACCESS:   54333013	FORWARD:          0	MERGED:   14053251	TO_CACHE:   40279199
L1D WQ	ACCESS:     248282	FORWARD:        563	MERGED:          0	TO_CACHE:     248282
L1D PQ	ACCESS:    3193558	FORWARD:          0	MERGED:       5817	TO_CACHE:    3187741

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 3989241
L1D ROI Sum of L1D PQ occupancy: 42873471
L1D PREFETCHES PUSHED FROM L2C: 0
5575ed11f240: 3225
5575ed11f244: 3293
5575ed11f248: 4385
5575ed11f263: 5563
5575ed11f260: 13413
5575ed11f27b: 707199
5575ed11f266: 12968703
L1I TOTAL     ACCESS:   30583910  HIT:   30583910  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   30583910  HIT:   30583910  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   54533251	FORWARD:          0	MERGED:   23949341	TO_CACHE:   30583910

BTB TOTAL     ACCESS:   40039424  HIT:   40039419  MISS:          5  HIT %:        100  MISS %: 1.24877e-05   MPKI: 2.5e-05
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:   40039424  HIT:   40039419  MISS:          5
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   15084140  HIT:    4746833  MISS:   10337307  HIT %:     31.469  MISS %:     68.531   MPKI: 51.6865
L2C Test counter:          0
L2C LOAD      ACCESS:   13694724  HIT:    4477819  MISS:    9216905  HIT %:    32.6974  MISS %:    67.3026   MPKI: 46.0845
L2C DATA LOAD MPKI: 46.0845
L2C INSTRUCTION LOAD MPKI: 0
L2C PREFETCH  ACCESS:    1177280  HIT:      59527  MISS:    1117753  HIT %:    5.05632  MISS %:    94.9437   MPKI: 5.58877
L2C DATA PREFETCH MPKI: 5.58877
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     197867  HIT:     197710  MISS:        157  HIT %:    99.9207  MISS %:  0.0793462   MPKI: 0.000785
L2C LOAD TRANSLATION ACCESS:      14269  HIT:      11777  MISS:       2492  HIT %:    82.5356  MISS %:    17.4644   MPKI: 0.01246
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      23872  USELESS:    1093767
L2C USEFUL LOAD PREFETCHES:      23872 PREFETCH ISSUED TO LOWER LEVEL:    1118099  ACCURACY: 2.13505
L2C TIMELY PREFETCHES:      23872 LATE PREFETCHES: 346 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 46.0845 MSHR LATE: 0.00173 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 14910 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 102.781 cycles
L2C AVERAGE MISS LATENCY LOAD: 92.5319 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 187.183 cycles
L2C AVERAGE MSHR OCCUPANCY: 2.04414
L2C MSHR FULL: 0
L2C RQ	ACCESS:   13708993	FORWARD:          0	MERGED:          0	TO_CACHE:   13708993
L2C WQ	ACCESS:     197867	FORWARD:          0	MERGED:          0	TO_CACHE:     197867
L2C PQ	ACCESS:    1177885	FORWARD:          0	MERGED:          0	TO_CACHE:    1177885

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 2492
L2C Data Evicting Data 10332168
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 2490
L2C Dense regions hint from L2: 0
5575ed11f244: 114
5575ed11f240: 250
5575ed11f263: 522
5575ed11f248: 1006
5575ed11f260: 13371
5575ed11f27b: 162321
5575ed11f266: 9039321
PSCL5 TOTAL     ACCESS:      14269  HIT:      14269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:      14269  HIT:      14269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      14269  HIT:      14269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:      14269  HIT:      14269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      14269  HIT:      14269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:      14269  HIT:      14269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      14269  HIT:      14242  MISS:         27  HIT %:    99.8108  MISS %:   0.189221   MPKI: 0.000135
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:      14269  HIT:      14242  MISS:         27  HIT %:    99.8108  MISS %:   0.189221   MPKI: 0.000135
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:   10534785  HIT:    5928938  MISS:    4605847  HIT %:    56.2796  MISS %:    43.7204   MPKI: 23.0292
LLC Test counter:          0
LLC LOAD      ACCESS:    9216559  HIT:    5653372  MISS:    3563187  HIT %:    61.3393  MISS %:    38.6607   MPKI: 17.8159
LLC PREFETCH  ACCESS:    1118099  HIT:      77730  MISS:    1040369  HIT %:    6.95198  MISS %:     93.048   MPKI: 5.20184
LLC WRITEBACK ACCESS:     197635  HIT:     197161  MISS:        474  HIT %:    99.7602  MISS %:   0.239836   MPKI: 0.00237
LLC LOAD TRANSLATION ACCESS:       2492  HIT:        675  MISS:       1817  HIT %:    27.0867  MISS %:    72.9133   MPKI: 0.009085
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      36687  USELESS:    1003770
LLC USEFUL LOAD PREFETCHES:      36687 PREFETCH ISSUED TO LOWER LEVEL:    1040369  ACCURACY: 3.52634
LLC TIMELY PREFETCHES:      36687 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 17.8159 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 163.24 cycles
LLC AVERAGE MISS LATENCY LOAD: 161.604 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 168.894 cycles
LLC AVERAGE MSHR OCCUPANCY: 1.20823
LLC MSHR FULL: 0
LLC RQ	ACCESS:    9219051	FORWARD:          0	MERGED:          0	TO_CACHE:    9219051
LLC WQ	ACCESS:     197635	FORWARD:          0	MERGED:          0	TO_CACHE:     197635
LLC PQ	ACCESS:    1118099	FORWARD:          0	MERGED:          0	TO_CACHE:    1118099

LLC Dense regions hint to LLC: 0
5575ed11f244: 1
5575ed11f240: 90
5575ed11f263: 279
5575ed11f248: 900
5575ed11f260: 13371
5575ed11f27b: 37118
5575ed11f266: 3511428

RAW hits: 34556
Loads Generated: 54367569
Loads sent to L1D: 54333013
Stores Generated: 248282
Stores sent to L1D: 248282
Major fault: 0 Minor fault: 18714
Allocated PAGES: 18714
Total Load insts: 66970419
Total Non-spec loads: 10133339
Percentage of speculative loads: 84.8689
L1D response latency: 77.4831 cycles
Load retirement latency: 170.464 cycles

CPU 0 L1D PC-based stride prefetcher final stats
Degree: 3

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     922421  ROW_BUFFER_MISS:    3682942
 DBUS_CONGESTED:        873
 WQ ROW_BUFFER_HIT:      78314  ROW_BUFFER_MISS:     116281  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 321530710
0banks busy for write cycles: 164249
1banks busy for read cycles: 205420061
1banks busy for write cycles: 30992709
2banks busy for read cycles: 94780802
2banks busy for write cycles: 3316236
3banks busy for read cycles: 41378621
3banks busy for write cycles: 394591
4banks busy for read cycles: 15100211
4banks busy for write cycles: 52288
5banks busy for read cycles: 3175266
5banks busy for write cycles: 8015
6banks busy for read cycles: 456721
6banks busy for write cycles: 1348
7banks busy for read cycles: 55231
7banks busy for write cycles: 0
8banks busy for read cycles: 5837
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 94.3308% MPKI: 11.3996 Average ROB Occupancy at Mispredict: 49.2497
Branch types
NOT_BRANCH: 159783723 79.8919%
BRANCH_DIRECT_JUMP: 0 0%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 40215925 20.108%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 18714
