# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do D_FF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/JK_FF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:18 on Nov 07,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/JK_FF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity JK_FF
# -- Compiling architecture bhv of JK_FF
# End time: 15:26:18 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:18 on Nov 07,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture bhv of Testbench
# ** Warning: C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/Testbench.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/Testbench.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/Testbench.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:26:18 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vcom -93 -work work {C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/D_FF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:18 on Nov 07,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Sarthak Niranjan/Downloads/D_FF (1)/D_FF/D_FF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity D_FF
# -- Compiling architecture Logic of D_FF
# End time: 15:26:18 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 15:26:18 on Nov 07,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(bhv)
# Loading work.d_ff(logic)
# Loading work.jk_ff(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 15:27:03 on Nov 07,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
