

================================================================
== Vitis HLS Report for 'pReduceAngle'
================================================================
* Date:           Tue Apr  8 14:33:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_positAdd_fu_255  |positAdd  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        |grp_positAdd_fu_275  |positAdd  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        |grp_positAdd_fu_296  |positAdd  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     448|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|    5250|    7115|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     393|    -|
|Register         |        -|     -|    3281|     320|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|    8531|    8276|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_59ns_61ns_119_1_1_U84  |mul_59ns_61ns_119_1_1  |        0|  10|     0|    38|    0|
    |grp_positAdd_fu_255        |positAdd               |        0|   0|  1750|  2359|    0|
    |grp_positAdd_fu_275        |positAdd               |        0|   0|  1750|  2359|    0|
    |grp_positAdd_fu_296        |positAdd               |        0|   0|  1750|  2359|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|  10|  5250|  7115|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln680_fu_468_p2                      |         +|   0|  0|  13|           6|           6|
    |add_ln800_fu_485_p2                      |         +|   0|  0|  13|           6|           2|
    |sf_r_fu_473_p2                           |         +|   0|  0|  13|           6|           6|
    |absXGreaterEqual_5_fu_427_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln24_1_fu_755_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_641_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln25_2_fu_659_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_3_fu_665_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_4_fu_713_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_5_fu_719_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_6_fu_773_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_7_fu_779_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_8_fu_829_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_9_fu_835_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_421_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_1301                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_1305                        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op100_call_state11_state10  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op154_call_state19_state18  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_call_state3_state2     |       and|   0|  0|   2|           1|           1|
    |retval_1_i20_fu_809_p2                   |       and|   0|  0|   2|           1|           1|
    |retval_1_i31_fu_853_p2                   |       and|   0|  0|   2|           1|           1|
    |retval_1_i9_fu_737_p2                    |       and|   0|  0|   2|           1|           1|
    |retval_1_i_fu_695_p2                     |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_1_fu_629_p2                    |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln23_2_fu_701_p2                    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln23_3_fu_743_p2                    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln23_fu_397_p2                      |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln24_1_fu_635_p2                    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln24_2_fu_749_p2                    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln24_fu_403_p2                      |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln25_1_fu_653_p2                    |      icmp|   0|  0|  37|          30|          29|
    |icmp_ln25_2_fu_707_p2                    |      icmp|   0|  0|  37|          30|          29|
    |icmp_ln25_3_fu_767_p2                    |      icmp|   0|  0|  37|          30|          29|
    |icmp_ln25_4_fu_823_p2                    |      icmp|   0|  0|  37|          30|          29|
    |icmp_ln25_fu_415_p2                      |      icmp|   0|  0|  37|          30|          29|
    |icmp_ln703_fu_479_p2                     |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln803_fu_499_p2                     |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln804_fu_505_p2                     |      icmp|   0|  0|  13|           6|           6|
    |absXGreaterEqual_1_fu_725_p2             |        or|   0|  0|   2|           1|           1|
    |absXGreaterEqual_2_fu_791_p2             |        or|   0|  0|   2|           1|           1|
    |absXGreaterEqual_3_fu_841_p2             |        or|   0|  0|   2|           1|           1|
    |absXGreaterEqual_fu_677_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln24_1_fu_785_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_671_p2                        |        or|   0|  0|   2|           1|           1|
    |regime_14_fu_491_p3                      |    select|   0|  0|   7|           1|           6|
    |regime_fu_519_p3                         |    select|   0|  0|   6|           1|           5|
    |select_ln680_fu_461_p3                   |    select|   0|  0|   3|           1|           3|
    |select_ln804_fu_511_p3                   |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    |not_m_angle_sign_fu_689_p2               |       xor|   0|  0|   2|           1|           2|
    |not_y_sign_fu_803_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_1_fu_647_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_2_fu_761_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_409_p2                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln27_1_fu_731_p2                     |       xor|   0|  0|   2|           2|           1|
    |xor_ln27_2_fu_797_p2                     |       xor|   0|  0|   2|           1|           1|
    |xor_ln27_3_fu_847_p2                     |       xor|   0|  0|   2|           2|           1|
    |xor_ln27_fu_683_p2                       |       xor|   0|  0|   2|           1|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 448|         269|         246|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_negate_write_assign_phi_fu_244_p6       |   9|          2|    1|          2|
    |ap_phi_mux_ref_tmp_1440_2_phi_fu_195_p6            |   9|          2|    1|          2|
    |ap_phi_mux_ref_tmp_3_2_phi_fu_207_p6               |   9|          2|    6|         12|
    |ap_phi_mux_ref_tmp_4_2_phi_fu_219_p6               |   9|          2|    1|          2|
    |ap_phi_mux_ref_tmp_5_2_phi_fu_231_p6               |   9|          2|   30|         60|
    |ap_phi_mux_storemerge_in_i_phi_fu_127_p4           |   9|          2|   94|        188|
    |ap_phi_mux_x_exponent_4_phi_fu_159_p6              |   9|          2|    1|          2|
    |ap_phi_mux_x_regime_6_phi_fu_147_p6                |   9|          2|    6|         12|
    |ap_phi_mux_x_sign_3_phi_fu_136_p6                  |   9|          2|    1|          2|
    |ap_phi_mux_y_mantissa_phi_fu_171_p6                |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter10_x_exponent_4_reg_156         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter10_x_regime_6_reg_144           |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter10_x_sign_3_reg_133             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter10_y_isZero_reg_180             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter10_y_mantissa_reg_168           |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter18_y_isZero_reg_180             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter19_negate_write_assign_reg_240  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter19_ref_tmp_1440_2_reg_192       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter19_ref_tmp_3_2_reg_204          |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter19_ref_tmp_4_2_reg_216          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter19_ref_tmp_5_2_reg_228          |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter9_storemerge_in_i_reg_124       |   9|          2|   94|        188|
    |grp_positAdd_fu_275_x_sign                         |  14|          3|    1|          3|
    |grp_positAdd_fu_275_y_sign_val                     |  14|          3|    1|          3|
    |grp_positAdd_fu_296_x_exponent2                    |  14|          3|    1|          3|
    |grp_positAdd_fu_296_x_isZero                       |  14|          3|    1|          3|
    |grp_positAdd_fu_296_x_mantissa3                    |  14|          3|   30|         90|
    |grp_positAdd_fu_296_x_regime1                      |  14|          3|    6|         18|
    |grp_positAdd_fu_296_x_sign                         |  14|          3|    1|          3|
    |grp_positAdd_fu_296_y_exponent2_val                |  14|          3|    1|          3|
    |grp_positAdd_fu_296_y_isZero_val                   |  14|          3|    1|          3|
    |grp_positAdd_fu_296_y_mantissa3_val                |  14|          3|   30|         90|
    |grp_positAdd_fu_296_y_regime1_val                  |  14|          3|    6|         18|
    |grp_positAdd_fu_296_y_sign_val                     |  14|          3|    1|          3|
    |x_exponent_4_reg_156                               |   9|          2|    1|          2|
    |x_regime_6_reg_144                                 |   9|          2|    6|         12|
    |y_mantissa_reg_168                                 |   9|          2|   30|         60|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 393|         86|  461|       1002|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |absXGreaterEqual_5_reg_919                         |   1|   0|    1|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter10_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter10_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter10_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter11_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter11_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter11_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter11_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter12_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter12_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter12_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter12_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter13_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter13_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter13_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter13_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter14_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter14_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter14_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter14_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter14_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter15_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter15_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter15_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter15_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter15_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter16_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter16_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter16_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter16_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter16_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter17_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter17_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter17_x_exponent_4_reg_156         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_x_regime_6_reg_144           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter17_x_sign_3_reg_133             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter17_y_mantissa_reg_168           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter18_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter18_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter18_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter18_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter18_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter18_y_isZero_reg_180             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter19_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter19_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter19_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter19_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter19_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter1_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter20_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter20_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter20_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter20_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter20_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter21_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter21_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter21_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter21_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter21_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter22_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter22_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter22_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter22_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter22_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter23_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter23_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter23_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter23_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter23_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter24_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter24_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter24_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter24_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter24_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter25_negate_write_assign_reg_240  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter25_ref_tmp_1440_2_reg_192       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter25_ref_tmp_3_2_reg_204          |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter25_ref_tmp_4_2_reg_216          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter25_ref_tmp_5_2_reg_228          |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter2_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter2_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter2_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter3_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter3_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter3_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter3_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter3_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter4_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter4_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter4_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter4_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter4_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter5_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter5_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter5_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter5_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter5_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter6_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter6_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter6_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter6_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter6_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter7_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter7_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter7_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter7_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter7_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter8_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter8_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter8_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter8_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter8_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_y_mantissa_reg_168            |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter9_negate_write_assign_reg_240   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_ref_tmp_1440_2_reg_192        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_ref_tmp_3_2_reg_204           |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter9_ref_tmp_4_2_reg_216           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_ref_tmp_5_2_reg_228           |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter9_storemerge_in_i_reg_124       |  94|   0|   94|          0|
    |ap_phi_reg_pp0_iter9_x_exponent_4_reg_156          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_x_regime_6_reg_144            |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter9_x_sign_3_reg_133              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_y_isZero_reg_180              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_y_mantissa_reg_168            |  30|   0|   30|          0|
    |grp_positAdd_fu_255_ap_start_reg                   |   1|   0|    1|          0|
    |grp_positAdd_fu_275_ap_start_reg                   |   1|   0|    1|          0|
    |grp_positAdd_fu_296_ap_start_reg                   |   1|   0|    1|          0|
    |icmp_ln23_reg_915                                  |   1|   0|    1|          0|
    |m_angle_exponent_5_reg_956                         |   1|   0|    1|          0|
    |m_angle_isZero_reg_944                             |   1|   0|    1|          0|
    |m_angle_mantissa_reg_962                           |  30|   0|   30|          0|
    |m_angle_regime_5_reg_950                           |   6|   0|    6|          0|
    |m_angle_sign_3_reg_938                             |   1|   0|    1|          0|
    |regime_reg_928                                     |   6|   0|    6|          0|
    |retval_1_i20_reg_986                               |   1|   0|    1|          0|
    |retval_1_i31_reg_990                               |   1|   0|    1|          0|
    |retval_1_i9_reg_972                                |   1|   0|    1|          0|
    |retval_1_i_reg_968                                 |   1|   0|    1|          0|
    |tmp_45_reg_923                                     |   1|   0|    1|          0|
    |x_exponent_4_reg_156                               |   1|   0|    1|          0|
    |x_exponent_read_reg_895                            |   1|   0|    1|          0|
    |x_mantissa_read_reg_889                            |  30|   0|   30|          0|
    |x_regime_6_reg_144                                 |   6|   0|    6|          0|
    |x_regime_read_reg_902                              |   6|   0|    6|          0|
    |x_sign_read_reg_909                                |   1|   0|    1|          0|
    |y_mantissa_reg_168                                 |  30|   0|   30|          0|
    |absXGreaterEqual_5_reg_919                         |  64|  32|    1|          0|
    |icmp_ln23_reg_915                                  |  64|  32|    1|          0|
    |retval_1_i20_reg_986                               |  64|  32|    1|          0|
    |retval_1_i31_reg_990                               |  64|  32|    1|          0|
    |retval_1_i9_reg_972                                |  64|  32|    1|          0|
    |retval_1_i_reg_968                                 |  64|  32|    1|          0|
    |x_exponent_read_reg_895                            |  64|  32|    1|          0|
    |x_mantissa_read_reg_889                            |  64|  32|   30|          0|
    |x_regime_read_reg_902                              |  64|  32|    6|          0|
    |x_sign_read_reg_909                                |  64|  32|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |3281| 320| 2685|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_return_0  |  out|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_return_1  |  out|    6|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_return_2  |  out|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_return_3  |  out|   30|  ap_ctrl_hs|  pReduceAngle|  return value|
|ap_return_4  |  out|    1|  ap_ctrl_hs|  pReduceAngle|  return value|
|x_sign       |   in|    1|     ap_none|        x_sign|        scalar|
|x_regime     |   in|    6|     ap_none|      x_regime|        scalar|
|x_exponent   |   in|    1|     ap_none|    x_exponent|        scalar|
|x_mantissa   |   in|   30|     ap_none|    x_mantissa|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

