<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: D:\LatticeDiamond\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-I3194EIT

# Wed Jun 13 23:38:03 2018

#Implementation: alu

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\LatticeDiamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\topalu00.vhdl":7:7:7:14|Top entity is set to topalu00.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\topalu00.vhdl":7:7:7:14|Synthesizing work.topalu00.topalu0.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\ac800.vhdl":7:7:7:11|Synthesizing work.ac800.ac80.
Post processing for work.ac800.ac80
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\mult8bita00.vhdl":8:7:8:17|Synthesizing work.mult8bita00.mult8bita0.
Post processing for work.mult8bita00.mult8bita0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\mult8bita00.vhdl":25:2:25:3|Pruning unused register outFlagmultal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\substract8bita00.vhdl":8:7:8:22|Synthesizing work.substract8bita00.substract8bita0.
Post processing for work.substract8bita00.substract8bita0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\substract8bita00.vhdl":25:2:25:3|Pruning unused register outFlagsubsal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\adder8bita00.vhdl":8:7:8:18|Synthesizing work.adder8bita00.adder8bita0.
Post processing for work.adder8bita00.adder8bita0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\adder8bita00.vhdl":25:2:25:3|Pruning unused register outFlagadderal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\nota00.vhdl":6:7:6:12|Synthesizing work.nota00.nota0.
Post processing for work.nota00.nota0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\nota00.vhdl":23:2:23:3|Pruning unused register outFlagnotaal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\xnora00.vhdl":6:7:6:13|Synthesizing work.xnora00.xnora0.
Post processing for work.xnora00.xnora0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\xnora00.vhdl":23:2:23:3|Pruning unused register outFlagxnoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\nora00.vhdl":6:7:6:12|Synthesizing work.nora00.nora0.
Post processing for work.nora00.nora0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\nora00.vhdl":23:2:23:3|Pruning unused register outFlagnoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\nanda00.vhdl":6:7:6:13|Synthesizing work.nanda00.nanda0.
Post processing for work.nanda00.nanda0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\nanda00.vhdl":23:2:23:3|Pruning unused register outFlagaal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\xora00.vhdl":6:7:6:12|Synthesizing work.xora00.xora0.
Post processing for work.xora00.xora0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\xora00.vhdl":23:2:23:3|Pruning unused register outFlagxoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\ora00.vhdl":6:7:6:11|Synthesizing work.ora00.ora0.
Post processing for work.ora00.ora0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\ora00.vhdl":23:2:23:3|Pruning unused register outFlagoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\anda00.vhdl":6:7:6:12|Synthesizing work.anda00.anda0.
Post processing for work.anda00.anda0
@W: CL169 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\anda00.vhdl":23:2:23:3|Pruning unused register outFlagal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\toposc00.vhdl":7:7:7:14|Synthesizing work.toposc00.toposc0.
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":8:7:8:11|Synthesizing work.div00.div0.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":27:6:27:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":36:6:36:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":45:6:45:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":55:6:55:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":64:6:64:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":73:6:73:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":82:6:82:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":91:6:91:11|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\div00.vhdl":100:6:100:11|Removing redundant assignment.
Post processing for work.div00.div0
@N: CD630 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\osc00VHDL\osc00.vhdl":8:7:8:11|Synthesizing work.osc00.osc0.
@W: CD276 :"D:\LatticeDiamond\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"D:\LatticeDiamond\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposc00.toposc0
Post processing for work.topalu00.topalu0
@W: CL240 :"C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\topalu00.vhdl":17:2:17:8|Signal outac01 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 13 23:38:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\alu\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 13 23:38:04 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 13 23:38:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\alu\synwork\alu00_alu_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 13 23:38:07 2018

###########################################################]
Pre-mapping Report

# Wed Jun 13 23:38:08 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\alu\alu00_alu_scck.rpt 
Printing clock  summary report in "C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\alu\alu00_alu_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[0] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[1] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[2] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[3] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[4] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[5] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[6] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[7] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[8] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[9] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[10] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[11] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[12] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[13] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[14] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_15[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_14[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_13[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_12[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_11[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_10[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_9[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_8[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_7[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_6[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_5[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_4[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_3[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_2[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_1[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topalu00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                            Frequency     Period        Type                                            Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     23   
1 .         div00|outosc_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     183  
====================================================================================================================================================

@W: MT529 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\osc00vhdl\div00.vhdl":20:2:20:3|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including AC00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 13 23:38:09 2018

###########################################################]
Map & Optimize Report

# Wed Jun 13 23:38:09 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_15[7] because it is equivalent to instance AC09.outsubsal_cl_14[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_14[7] because it is equivalent to instance AC09.outsubsal_cl_12[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_13[7] because it is equivalent to instance AC09.outsubsal_cl_11[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_12[7] because it is equivalent to instance AC09.outsubsal_cl_10[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_11[7] because it is equivalent to instance AC09.outsubsal_cl_9[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_10[7] because it is equivalent to instance AC09.outsubsal_cl_8[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_22[7] because it is equivalent to instance AC09.outsubsal_cl_21[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_21[7] because it is equivalent to instance AC09.outsubsal_cl_23[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_20[7] because it is equivalent to instance AC09.outsubsal_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_23[7] because it is equivalent to instance AC09.outsubsal_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_7[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_5[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_3[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_2[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_7[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_6[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_5[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_4[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_3[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_2[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_7[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_6[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_5[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_4[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_3[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_2[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_7[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_6[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_5[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_4[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_3[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_2[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_7[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_6[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_5[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_4[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_3[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_2[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_7[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_5[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_3[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_2[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_7[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_6[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_5[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_4[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_3[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\arquitectura de computadoras\tareas\grupo3cm1\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_2[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   469.18ns		 223 /       142

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

@N: MT611 :|Automatically generated clock div00|outosc_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 142 clock pin(s) of sequential element(s)
0 instances converted, 142 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       AC00.OS00.OSCInst0     OSCH                   142        AC00.OS01.outosc     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 153MB)

Writing Analyst data base C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\alu\synwork\alu00_alu_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Sergi\Desktop\Arquitectura de Computadoras\Tareas\grupo3CM1\alu00\alu\alu00_alu.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 155MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:AC00.OS00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 13 23:38:12 2018
#


Top view:               topalu00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 467.413

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       74.9 MHz      480.769       13.357        467.413     inferred     Inferred_clkgroup_0
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     467.413  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                          Arrival            
Instance               Reference                        Type        Pin     Net          Time        Slack  
                       Clock                                                                                
------------------------------------------------------------------------------------------------------------
AC00.OS01.sdiv[2]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       467.413
AC00.OS01.sdiv[3]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       467.413
AC00.OS01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       467.413
AC00.OS01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       467.413
AC00.OS01.sdiv[6]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       467.413
AC00.OS01.sdiv[7]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]      1.044       467.413
AC00.OS01.sdiv[12]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[12]     1.108       468.406
AC00.OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[13]     1.108       468.406
AC00.OS01.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       468.430
AC00.OS01.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       468.430
============================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                              Required            
Instance               Reference                        Type        Pin     Net              Time         Slack  
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
AC00.OS01.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[22]     480.664      467.413
AC00.OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      467.555
AC00.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      467.555
AC00.OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      467.698
AC00.OS01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      467.698
AC00.OS01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      467.841
AC00.OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      467.841
AC00.OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      467.984
AC00.OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      467.984
AC00.OS01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      468.127
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.251
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     467.413

    Number of logic level(s):                19
    Starting point:                          AC00.OS01.sdiv[2] / Q
    Ending point:                            AC00.OS01.sdiv[21] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
AC00.OS01.sdiv[2]                           FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[2]                                     Net          -        -       -         -           2         
AC00.OS01.pdiv\.outosc13lto18_i_a2_15_3     ORCALUT4     A        In      0.000     1.044       -         
AC00.OS01.pdiv\.outosc13lto18_i_a2_15_3     ORCALUT4     Z        Out     1.017     2.061       -         
outosc13lto18_i_a2_15_3                     Net          -        -       -         -           1         
AC00.OS01.pdiv\.outosc13lto18_i_a2_15       ORCALUT4     A        In      0.000     2.061       -         
AC00.OS01.pdiv\.outosc13lto18_i_a2_15       ORCALUT4     Z        Out     1.193     3.253       -         
N_24_9                                      Net          -        -       -         -           4         
AC00.OS01.pdiv\.outosc13lto18_i_a2_17       ORCALUT4     B        In      0.000     3.253       -         
AC00.OS01.pdiv\.outosc13lto18_i_a2_17       ORCALUT4     Z        Out     1.233     4.486       -         
N_3_19                                      Net          -        -       -         -           6         
AC00.OS01.outosc_0_sqmuxa_3_RNO             ORCALUT4     B        In      0.000     4.486       -         
AC00.OS01.outosc_0_sqmuxa_3_RNO             ORCALUT4     Z        Out     1.017     5.503       -         
outosc18lt21                                Net          -        -       -         -           1         
AC00.OS01.outosc_0_sqmuxa_3                 ORCALUT4     B        In      0.000     5.503       -         
AC00.OS01.outosc_0_sqmuxa_3                 ORCALUT4     Z        Out     1.017     6.520       -         
outosc_0_sqmuxa_3                           Net          -        -       -         -           1         
AC00.OS01.un1_outosc56_7_4                  ORCALUT4     B        In      0.000     6.520       -         
AC00.OS01.un1_outosc56_7_4                  ORCALUT4     Z        Out     1.193     7.713       -         
un1_outosc56_7_4                            Net          -        -       -         -           4         
AC00.OS01.un1_sdiv_cry_0_0_RNO              ORCALUT4     D        In      0.000     7.713       -         
AC00.OS01.un1_sdiv_cry_0_0_RNO              ORCALUT4     Z        Out     1.017     8.729       -         
un1_outosc56_i                              Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_0_0                  CCU2D        B0       In      0.000     8.729       -         
AC00.OS01.un1_sdiv_cry_0_0                  CCU2D        COUT     Out     1.544     10.274      -         
un1_sdiv_cry_0                              Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_1_0                  CCU2D        CIN      In      0.000     10.274      -         
AC00.OS01.un1_sdiv_cry_1_0                  CCU2D        COUT     Out     0.143     10.417      -         
un1_sdiv_cry_2                              Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_3_0                  CCU2D        CIN      In      0.000     10.417      -         
AC00.OS01.un1_sdiv_cry_3_0                  CCU2D        COUT     Out     0.143     10.559      -         
un1_sdiv_cry_4                              Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_5_0                  CCU2D        CIN      In      0.000     10.559      -         
AC00.OS01.un1_sdiv_cry_5_0                  CCU2D        COUT     Out     0.143     10.702      -         
un1_sdiv_cry_6                              Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_7_0                  CCU2D        CIN      In      0.000     10.702      -         
AC00.OS01.un1_sdiv_cry_7_0                  CCU2D        COUT     Out     0.143     10.845      -         
un1_sdiv_cry_8                              Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_9_0                  CCU2D        CIN      In      0.000     10.845      -         
AC00.OS01.un1_sdiv_cry_9_0                  CCU2D        COUT     Out     0.143     10.988      -         
un1_sdiv_cry_10                             Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_11_0                 CCU2D        CIN      In      0.000     10.988      -         
AC00.OS01.un1_sdiv_cry_11_0                 CCU2D        COUT     Out     0.143     11.131      -         
un1_sdiv_cry_12                             Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_13_0                 CCU2D        CIN      In      0.000     11.131      -         
AC00.OS01.un1_sdiv_cry_13_0                 CCU2D        COUT     Out     0.143     11.274      -         
un1_sdiv_cry_14                             Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_15_0                 CCU2D        CIN      In      0.000     11.274      -         
AC00.OS01.un1_sdiv_cry_15_0                 CCU2D        COUT     Out     0.143     11.416      -         
un1_sdiv_cry_16                             Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_17_0                 CCU2D        CIN      In      0.000     11.416      -         
AC00.OS01.un1_sdiv_cry_17_0                 CCU2D        COUT     Out     0.143     11.559      -         
un1_sdiv_cry_18                             Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_19_0                 CCU2D        CIN      In      0.000     11.559      -         
AC00.OS01.un1_sdiv_cry_19_0                 CCU2D        COUT     Out     0.143     11.702      -         
un1_sdiv_cry_20                             Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_s_21_0                   CCU2D        CIN      In      0.000     11.702      -         
AC00.OS01.un1_sdiv_s_21_0                   CCU2D        S0       Out     1.549     13.251      -         
un1_sdiv[22]                                Net          -        -       -         -           1         
AC00.OS01.sdiv[21]                          FD1S3IX      D        In      0.000     13.251      -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 155MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 142 of 6864 (2%)
PIC Latch:       0
I/O cells:       53


Details:
BB:             1
CCU2D:          22
FD1P3AX:        111
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             26
INV:            8
OB:             26
OFS1P3DX:       8
ORCALUT4:       215
OSCH:           1
PUR:            1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 34MB peak: 155MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Jun 13 23:38:12 2018

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
