# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/subtracter_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:56 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/subtracter_9.sv 
# -- Compiling module subtracter_9
# 
# Top level modules:
# 	subtracter_9
# End time: 11:12:56 on Jun 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:56 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 11:12:56 on Jun 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:56 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 11:12:56 on Jun 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:56 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:12:56 on Jun 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:56 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 11:12:56 on Jun 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:56 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:12:56 on Jun 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:56 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 11:12:57 on Jun 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ary/Desktop/ece385_summer23/lab3 {C:/Users/ary/Desktop/ece385_summer23/lab3/mult_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:57 on Jun 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ary/Desktop/ece385_summer23/lab3" C:/Users/ary/Desktop/ece385_summer23/lab3/mult_testbench.sv 
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	mult_testbench
# End time: 11:12:57 on Jun 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  mult_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" mult_testbench 
# Start time: 11:12:57 on Jun 30,2023
# Loading sv_std.std
# Loading work.mult_testbench
# Loading work.multiplier
# Loading work.control
# Loading work.adder_9
# Loading work.full_adder
# Loading work.subtracter_9
# Loading work.shifter
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-8315) C:/Users/ary/Desktop/ece385_summer23/lab3/control.sv(27): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /mult_testbench/guy/ctrl
# ** Warning: (vsim-8315) C:/Users/ary/Desktop/ece385_summer23/lab3/control.sv(27): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /mult_testbench/guy/ctrl
# End time: 11:31:03 on Jun 30,2023, Elapsed time: 0:18:06
# Errors: 0, Warnings: 2
