
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033459                       # Number of seconds simulated
sim_ticks                                 33459458670                       # Number of ticks simulated
final_tick                               604962381789                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118988                       # Simulator instruction rate (inst/s)
host_op_rate                                   153356                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1151527                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911216                       # Number of bytes of host memory used
host_seconds                                 29056.60                       # Real time elapsed on the host
sim_insts                                  3457381581                       # Number of instructions simulated
sim_ops                                    4456003520                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1768448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1031424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       476288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3281664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1328384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1328384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8058                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3721                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25638                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10378                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10378                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52853455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30826082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14234779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98078813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53557                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164498                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39701300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39701300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39701300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52853455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30826082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14234779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              137780113                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80238511                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28439597                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24866306                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801738                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14150912                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13671548                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044547                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56749                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158227996                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28439597                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15716095                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32568833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849551                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4071142                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527705                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77204690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.359112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44635857     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615473      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950393      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767325      3.58%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557174      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745621      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126992      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849283      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13956572     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77204690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354438                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971971                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34582663                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3942545                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31521456                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125647                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032369                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3096265                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177031656                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032369                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36036729                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1506928                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       436511                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30179787                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2012357                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172365532                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688651                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       811631                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228861481                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784515340                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784515340                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79965200                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20331                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5380310                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26507545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96976                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1803960                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163131747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137692371                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48960540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134351376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77204690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783472                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841464                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26852361     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14413352     18.67%     53.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12456716     16.13%     69.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7679258      9.95%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8043668     10.42%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726167      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2093617      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555804      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383747      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77204690                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540467     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174789     21.41%     87.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101254     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107998677     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085594      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23695954     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4902225      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137692371                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716038                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816510                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005930                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353588436                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212112563                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133192927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138508881                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339843                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7577468                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          870                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408092                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032369                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         917434                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58280                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163151612                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190091                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26507545                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761450                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022215                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135113525                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22774527                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578841                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27556146                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417957                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4781619                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683899                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133341965                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133192927                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81836717                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199723456                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659963                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409750                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49540588                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806497                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70172321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32360458     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14849586     21.16%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309621     11.84%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816216      4.01%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2692436      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117227      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3000703      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874576      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4151498      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70172321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4151498                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229173000                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333342504                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3033821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802385                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802385                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246284                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246284                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624995621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174581048                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182468170                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80238511                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28839325                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23470335                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1927067                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12307066                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11368625                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2968020                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84844                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31877448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             157550325                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28839325                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14336645                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33105480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9888556                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5407965                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15580700                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       772991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78319339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.477827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45213859     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1788803      2.28%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2328054      2.97%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3504384      4.47%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3407865      4.35%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2587298      3.30%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1536230      1.96%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2304356      2.94%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15648490     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78319339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359420                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963525                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32931270                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5299397                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31910529                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       249928                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7928213                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4883519                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     188496521                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7928213                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34677915                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         926140                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1831385                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30372924                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2582760                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183000520                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          701                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1113197                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       812486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           17                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    254988768                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    852311880                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    852311880                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158565231                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96423532                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38712                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21883                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7312237                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16963268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8989859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       173600                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3009524                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170081016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137002595                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       252153                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55286811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    168211911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5931                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78319339                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896345                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27421744     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17145915     21.89%     56.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11093841     14.16%     71.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7537271      9.62%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7058180      9.01%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3765992      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2772742      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       831179      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       692475      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78319339                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         672685     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138112     14.23%     83.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160071     16.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114004994     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1935916      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15479      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13523619      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7522587      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137002595                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707442                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             970874                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007087                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    353547556                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225405471                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133161889                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137973469                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       462941                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6499666                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2018                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          787                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2283556                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          512                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7928213                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         540663                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90057                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170117907                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1159688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16963268                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8989859                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21411                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          787                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1178822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1083621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2262443                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134383248                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12730086                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2619347                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20086751                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18820703                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7356665                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133196593                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133161889                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85558926                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240288854                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.659576                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92865591                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114135189                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55982934                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1958845                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70391125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27333050     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20136985     28.61%     67.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7412355     10.53%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4247923      6.03%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3545351      5.04%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1758559      2.50%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1727970      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       743750      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3485182      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70391125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92865591                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114135189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17169905                       # Number of memory references committed
system.switch_cpus1.commit.loads             10463602                       # Number of loads committed
system.switch_cpus1.commit.membars              15480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16370300                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102876671                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2328854                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3485182                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           237024066                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348168659                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1919172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92865591                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114135189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92865591                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864028                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864028                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157369                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157369                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604739628                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183917483                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174086405                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30960                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80238511                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29522955                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24070464                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1972862                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12413387                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11522698                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3181626                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87138                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29539477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             162212883                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29522955                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14704324                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36011967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10485868                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4855832                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14577942                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       953558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78896073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42884106     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2384456      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4432219      5.62%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4440146      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2750903      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2197841      2.79%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1370416      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1288992      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17146994     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78896073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367940                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021634                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30798174                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4799302                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34597446                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       212712                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8488438                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4993823                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     194603898                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8488438                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33027729                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         940842                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       800168                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32537603                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3101289                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     187685922                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1292778                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       946476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    263620403                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    875587591                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    875587591                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162840575                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100779783                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33333                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16034                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8622256                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17351392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8865280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       109822                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2878732                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176887052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32068                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140878137                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279311                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59889794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183105577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     78896073                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785617                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898605                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26910173     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17229891     21.84%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11273396     14.29%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7449801      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7873401      9.98%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3772604      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3009778      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       679473      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       697556      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78896073                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         877311     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166719     13.78%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       166210     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117832864     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1891783      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16033      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13630501      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7506956      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140878137                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.755742                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1210240                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    362141897                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236809216                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137635996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142088377                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       435908                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6735920                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1785                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2140506                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8488438                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         482348                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84254                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176919127                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       350367                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17351392                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8865280                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16034                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66016                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1234901                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1094450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2329351                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138997516                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13001436                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1880620                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20327284                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19707928                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7325848                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732304                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137679200                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137635996                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87703131                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        251726966                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715336                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348406                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     94838369                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116773754                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60145815                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1996615                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70407635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151061                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26583654     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19786592     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8226567     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4099022      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4083325      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1646403      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1649190      2.34%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       886549      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3446333      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70407635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     94838369                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116773754                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17340243                       # Number of memory references committed
system.switch_cpus2.commit.loads             10615469                       # Number of loads committed
system.switch_cpus2.commit.membars              16034                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16855145                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105204063                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2408501                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3446333                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           243880871                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362333177                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1342438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           94838369                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116773754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     94838369                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846055                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846055                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181956                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181956                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624385699                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191218465                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      178773041                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32068                       # number of misc regfile writes
system.l20.replacements                         13832                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215058                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24072                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.933948                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.830660                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.362062                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5358.822303                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4674.984975                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019319                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000817                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523322                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456542                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35777                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35777                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9358                       # number of Writeback hits
system.l20.Writeback_hits::total                 9358                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35777                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35777                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35777                       # number of overall hits
system.l20.overall_hits::total                  35777                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13816                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13832                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13816                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13832                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13816                       # number of overall misses
system.l20.overall_misses::total                13832                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2861296                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1773480210                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1776341506                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2861296                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1773480210                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1776341506                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2861296                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1773480210                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1776341506                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49593                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49609                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9358                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9358                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49593                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49609                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49593                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49609                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.278820                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278588                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278820                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278588                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278820                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       178831                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128364.230602                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128422.607432                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       178831                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128364.230602                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128422.607432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       178831                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128364.230602                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128422.607432                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2207                       # number of writebacks
system.l20.writebacks::total                     2207                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13816                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13832                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13816                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13832                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13816                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13832                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2708752                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1642951932                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1645660684                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2708752                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1642951932                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1645660684                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2708752                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1642951932                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1645660684                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.278820                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278820                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278820                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       169297                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118916.613492                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118974.890399                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       169297                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118916.613492                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118974.890399                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       169297                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118916.613492                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118974.890399                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8073                       # number of replacements
system.l21.tagsinuse                     10239.993162                       # Cycle average of tags in use
system.l21.total_refs                          588332                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18313                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.126468                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          523.338130                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.472309                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3504.133297                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6204.049426                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051107                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000827                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.342201                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.605864                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40246                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40246                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23652                       # number of Writeback hits
system.l21.Writeback_hits::total                23652                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40246                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40246                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40246                       # number of overall hits
system.l21.overall_hits::total                  40246                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8057                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8070                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8058                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8071                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8058                       # number of overall misses
system.l21.overall_misses::total                 8071                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1524732                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1064162522                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1065687254                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        67698                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        67698                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1524732                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1064230220                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1065754952                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1524732                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1064230220                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1065754952                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48303                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48316                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23652                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23652                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48304                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48317                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48304                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48317                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.166801                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167025                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.166818                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167043                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.166818                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167043                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132079.250590                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132055.421809                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        67698                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        67698                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132071.260859                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132047.447900                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132071.260859                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132047.447900                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5420                       # number of writebacks
system.l21.writebacks::total                     5420                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8057                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8070                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8058                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8071                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8058                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8071                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1402734                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    988035663                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    989438397                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        58368                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        58368                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1402734                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    988094031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    989496765                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1402734                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    988094031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    989496765                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166801                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167025                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.166818                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167043                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.166818                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167043                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107902.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122630.714037                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 122606.988476                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        58368                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        58368                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 107902.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 122622.739017                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 122599.029240                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 107902.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 122622.739017                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 122599.029240                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3735                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          422317                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16023                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.356924                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          472.758664                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.598371                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1802.982654                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9998.660311                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.038473                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001107                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.146727                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.813693                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33159                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33159                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9967                       # number of Writeback hits
system.l22.Writeback_hits::total                 9967                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33159                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33159                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33159                       # number of overall hits
system.l22.overall_hits::total                  33159                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3721                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3735                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3721                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3735                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3721                       # number of overall misses
system.l22.overall_misses::total                 3735                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1749461                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    515234601                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      516984062                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1749461                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    515234601                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       516984062                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1749461                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    515234601                       # number of overall miss cycles
system.l22.overall_miss_latency::total      516984062                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36880                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36894                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9967                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9967                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36880                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36894                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36880                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36894                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100895                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101236                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100895                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101236                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100895                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101236                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 138466.702768                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 138416.080857                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 138466.702768                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 138416.080857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 138466.702768                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 138416.080857                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2751                       # number of writebacks
system.l22.writebacks::total                     2751                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3721                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3735                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3721                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3735                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3721                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3735                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    480088814                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    481707274                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    480088814                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    481707274                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    480088814                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    481707274                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100895                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101236                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100895                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101236                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100895                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101236                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 129021.449610                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 128971.157697                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 129021.449610                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 128971.157697                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 129021.449610                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 128971.157697                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.797434                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559799                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872117.493554                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.797434                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025316                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869868                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527685                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527685                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527685                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527685                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527685                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3944234                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3944234                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3944234                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3944234                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3944234                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3944234                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527705                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527705                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527705                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527705                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197211.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197211.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197211.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197211.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197211.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197211.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2890243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2890243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2890243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2890243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2890243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2890243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180640.187500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180640.187500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180640.187500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180640.187500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180640.187500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180640.187500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49593                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246456498                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49849                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.061024                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.088529                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.911471                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673730                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673730                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007222                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007222                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007222                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007222                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157017                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157017                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157017                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12331435795                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12331435795                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12331435795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12331435795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12331435795                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12331435795                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20830747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20830747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25164239                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25164239                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25164239                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25164239                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007538                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78535.673176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78535.673176                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78535.673176                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78535.673176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78535.673176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78535.673176                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9358                       # number of writebacks
system.cpu0.dcache.writebacks::total             9358                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107424                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107424                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107424                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107424                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49593                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49593                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49593                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49593                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2033898784                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2033898784                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2033898784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2033898784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2033898784                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2033898784                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41011.811828                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41011.811828                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41011.811828                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41011.811828                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41011.811828                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41011.811828                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996997                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100633874                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219019.907258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996997                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15580679                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15580679                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15580679                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15580679                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15580679                       # number of overall hits
system.cpu1.icache.overall_hits::total       15580679                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2221638                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2221638                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2221638                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2221638                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2221638                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2221638                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15580700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15580700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15580700                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15580700                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15580700                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15580700                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105792.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105792.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105792.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1537732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1537732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1537732                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 118287.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48304                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185471029                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48560                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3819.419872                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.569105                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.430895                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912379                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087621                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9687158                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9687158                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6670789                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6670789                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16423                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16423                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15480                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16357947                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16357947                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16357947                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16357947                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122152                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3663                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3663                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       125815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        125815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       125815                       # number of overall misses
system.cpu1.dcache.overall_misses::total       125815                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6191227986                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6191227986                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    408685640                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    408685640                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6599913626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6599913626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6599913626                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6599913626                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9809310                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9809310                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6674452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6674452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16483762                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16483762                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16483762                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16483762                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012453                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000549                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000549                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007633                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007633                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007633                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007633                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50684.622323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50684.622323                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 111571.291291                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111571.291291                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52457.287494                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52457.287494                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52457.287494                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52457.287494                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2309031                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 85519.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23652                       # number of writebacks
system.cpu1.dcache.writebacks::total            23652                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73849                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73849                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3662                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3662                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77511                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77511                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48303                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48303                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48304                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1402115279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1402115279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        68698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        68698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1402183977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1402183977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1402183977                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1402183977                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29027.498892                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29027.498892                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        68698                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        68698                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29028.320160                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29028.320160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29028.320160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29028.320160                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995769                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099217609                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374120.105832                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995769                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14577925                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14577925                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14577925                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14577925                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14577925                       # number of overall hits
system.cpu2.icache.overall_hits::total       14577925                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2125494                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2125494                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2125494                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2125494                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2125494                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2125494                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14577942                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14577942                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14577942                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14577942                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14577942                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14577942                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 125029.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 125029.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 125029.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1763461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1763461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1763461                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 125961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36880                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181207417                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37136                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4879.562069                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.453681                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.546319                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908022                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091978                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9925686                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9925686                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6693221                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6693221                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16034                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16034                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16034                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16034                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16618907                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16618907                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16618907                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16618907                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95336                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95336                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95336                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95336                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95336                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4183332844                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4183332844                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4183332844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4183332844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4183332844                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4183332844                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10021022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10021022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6693221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6693221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16714243                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16714243                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16714243                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16714243                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43879.886339                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43879.886339                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43879.886339                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43879.886339                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43879.886339                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43879.886339                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9967                       # number of writebacks
system.cpu2.dcache.writebacks::total             9967                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58456                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58456                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58456                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58456                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58456                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58456                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36880                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36880                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36880                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36880                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36880                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    734514397                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    734514397                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    734514397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    734514397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    734514397                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    734514397                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19916.333975                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19916.333975                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19916.333975                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19916.333975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19916.333975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19916.333975                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
