<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTHP_CTL_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTHP_CTL_EL2, Counter-timer Hypervisor Physical Timer Control register</h1><p>The CNTHP_CTL_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>Control register for the EL2 physical timer.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Generic Timer registers functional group.</li><li>The Virtualization registers functional group.</li></ul><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>There are no traps or enables affecting this register.</p><h2>Configuration</h2><p>AArch64 System register CNTHP_CTL_EL2
                is architecturally mapped to
              AArch32 System register <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CNTHP_CTL_EL2 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTHP_CTL_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ISTATUS">ISTATUS</a></td><td class="lr" colspan="1"><a href="#IMASK">IMASK</a></td><td class="lr" colspan="1"><a href="#ENABLE">ENABLE</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ISTATUS">ISTATUS, bit [2]
              </h4>
              <p>The status of the timer. This bit indicates whether the timer condition is met:</p>
            <table class="valuetable"><tr><th>ISTATUS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Timer condition is not met.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Timer condition is met.</p>
                </td></tr></table>
              <p>When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.</p>
            
              <p>When the value of the ENABLE bit is 0, the ISTATUS field is <span class="arm-defined-word">UNKNOWN</span>.</p>
            
              <p>For more information see <span class="xref">'Operation of the CompareValue views of the timers'</span> and <span class="xref">'Operation of the TimerValue views of the timers' in the ARM ARM, chapter D6</span>.</p>
            
              <p>This bit is read-only.</p>
            <h4 id="IMASK">IMASK, bit [1]
              </h4>
              <p>Timer interrupt mask bit. Permitted values are:</p>
            <table class="valuetable"><tr><th>IMASK</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Timer interrupt is not masked by the IMASK bit.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Timer interrupt is masked by the IMASK bit.</p>
                </td></tr></table>
              <p>For more information, see the description of the ISTATUS bit.</p>
            <h4 id="ENABLE">ENABLE, bit [0]
              </h4>
              <p>Enables the timer. Permitted values are:</p>
            <table class="valuetable"><tr><th>ENABLE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Timer disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Timer enabled.</p>
                </td></tr></table>
              <p>Setting this bit to 0 disables the timer output signal, but the timer value accessible from <a href="AArch64-cnthp_tval_el2.html">CNTHP_TVAL_EL2</a> continues to count down.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Disabling the output signal might be a power-saving option.</p>
              </div>
            <h2>Accessing the CNTHP_CTL_EL2</h2><p>To access the CNTHP_CTL_EL2:</p><p class="asm-code">MRS &lt;Xt&gt;, CNTHP_CTL_EL2 ; Read CNTHP_CTL_EL2 into Xt</p><p class="asm-code">MSR CNTHP_CTL_EL2, &lt;Xt&gt; ; Write Xt to CNTHP_CTL_EL2</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>100</td><td>1110</td><td>0010</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
