// Seed: 2443741014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout uwire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply1 id_2
);
  logic id_4;
  always
  fork
    $signed(56);
    ;
    return id_4;
  join_none : SymbolIdentifier
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_6,
      id_5,
      id_5,
      id_8
  );
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2[1] = id_5;
  always @(-1 or posedge ~id_6) begin : LABEL_0
    $signed(55);
    ;
  end
  assign #(id_7) id_5 = id_8;
  wire id_26;
  logic ["" : id_7] id_27 = id_20 - id_10;
endmodule
