
ProjektKSPaZad1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000520  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  00000520  000005b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000083  0080006a  0080006a  000005be  2**0
                  ALLOC
  3 .stab         00000954  00000000  00000000  000005c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000014d  00000000  00000000  00000f14  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000100  00000000  00000000  00001068  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000dc6  00000000  00000000  00001168  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004e5  00000000  00000000  00001f2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000007d8  00000000  00000000  00002413  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000020c  00000000  00000000  00002bec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c0  00000000  00000000  00002df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000700  00000000  00000000  000030b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000020  00000000  00000000  000037b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	c2 c0       	rjmp	.+388    	; 0x192 <__vector_6>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	69 c1       	rjmp	.+722    	; 0x2ea <__vector_11>
  18:	95 c1       	rjmp	.+810    	; 0x344 <__vector_12>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e0 e2       	ldi	r30, 0x20	; 32
  3a:	f5 e0       	ldi	r31, 0x05	; 5
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	aa 36       	cpi	r26, 0x6A	; 106
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	10 e0       	ldi	r17, 0x00	; 0
  4a:	aa e6       	ldi	r26, 0x6A	; 106
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	ad 3e       	cpi	r26, 0xED	; 237
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	0e d1       	rcall	.+540    	; 0x276 <main>
  5a:	60 c2       	rjmp	.+1216   	; 0x51c <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <dht11_getdata>:
#include "DTH11.h"
#include <avr/io.h> 
#define F_CPU 11059200UL
#include <util/delay.h>

uint8_t dht11_getdata(uint8_t select) {
  5e:	ff 92       	push	r15
  60:	0f 93       	push	r16
  62:	1f 93       	push	r17
  64:	cf 93       	push	r28
  66:	df 93       	push	r29
  68:	00 d0       	rcall	.+0      	; 0x6a <dht11_getdata+0xc>
  6a:	00 d0       	rcall	.+0      	; 0x6c <dht11_getdata+0xe>
  6c:	0f 92       	push	r0
  6e:	cd b7       	in	r28, 0x3d	; 61
  70:	de b7       	in	r29, 0x3e	; 62
  72:	48 2f       	mov	r20, r24
	uint8_t bits[5];
	uint8_t i,j = 0;
	memset(bits, 0, sizeof(bits));
  74:	fe 01       	movw	r30, r28
  76:	31 96       	adiw	r30, 0x01	; 1
  78:	85 e0       	ldi	r24, 0x05	; 5
  7a:	df 01       	movw	r26, r30
  7c:	1d 92       	st	X+, r1
  7e:	8a 95       	dec	r24
  80:	e9 f7       	brne	.-6      	; 0x7c <dht11_getdata+0x1e>
	//reset port
	DHT11_DDR |= (1<<DHT11_INPUTPIN); //output
  82:	8f 9a       	sbi	0x11, 7	; 17
	DHT11_PORT |= (1<<DHT11_INPUTPIN); //high
  84:	97 9a       	sbi	0x12, 7	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  86:	8f ef       	ldi	r24, 0xFF	; 255
  88:	9f e5       	ldi	r25, 0x5F	; 95
  8a:	a3 e0       	ldi	r26, 0x03	; 3
  8c:	81 50       	subi	r24, 0x01	; 1
  8e:	90 40       	sbci	r25, 0x00	; 0
  90:	a0 40       	sbci	r26, 0x00	; 0
  92:	e1 f7       	brne	.-8      	; 0x8c <dht11_getdata+0x2e>
  94:	00 c0       	rjmp	.+0      	; 0x96 <dht11_getdata+0x38>
  96:	00 00       	nop
	_delay_ms(100);
	//send request
	DHT11_PORT &= ~(1<<DHT11_INPUTPIN); //low
  98:	97 98       	cbi	0x12, 7	; 18
  9a:	a6 e6       	ldi	r26, 0x66	; 102
  9c:	b2 ec       	ldi	r27, 0xC2	; 194
  9e:	11 97       	sbiw	r26, 0x01	; 1
  a0:	f1 f7       	brne	.-4      	; 0x9e <dht11_getdata+0x40>
  a2:	00 00       	nop
	_delay_ms(18);
	DHT11_PORT |= (1<<DHT11_INPUTPIN); //high
  a4:	97 9a       	sbi	0x12, 7	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  a6:	b4 e0       	ldi	r27, 0x04	; 4
  a8:	ba 95       	dec	r27
  aa:	f1 f7       	brne	.-4      	; 0xa8 <dht11_getdata+0x4a>
	_delay_us(1);
	DHT11_DDR &= ~(1<<DHT11_INPUTPIN); //input
  ac:	8f 98       	cbi	0x11, 7	; 17
  ae:	80 e9       	ldi	r24, 0x90	; 144
  b0:	8a 95       	dec	r24
  b2:	f1 f7       	brne	.-4      	; 0xb0 <dht11_getdata+0x52>
	_delay_us(39);
	//check start condition 1
	if((DHT11_PIN & (1<<DHT11_INPUTPIN))) {
  b4:	87 99       	sbic	0x10, 7	; 16
  b6:	55 c0       	rjmp	.+170    	; 0x162 <dht11_getdata+0x104>
  b8:	ad ed       	ldi	r26, 0xDD	; 221
  ba:	b0 e0       	ldi	r27, 0x00	; 0
  bc:	11 97       	sbiw	r26, 0x01	; 1
  be:	f1 f7       	brne	.-4      	; 0xbc <dht11_getdata+0x5e>
		return DHT11_ERROR;
	}
	_delay_us(80);
	//check start condition 2
	if(!(DHT11_PIN & (1<<DHT11_INPUTPIN))) {
  c0:	87 9b       	sbis	0x10, 7	; 16
  c2:	51 c0       	rjmp	.+162    	; 0x166 <dht11_getdata+0x108>
  c4:	8d ed       	ldi	r24, 0xDD	; 221
  c6:	90 e0       	ldi	r25, 0x00	; 0
  c8:	01 97       	sbiw	r24, 0x01	; 1
  ca:	f1 f7       	brne	.-4      	; 0xc8 <dht11_getdata+0x6a>
  cc:	fe 01       	movw	r30, r28
  ce:	31 96       	adiw	r30, 0x01	; 1
#include "DTH11.h"
#include <avr/io.h> 
#define F_CPU 11059200UL
#include <util/delay.h>

uint8_t dht11_getdata(uint8_t select) {
  d0:	8e 01       	movw	r16, r28
  d2:	0a 5f       	subi	r16, 0xFA	; 250
  d4:	1f 4f       	sbci	r17, 0xFF	; 255
  d6:	a7 e0       	ldi	r26, 0x07	; 7
  d8:	b0 e0       	ldi	r27, 0x00	; 0
  da:	ff 24       	eor	r15, r15
		uint8_t result=0;
		for(i=0; i<8; i++) {//read every bit
			while(!(DHT11_PIN & (1<<DHT11_INPUTPIN))); //wait for an high input
			_delay_us(30);
			if(DHT11_PIN & (1<<DHT11_INPUTPIN)) //if input is high after 30 us, get result
				result |= (1<<(7-i));
  dc:	61 e0       	ldi	r22, 0x01	; 1
  de:	70 e0       	ldi	r23, 0x00	; 0
  e0:	1c c0       	rjmp	.+56     	; 0x11a <dht11_getdata+0xbc>
	_delay_us(80);
	//read the data
	for (j=0; j<5; j++) { //read 5 byte
		uint8_t result=0;
		for(i=0; i<8; i++) {//read every bit
			while(!(DHT11_PIN & (1<<DHT11_INPUTPIN))); //wait for an high input
  e2:	87 9b       	sbis	0x10, 7	; 16
  e4:	fe cf       	rjmp	.-4      	; 0xe2 <dht11_getdata+0x84>
  e6:	9e e6       	ldi	r25, 0x6E	; 110
  e8:	9a 95       	dec	r25
  ea:	f1 f7       	brne	.-4      	; 0xe8 <dht11_getdata+0x8a>
  ec:	00 c0       	rjmp	.+0      	; 0xee <dht11_getdata+0x90>
			_delay_us(30);
			if(DHT11_PIN & (1<<DHT11_INPUTPIN)) //if input is high after 30 us, get result
  ee:	87 9b       	sbis	0x10, 7	; 16
  f0:	08 c0       	rjmp	.+16     	; 0x102 <dht11_getdata+0xa4>
				result |= (1<<(7-i));
  f2:	cb 01       	movw	r24, r22
  f4:	02 2e       	mov	r0, r18
  f6:	02 c0       	rjmp	.+4      	; 0xfc <dht11_getdata+0x9e>
  f8:	88 0f       	add	r24, r24
  fa:	99 1f       	adc	r25, r25
  fc:	0a 94       	dec	r0
  fe:	e2 f7       	brpl	.-8      	; 0xf8 <dht11_getdata+0x9a>
 100:	58 2b       	or	r21, r24
			while(DHT11_PIN & (1<<DHT11_INPUTPIN)); //wait until input get low
 102:	87 99       	sbic	0x10, 7	; 16
 104:	fe cf       	rjmp	.-4      	; 0x102 <dht11_getdata+0xa4>
 106:	21 50       	subi	r18, 0x01	; 1
 108:	30 40       	sbci	r19, 0x00	; 0
	}
	_delay_us(80);
	//read the data
	for (j=0; j<5; j++) { //read 5 byte
		uint8_t result=0;
		for(i=0; i<8; i++) {//read every bit
 10a:	8f ef       	ldi	r24, 0xFF	; 255
 10c:	2f 3f       	cpi	r18, 0xFF	; 255
 10e:	38 07       	cpc	r19, r24
 110:	41 f7       	brne	.-48     	; 0xe2 <dht11_getdata+0x84>
			_delay_us(30);
			if(DHT11_PIN & (1<<DHT11_INPUTPIN)) //if input is high after 30 us, get result
				result |= (1<<(7-i));
			while(DHT11_PIN & (1<<DHT11_INPUTPIN)); //wait until input get low
		}
		bits[j] = result;
 112:	51 93       	st	Z+, r21
	if(!(DHT11_PIN & (1<<DHT11_INPUTPIN))) {
		return DHT11_ERROR;
	}
	_delay_us(80);
	//read the data
	for (j=0; j<5; j++) { //read 5 byte
 114:	e0 17       	cp	r30, r16
 116:	f1 07       	cpc	r31, r17
 118:	19 f0       	breq	.+6      	; 0x120 <dht11_getdata+0xc2>
#include "DTH11.h"
#include <avr/io.h> 
#define F_CPU 11059200UL
#include <util/delay.h>

uint8_t dht11_getdata(uint8_t select) {
 11a:	9d 01       	movw	r18, r26
 11c:	5f 2d       	mov	r21, r15
 11e:	e1 cf       	rjmp	.-62     	; 0xe2 <dht11_getdata+0x84>
			while(DHT11_PIN & (1<<DHT11_INPUTPIN)); //wait until input get low
		}
		bits[j] = result;
	}
	//reset port
	DHT11_DDR |= (1<<DHT11_INPUTPIN); //output
 120:	8f 9a       	sbi	0x11, 7	; 17
	DHT11_PORT |= (1<<DHT11_INPUTPIN); //low
 122:	97 9a       	sbi	0x12, 7	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 124:	8f ef       	ldi	r24, 0xFF	; 255
 126:	9f e5       	ldi	r25, 0x5F	; 95
 128:	a3 e0       	ldi	r26, 0x03	; 3
 12a:	81 50       	subi	r24, 0x01	; 1
 12c:	90 40       	sbci	r25, 0x00	; 0
 12e:	a0 40       	sbci	r26, 0x00	; 0
 130:	e1 f7       	brne	.-8      	; 0x12a <dht11_getdata+0xcc>
 132:	00 c0       	rjmp	.+0      	; 0x134 <dht11_getdata+0xd6>
 134:	00 00       	nop
	_delay_ms(100);
	//check checksum
	if (bits[0] + bits[1] + bits[2] + bits[3] == bits[4]) {
 136:	99 81       	ldd	r25, Y+1	; 0x01
 138:	8b 81       	ldd	r24, Y+3	; 0x03
 13a:	6a 81       	ldd	r22, Y+2	; 0x02
 13c:	70 e0       	ldi	r23, 0x00	; 0
 13e:	69 0f       	add	r22, r25
 140:	71 1d       	adc	r23, r1
 142:	68 0f       	add	r22, r24
 144:	71 1d       	adc	r23, r1
 146:	2c 81       	ldd	r18, Y+4	; 0x04
 148:	62 0f       	add	r22, r18
 14a:	71 1d       	adc	r23, r1
 14c:	2d 81       	ldd	r18, Y+5	; 0x05
 14e:	30 e0       	ldi	r19, 0x00	; 0
 150:	62 17       	cp	r22, r18
 152:	73 07       	cpc	r23, r19
 154:	51 f4       	brne	.+20     	; 0x16a <dht11_getdata+0x10c>
		if (select == 0) { //return temperature
 156:	44 23       	and	r20, r20
 158:	59 f0       	breq	.+22     	; 0x170 <dht11_getdata+0x112>
			return(bits[2]);
		} else if(select == 1){ //return humidity
 15a:	41 30       	cpi	r20, 0x01	; 1
 15c:	41 f0       	breq	.+16     	; 0x16e <dht11_getdata+0x110>
			return(bits[0]);
		}
	}

	return DHT11_ERROR;
 15e:	8f ef       	ldi	r24, 0xFF	; 255
 160:	07 c0       	rjmp	.+14     	; 0x170 <dht11_getdata+0x112>
	_delay_us(1);
	DHT11_DDR &= ~(1<<DHT11_INPUTPIN); //input
	_delay_us(39);
	//check start condition 1
	if((DHT11_PIN & (1<<DHT11_INPUTPIN))) {
		return DHT11_ERROR;
 162:	8f ef       	ldi	r24, 0xFF	; 255
 164:	05 c0       	rjmp	.+10     	; 0x170 <dht11_getdata+0x112>
	}
	_delay_us(80);
	//check start condition 2
	if(!(DHT11_PIN & (1<<DHT11_INPUTPIN))) {
		return DHT11_ERROR;
 166:	8f ef       	ldi	r24, 0xFF	; 255
 168:	03 c0       	rjmp	.+6      	; 0x170 <dht11_getdata+0x112>
		} else if(select == 1){ //return humidity
			return(bits[0]);
		}
	}

	return DHT11_ERROR;
 16a:	8f ef       	ldi	r24, 0xFF	; 255
 16c:	01 c0       	rjmp	.+2      	; 0x170 <dht11_getdata+0x112>
	//check checksum
	if (bits[0] + bits[1] + bits[2] + bits[3] == bits[4]) {
		if (select == 0) { //return temperature
			return(bits[2]);
		} else if(select == 1){ //return humidity
			return(bits[0]);
 16e:	89 2f       	mov	r24, r25
		}
	}

	return DHT11_ERROR;
}
 170:	0f 90       	pop	r0
 172:	0f 90       	pop	r0
 174:	0f 90       	pop	r0
 176:	0f 90       	pop	r0
 178:	0f 90       	pop	r0
 17a:	df 91       	pop	r29
 17c:	cf 91       	pop	r28
 17e:	1f 91       	pop	r17
 180:	0f 91       	pop	r16
 182:	ff 90       	pop	r15
 184:	08 95       	ret

00000186 <dht11_gettemperature>:

/*
 * get temperature (0..50C)
 */
int8_t dht11_gettemperature() {
	uint8_t ret = dht11_getdata(0);
 186:	80 e0       	ldi	r24, 0x00	; 0
 188:	6a df       	rcall	.-300    	; 0x5e <dht11_getdata>
	if(ret == DHT11_ERROR)
		return -1;
	else
		return ret;
}
 18a:	08 95       	ret

0000018c <dht11_gethumidity>:

/*
 * get humidity (20..90%)
 */
int8_t dht11_gethumidity() {
	uint8_t ret = dht11_getdata(1);
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	67 df       	rcall	.-306    	; 0x5e <dht11_getdata>
	if(ret == DHT11_ERROR)
		return -1;
	else
		return ret;
}
 190:	08 95       	ret

00000192 <__vector_6>:
volatile int8_t humidity = 0;
char printbuff[30];
char inputbuff[30];

ISR(TIMER1_COMPA_vect) // przerwanie s³u¿y do obs³ugi multipleksowania
{
 192:	1f 92       	push	r1
 194:	0f 92       	push	r0
 196:	0f b6       	in	r0, 0x3f	; 63
 198:	0f 92       	push	r0
 19a:	11 24       	eor	r1, r1
 19c:	2f 93       	push	r18
 19e:	3f 93       	push	r19
 1a0:	4f 93       	push	r20
 1a2:	5f 93       	push	r21
 1a4:	6f 93       	push	r22
 1a6:	7f 93       	push	r23
 1a8:	8f 93       	push	r24
 1aa:	9f 93       	push	r25
 1ac:	af 93       	push	r26
 1ae:	bf 93       	push	r27
 1b0:	cf 93       	push	r28
 1b2:	df 93       	push	r29
 1b4:	ef 93       	push	r30
 1b6:	ff 93       	push	r31
	temperature=dht11_gettemperature();
 1b8:	e6 df       	rcall	.-52     	; 0x186 <dht11_gettemperature>
 1ba:	80 93 6b 00 	sts	0x006B, r24
	humidity = dht11_gethumidity();
 1be:	e6 df       	rcall	.-52     	; 0x18c <dht11_gethumidity>
 1c0:	80 93 6a 00 	sts	0x006A, r24
	uart_puts("T:");
 1c4:	80 e6       	ldi	r24, 0x60	; 96
 1c6:	90 e0       	ldi	r25, 0x00	; 0
 1c8:	23 d1       	rcall	.+582    	; 0x410 <uart_puts>
	itoa(temperature, printbuff, 10);
 1ca:	80 91 6b 00 	lds	r24, 0x006B
 1ce:	cf ec       	ldi	r28, 0xCF	; 207
 1d0:	d0 e0       	ldi	r29, 0x00	; 0
 1d2:	99 27       	eor	r25, r25
 1d4:	87 fd       	sbrc	r24, 7
 1d6:	90 95       	com	r25
 1d8:	be 01       	movw	r22, r28
 1da:	4a e0       	ldi	r20, 0x0A	; 10
 1dc:	50 e0       	ldi	r21, 0x00	; 0
 1de:	6f d1       	rcall	.+734    	; 0x4be <itoa>
	uart_puts(printbuff);
 1e0:	ce 01       	movw	r24, r28
 1e2:	16 d1       	rcall	.+556    	; 0x410 <uart_puts>
	uart_puts("H:");
 1e4:	83 e6       	ldi	r24, 0x63	; 99
 1e6:	90 e0       	ldi	r25, 0x00	; 0
 1e8:	13 d1       	rcall	.+550    	; 0x410 <uart_puts>
	itoa(humidity, printbuff, 10);
 1ea:	80 91 6a 00 	lds	r24, 0x006A
 1ee:	99 27       	eor	r25, r25
 1f0:	87 fd       	sbrc	r24, 7
 1f2:	90 95       	com	r25
 1f4:	be 01       	movw	r22, r28
 1f6:	4a e0       	ldi	r20, 0x0A	; 10
 1f8:	50 e0       	ldi	r21, 0x00	; 0
 1fa:	61 d1       	rcall	.+706    	; 0x4be <itoa>
	uart_puts(printbuff); 
 1fc:	ce 01       	movw	r24, r28
 1fe:	08 d1       	rcall	.+528    	; 0x410 <uart_puts>
	uart_puts("\r\n");	
 200:	86 e6       	ldi	r24, 0x66	; 102
 202:	90 e0       	ldi	r25, 0x00	; 0
 204:	05 d1       	rcall	.+522    	; 0x410 <uart_puts>
}
 206:	ff 91       	pop	r31
 208:	ef 91       	pop	r30
 20a:	df 91       	pop	r29
 20c:	cf 91       	pop	r28
 20e:	bf 91       	pop	r27
 210:	af 91       	pop	r26
 212:	9f 91       	pop	r25
 214:	8f 91       	pop	r24
 216:	7f 91       	pop	r23
 218:	6f 91       	pop	r22
 21a:	5f 91       	pop	r21
 21c:	4f 91       	pop	r20
 21e:	3f 91       	pop	r19
 220:	2f 91       	pop	r18
 222:	0f 90       	pop	r0
 224:	0f be       	out	0x3f, r0	; 63
 226:	0f 90       	pop	r0
 228:	1f 90       	pop	r1
 22a:	18 95       	reti

0000022c <PWM_init>:

void PWM_init() //inciclalizacja timera0 pod mulitpleksowanie
{	
	 // set up timer with prescaler = 64 and CTC mode
	 TCCR1B |= (1 << WGM12)|(1 << CS12)|(1 << CS10);	 
 22c:	8e b5       	in	r24, 0x2e	; 46
 22e:	8d 60       	ori	r24, 0x0D	; 13
 230:	8e bd       	out	0x2e, r24	; 46
	 // initialize counter
	 TCNT1 = 0;
 232:	1d bc       	out	0x2d, r1	; 45
 234:	1c bc       	out	0x2c, r1	; 44
	 // initialize compare value
	 OCR1A = 10800;	 
 236:	80 e3       	ldi	r24, 0x30	; 48
 238:	9a e2       	ldi	r25, 0x2A	; 42
 23a:	9b bd       	out	0x2b, r25	; 43
 23c:	8a bd       	out	0x2a, r24	; 42
	 // enable compare interrupt
	 TIMSK |= (1 << OCIE1A);
 23e:	89 b7       	in	r24, 0x39	; 57
 240:	80 61       	ori	r24, 0x10	; 16
 242:	89 bf       	out	0x39, r24	; 57
}
 244:	08 95       	ret

00000246 <blinkDiode>:

void blinkDiode(unsigned int numDiode)
{
	PORTC |= (1 << numDiode); 
 246:	95 b3       	in	r25, 0x15	; 21
 248:	21 e0       	ldi	r18, 0x01	; 1
 24a:	30 e0       	ldi	r19, 0x00	; 0
 24c:	02 c0       	rjmp	.+4      	; 0x252 <blinkDiode+0xc>
 24e:	22 0f       	add	r18, r18
 250:	33 1f       	adc	r19, r19
 252:	8a 95       	dec	r24
 254:	e2 f7       	brpl	.-8      	; 0x24e <blinkDiode+0x8>
 256:	92 2b       	or	r25, r18
 258:	95 bb       	out	0x15, r25	; 21
 25a:	8f ef       	ldi	r24, 0xFF	; 255
 25c:	9f ed       	ldi	r25, 0xDF	; 223
 25e:	a0 e1       	ldi	r26, 0x10	; 16
 260:	81 50       	subi	r24, 0x01	; 1
 262:	90 40       	sbci	r25, 0x00	; 0
 264:	a0 40       	sbci	r26, 0x00	; 0
 266:	e1 f7       	brne	.-8      	; 0x260 <blinkDiode+0x1a>
 268:	00 c0       	rjmp	.+0      	; 0x26a <blinkDiode+0x24>
 26a:	00 00       	nop
	_delay_ms(500);
	PORTC &= ~(1 << numDiode);
 26c:	85 b3       	in	r24, 0x15	; 21
 26e:	20 95       	com	r18
 270:	28 23       	and	r18, r24
 272:	25 bb       	out	0x15, r18	; 21
}
 274:	08 95       	ret

00000276 <main>:

int main(void) 
{ 
	DDRC = 0x1F;
 276:	8f e1       	ldi	r24, 0x1F	; 31
 278:	84 bb       	out	0x14, r24	; 20
	PORTC = 0x00; 
 27a:	15 ba       	out	0x15, r1	; 21
	uart_init(UART_BAUD_SELECT(UART_BAUD_RATE,F_CPU));
 27c:	85 e0       	ldi	r24, 0x05	; 5
 27e:	90 e0       	ldi	r25, 0x00	; 0
 280:	87 d0       	rcall	.+270    	; 0x390 <uart_init>
	PWM_init();
 282:	d4 df       	rcall	.-88     	; 0x22c <PWM_init>
	sei();
 284:	78 94       	sei
	unsigned int loop, aa=0;	
	while(1) 
	{    
		loop = uart_available();	
		if(loop > 2)
 286:	ee 24       	eor	r14, r14
 288:	ff 24       	eor	r15, r15
					aa = uart_getc();					
					inputbuff[i]= aa & 0xFF;					
				}								    	
			}		
			uart_flush();	
			if(inputbuff[0]== 'D' && inputbuff[1]== ':')
 28a:	0f 2e       	mov	r0, r31
 28c:	f1 eb       	ldi	r31, 0xB1	; 177
 28e:	cf 2e       	mov	r12, r31
 290:	f0 e0       	ldi	r31, 0x00	; 0
 292:	df 2e       	mov	r13, r31
 294:	f0 2d       	mov	r31, r0
 296:	0f 2e       	mov	r0, r31
 298:	f2 eb       	ldi	r31, 0xB2	; 178
 29a:	af 2e       	mov	r10, r31
 29c:	f0 e0       	ldi	r31, 0x00	; 0
 29e:	bf 2e       	mov	r11, r31
 2a0:	f0 2d       	mov	r31, r0
	PWM_init();
	sei();
	unsigned int loop, aa=0;	
	while(1) 
	{    
		loop = uart_available();	
 2a2:	d5 d0       	rcall	.+426    	; 0x44e <uart_available>
 2a4:	c8 2f       	mov	r28, r24
 2a6:	d9 2f       	mov	r29, r25
		if(loop > 2)
 2a8:	c3 30       	cpi	r28, 0x03	; 3
 2aa:	d1 05       	cpc	r29, r1
 2ac:	d0 f3       	brcs	.-12     	; 0x2a2 <main+0x2c>
 2ae:	87 01       	movw	r16, r14
		{						
			for(int i = 0; i <= loop; i++)
			{
				if(i < 29)	
 2b0:	0d 31       	cpi	r16, 0x1D	; 29
 2b2:	11 05       	cpc	r17, r1
 2b4:	2c f4       	brge	.+10     	; 0x2c0 <main+0x4a>
				{			
					aa = uart_getc();					
 2b6:	80 d0       	rcall	.+256    	; 0x3b8 <uart_getc>
	PORTC |= (1 << numDiode); 
	_delay_ms(500);
	PORTC &= ~(1 << numDiode);
}

int main(void) 
 2b8:	f8 01       	movw	r30, r16
 2ba:	ef 54       	subi	r30, 0x4F	; 79
 2bc:	ff 4f       	sbci	r31, 0xFF	; 255
			for(int i = 0; i <= loop; i++)
			{
				if(i < 29)	
				{			
					aa = uart_getc();					
					inputbuff[i]= aa & 0xFF;					
 2be:	80 83       	st	Z, r24
	while(1) 
	{    
		loop = uart_available();	
		if(loop > 2)
		{						
			for(int i = 0; i <= loop; i++)
 2c0:	0f 5f       	subi	r16, 0xFF	; 255
 2c2:	1f 4f       	sbci	r17, 0xFF	; 255
 2c4:	c0 17       	cp	r28, r16
 2c6:	d1 07       	cpc	r29, r17
 2c8:	98 f7       	brcc	.-26     	; 0x2b0 <main+0x3a>
				{			
					aa = uart_getc();					
					inputbuff[i]= aa & 0xFF;					
				}								    	
			}		
			uart_flush();	
 2ca:	cd d0       	rcall	.+410    	; 0x466 <uart_flush>
			if(inputbuff[0]== 'D' && inputbuff[1]== ':')
 2cc:	f6 01       	movw	r30, r12
 2ce:	80 81       	ld	r24, Z
 2d0:	84 34       	cpi	r24, 0x44	; 68
 2d2:	39 f7       	brne	.-50     	; 0x2a2 <main+0x2c>
 2d4:	f5 01       	movw	r30, r10
 2d6:	80 81       	ld	r24, Z
 2d8:	8a 33       	cpi	r24, 0x3A	; 58
 2da:	19 f7       	brne	.-58     	; 0x2a2 <main+0x2c>
				blinkDiode(inputbuff[2]-0x30); //ascii to dec									
 2dc:	e3 eb       	ldi	r30, 0xB3	; 179
 2de:	f0 e0       	ldi	r31, 0x00	; 0
 2e0:	80 81       	ld	r24, Z
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	c0 97       	sbiw	r24, 0x30	; 48
 2e6:	af df       	rcall	.-162    	; 0x246 <blinkDiode>
 2e8:	dc cf       	rjmp	.-72     	; 0x2a2 <main+0x2c>

000002ea <__vector_11>:
ISR(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
 2ea:	1f 92       	push	r1
 2ec:	0f 92       	push	r0
 2ee:	0f b6       	in	r0, 0x3f	; 63
 2f0:	0f 92       	push	r0
 2f2:	11 24       	eor	r1, r1
 2f4:	2f 93       	push	r18
 2f6:	3f 93       	push	r19
 2f8:	8f 93       	push	r24
 2fa:	9f 93       	push	r25
 2fc:	ef 93       	push	r30
 2fe:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
 300:	3b b1       	in	r19, 0x0b	; 11
    data = UART0_DATA;
 302:	2c b1       	in	r18, 0x0c	; 12
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 304:	80 91 6e 00 	lds	r24, 0x006E
 308:	8f 5f       	subi	r24, 0xFF	; 255
 30a:	8f 71       	andi	r24, 0x1F	; 31
    
    if ( tmphead == UART_RxTail ) {
 30c:	90 91 6d 00 	lds	r25, 0x006D
 310:	89 17       	cp	r24, r25
 312:	51 f0       	breq	.+20     	; 0x328 <__vector_11+0x3e>
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
 314:	93 2f       	mov	r25, r19
 316:	98 71       	andi	r25, 0x18	; 24
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
 318:	80 93 6e 00 	sts	0x006E, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
 31c:	e1 e7       	ldi	r30, 0x71	; 113
 31e:	f0 e0       	ldi	r31, 0x00	; 0
 320:	e8 0f       	add	r30, r24
 322:	f1 1d       	adc	r31, r1
 324:	20 83       	st	Z, r18
 326:	01 c0       	rjmp	.+2      	; 0x32a <__vector_11+0x40>
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
 328:	92 e0       	ldi	r25, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError = lastRxError;   
 32a:	90 93 6c 00 	sts	0x006C, r25
}
 32e:	ff 91       	pop	r31
 330:	ef 91       	pop	r30
 332:	9f 91       	pop	r25
 334:	8f 91       	pop	r24
 336:	3f 91       	pop	r19
 338:	2f 91       	pop	r18
 33a:	0f 90       	pop	r0
 33c:	0f be       	out	0x3f, r0	; 63
 33e:	0f 90       	pop	r0
 340:	1f 90       	pop	r1
 342:	18 95       	reti

00000344 <__vector_12>:
ISR(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
 344:	1f 92       	push	r1
 346:	0f 92       	push	r0
 348:	0f b6       	in	r0, 0x3f	; 63
 34a:	0f 92       	push	r0
 34c:	11 24       	eor	r1, r1
 34e:	8f 93       	push	r24
 350:	9f 93       	push	r25
 352:	ef 93       	push	r30
 354:	ff 93       	push	r31
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
 356:	90 91 70 00 	lds	r25, 0x0070
 35a:	80 91 6f 00 	lds	r24, 0x006F
 35e:	98 17       	cp	r25, r24
 360:	69 f0       	breq	.+26     	; 0x37c <__vector_12+0x38>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 362:	80 91 6f 00 	lds	r24, 0x006F
 366:	8f 5f       	subi	r24, 0xFF	; 255
 368:	8f 71       	andi	r24, 0x1F	; 31
        UART_TxTail = tmptail;
 36a:	80 93 6f 00 	sts	0x006F, r24
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
 36e:	e1 e9       	ldi	r30, 0x91	; 145
 370:	f0 e0       	ldi	r31, 0x00	; 0
 372:	e8 0f       	add	r30, r24
 374:	f1 1d       	adc	r31, r1
 376:	80 81       	ld	r24, Z
 378:	8c b9       	out	0x0c, r24	; 12
 37a:	01 c0       	rjmp	.+2      	; 0x37e <__vector_12+0x3a>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
 37c:	55 98       	cbi	0x0a, 5	; 10
    }
}
 37e:	ff 91       	pop	r31
 380:	ef 91       	pop	r30
 382:	9f 91       	pop	r25
 384:	8f 91       	pop	r24
 386:	0f 90       	pop	r0
 388:	0f be       	out	0x3f, r0	; 63
 38a:	0f 90       	pop	r0
 38c:	1f 90       	pop	r1
 38e:	18 95       	reti

00000390 <uart_init>:
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    UART_TxHead = 0;
 390:	10 92 70 00 	sts	0x0070, r1
    UART_TxTail = 0;
 394:	10 92 6f 00 	sts	0x006F, r1
    UART_RxHead = 0;
 398:	10 92 6e 00 	sts	0x006E, r1
    UART_RxTail = 0;
 39c:	10 92 6d 00 	sts	0x006D, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
 3a0:	99 23       	and	r25, r25
 3a2:	1c f4       	brge	.+6      	; 0x3aa <uart_init+0x1a>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
 3a4:	22 e0       	ldi	r18, 0x02	; 2
 3a6:	2b b9       	out	0x0b, r18	; 11
    	 baudrate &= ~0x8000;
 3a8:	9f 77       	andi	r25, 0x7F	; 127
    }
    UBRRH = (unsigned char)(baudrate>>8);
 3aa:	90 bd       	out	0x20, r25	; 32
    UBRRL = (unsigned char) baudrate;
 3ac:	89 b9       	out	0x09, r24	; 9
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
 3ae:	88 e9       	ldi	r24, 0x98	; 152
 3b0:	8a b9       	out	0x0a, r24	; 10
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL )|(3<<UCSZ0);
 3b2:	86 e8       	ldi	r24, 0x86	; 134
 3b4:	80 bd       	out	0x20, r24	; 32
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
 3b6:	08 95       	ret

000003b8 <uart_getc>:
{    
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
 3b8:	90 91 6e 00 	lds	r25, 0x006E
 3bc:	80 91 6d 00 	lds	r24, 0x006D
 3c0:	98 17       	cp	r25, r24
 3c2:	91 f0       	breq	.+36     	; 0x3e8 <uart_getc+0x30>
        return UART_NO_DATA;   /* no data available */
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
 3c4:	80 91 6d 00 	lds	r24, 0x006D
 3c8:	8f 5f       	subi	r24, 0xFF	; 255
 3ca:	8f 71       	andi	r24, 0x1F	; 31
    UART_RxTail = tmptail; 
 3cc:	80 93 6d 00 	sts	0x006D, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
 3d0:	e1 e7       	ldi	r30, 0x71	; 113
 3d2:	f0 e0       	ldi	r31, 0x00	; 0
 3d4:	e8 0f       	add	r30, r24
 3d6:	f1 1d       	adc	r31, r1
 3d8:	20 81       	ld	r18, Z

    return (UART_LastRxError << 8) + data;
 3da:	30 91 6c 00 	lds	r19, 0x006C
 3de:	93 2f       	mov	r25, r19
 3e0:	80 e0       	ldi	r24, 0x00	; 0
 3e2:	82 0f       	add	r24, r18
 3e4:	91 1d       	adc	r25, r1
 3e6:	08 95       	ret
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
        return UART_NO_DATA;   /* no data available */
 3e8:	80 e0       	ldi	r24, 0x00	; 0
 3ea:	91 e0       	ldi	r25, 0x01	; 1
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];

    return (UART_LastRxError << 8) + data;

}/* uart_getc */
 3ec:	08 95       	ret

000003ee <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 3ee:	20 91 70 00 	lds	r18, 0x0070
 3f2:	2f 5f       	subi	r18, 0xFF	; 255
 3f4:	2f 71       	andi	r18, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
 3f6:	90 91 6f 00 	lds	r25, 0x006F
 3fa:	29 17       	cp	r18, r25
 3fc:	e1 f3       	breq	.-8      	; 0x3f6 <uart_putc+0x8>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
 3fe:	e1 e9       	ldi	r30, 0x91	; 145
 400:	f0 e0       	ldi	r31, 0x00	; 0
 402:	e2 0f       	add	r30, r18
 404:	f1 1d       	adc	r31, r1
 406:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
 408:	20 93 70 00 	sts	0x0070, r18

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
 40c:	55 9a       	sbi	0x0a, 5	; 10

}/* uart_putc */
 40e:	08 95       	ret

00000410 <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
 410:	cf 93       	push	r28
 412:	df 93       	push	r29
 414:	ec 01       	movw	r28, r24
    while (*s) 
 416:	88 81       	ld	r24, Y
 418:	88 23       	and	r24, r24
 41a:	29 f0       	breq	.+10     	; 0x426 <uart_puts+0x16>
Function: uart_puts()
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
 41c:	21 96       	adiw	r28, 0x01	; 1
{
    while (*s) 
      uart_putc(*s++);
 41e:	e7 df       	rcall	.-50     	; 0x3ee <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
 420:	89 91       	ld	r24, Y+
 422:	88 23       	and	r24, r24
 424:	e1 f7       	brne	.-8      	; 0x41e <uart_puts+0xe>
      uart_putc(*s++);

}/* uart_puts */
 426:	df 91       	pop	r29
 428:	cf 91       	pop	r28
 42a:	08 95       	ret

0000042c <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
 42c:	cf 93       	push	r28
 42e:	df 93       	push	r29
 430:	ec 01       	movw	r28, r24
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
 432:	fc 01       	movw	r30, r24
 434:	84 91       	lpm	r24, Z
 436:	88 23       	and	r24, r24
 438:	39 f0       	breq	.+14     	; 0x448 <uart_puts_p+0x1c>
 43a:	21 96       	adiw	r28, 0x01	; 1
      uart_putc(c);
 43c:	d8 df       	rcall	.-80     	; 0x3ee <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
 43e:	fe 01       	movw	r30, r28
 440:	21 96       	adiw	r28, 0x01	; 1
 442:	84 91       	lpm	r24, Z
 444:	88 23       	and	r24, r24
 446:	d1 f7       	brne	.-12     	; 0x43c <uart_puts_p+0x10>
      uart_putc(c);

}/* uart_puts_p */
 448:	df 91       	pop	r29
 44a:	cf 91       	pop	r28
 44c:	08 95       	ret

0000044e <uart_available>:
Input:    None
Returns:  Integer number of bytes in the receive buffer
**************************************************************************/
int uart_available(void)
{
        return (UART_RX_BUFFER_MASK + UART_RxHead - UART_RxTail) % UART_RX_BUFFER_MASK;
 44e:	80 91 6e 00 	lds	r24, 0x006E
 452:	20 91 6d 00 	lds	r18, 0x006D
 456:	90 e0       	ldi	r25, 0x00	; 0
 458:	4f 96       	adiw	r24, 0x1f	; 31
 45a:	82 1b       	sub	r24, r18
 45c:	91 09       	sbc	r25, r1
 45e:	6f e1       	ldi	r22, 0x1F	; 31
 460:	70 e0       	ldi	r23, 0x00	; 0
 462:	06 d0       	rcall	.+12     	; 0x470 <__divmodhi4>
}/* uart_available */
 464:	08 95       	ret

00000466 <uart_flush>:
Input:    None
Returns:  None
**************************************************************************/
void uart_flush(void)
{
        UART_RxHead = UART_RxTail;
 466:	80 91 6d 00 	lds	r24, 0x006D
 46a:	80 93 6e 00 	sts	0x006E, r24
}/* uart_flush */
 46e:	08 95       	ret

00000470 <__divmodhi4>:
 470:	97 fb       	bst	r25, 7
 472:	09 2e       	mov	r0, r25
 474:	07 26       	eor	r0, r23
 476:	0a d0       	rcall	.+20     	; 0x48c <__divmodhi4_neg1>
 478:	77 fd       	sbrc	r23, 7
 47a:	04 d0       	rcall	.+8      	; 0x484 <__divmodhi4_neg2>
 47c:	0c d0       	rcall	.+24     	; 0x496 <__udivmodhi4>
 47e:	06 d0       	rcall	.+12     	; 0x48c <__divmodhi4_neg1>
 480:	00 20       	and	r0, r0
 482:	1a f4       	brpl	.+6      	; 0x48a <__divmodhi4_exit>

00000484 <__divmodhi4_neg2>:
 484:	70 95       	com	r23
 486:	61 95       	neg	r22
 488:	7f 4f       	sbci	r23, 0xFF	; 255

0000048a <__divmodhi4_exit>:
 48a:	08 95       	ret

0000048c <__divmodhi4_neg1>:
 48c:	f6 f7       	brtc	.-4      	; 0x48a <__divmodhi4_exit>
 48e:	90 95       	com	r25
 490:	81 95       	neg	r24
 492:	9f 4f       	sbci	r25, 0xFF	; 255
 494:	08 95       	ret

00000496 <__udivmodhi4>:
 496:	aa 1b       	sub	r26, r26
 498:	bb 1b       	sub	r27, r27
 49a:	51 e1       	ldi	r21, 0x11	; 17
 49c:	07 c0       	rjmp	.+14     	; 0x4ac <__udivmodhi4_ep>

0000049e <__udivmodhi4_loop>:
 49e:	aa 1f       	adc	r26, r26
 4a0:	bb 1f       	adc	r27, r27
 4a2:	a6 17       	cp	r26, r22
 4a4:	b7 07       	cpc	r27, r23
 4a6:	10 f0       	brcs	.+4      	; 0x4ac <__udivmodhi4_ep>
 4a8:	a6 1b       	sub	r26, r22
 4aa:	b7 0b       	sbc	r27, r23

000004ac <__udivmodhi4_ep>:
 4ac:	88 1f       	adc	r24, r24
 4ae:	99 1f       	adc	r25, r25
 4b0:	5a 95       	dec	r21
 4b2:	a9 f7       	brne	.-22     	; 0x49e <__udivmodhi4_loop>
 4b4:	80 95       	com	r24
 4b6:	90 95       	com	r25
 4b8:	bc 01       	movw	r22, r24
 4ba:	cd 01       	movw	r24, r26
 4bc:	08 95       	ret

000004be <itoa>:
 4be:	fb 01       	movw	r30, r22
 4c0:	9f 01       	movw	r18, r30
 4c2:	e8 94       	clt
 4c4:	42 30       	cpi	r20, 0x02	; 2
 4c6:	bc f0       	brlt	.+46     	; 0x4f6 <itoa+0x38>
 4c8:	45 32       	cpi	r20, 0x25	; 37
 4ca:	ac f4       	brge	.+42     	; 0x4f6 <itoa+0x38>
 4cc:	4a 30       	cpi	r20, 0x0A	; 10
 4ce:	29 f4       	brne	.+10     	; 0x4da <itoa+0x1c>
 4d0:	97 fb       	bst	r25, 7
 4d2:	1e f4       	brtc	.+6      	; 0x4da <itoa+0x1c>
 4d4:	90 95       	com	r25
 4d6:	81 95       	neg	r24
 4d8:	9f 4f       	sbci	r25, 0xFF	; 255
 4da:	64 2f       	mov	r22, r20
 4dc:	77 27       	eor	r23, r23
 4de:	db df       	rcall	.-74     	; 0x496 <__udivmodhi4>
 4e0:	80 5d       	subi	r24, 0xD0	; 208
 4e2:	8a 33       	cpi	r24, 0x3A	; 58
 4e4:	0c f0       	brlt	.+2      	; 0x4e8 <itoa+0x2a>
 4e6:	89 5d       	subi	r24, 0xD9	; 217
 4e8:	81 93       	st	Z+, r24
 4ea:	cb 01       	movw	r24, r22
 4ec:	00 97       	sbiw	r24, 0x00	; 0
 4ee:	a9 f7       	brne	.-22     	; 0x4da <itoa+0x1c>
 4f0:	16 f4       	brtc	.+4      	; 0x4f6 <itoa+0x38>
 4f2:	5d e2       	ldi	r21, 0x2D	; 45
 4f4:	51 93       	st	Z+, r21
 4f6:	10 82       	st	Z, r1
 4f8:	c9 01       	movw	r24, r18
 4fa:	00 c0       	rjmp	.+0      	; 0x4fc <strrev>

000004fc <strrev>:
 4fc:	dc 01       	movw	r26, r24
 4fe:	fc 01       	movw	r30, r24
 500:	67 2f       	mov	r22, r23
 502:	71 91       	ld	r23, Z+
 504:	77 23       	and	r23, r23
 506:	e1 f7       	brne	.-8      	; 0x500 <strrev+0x4>
 508:	32 97       	sbiw	r30, 0x02	; 2
 50a:	04 c0       	rjmp	.+8      	; 0x514 <strrev+0x18>
 50c:	7c 91       	ld	r23, X
 50e:	6d 93       	st	X+, r22
 510:	70 83       	st	Z, r23
 512:	62 91       	ld	r22, -Z
 514:	ae 17       	cp	r26, r30
 516:	bf 07       	cpc	r27, r31
 518:	c8 f3       	brcs	.-14     	; 0x50c <strrev+0x10>
 51a:	08 95       	ret

0000051c <_exit>:
 51c:	f8 94       	cli

0000051e <__stop_program>:
 51e:	ff cf       	rjmp	.-2      	; 0x51e <__stop_program>
