<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador_uno.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Adder_p1.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Control_Unity.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="InstructionMemory_p1.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador_uno.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador_uno.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador_uno.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador_uno.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_uno.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador_uno.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador_uno.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador_uno.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_uno_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador_uno_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Procesador_uno_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_uno_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_uno_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_uno_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_uno_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Program_Counter.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RegisteFile.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SCU.vhi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491589210" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491589210">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589273" xil_pn:in_ck="3028827096755372217" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491589273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../Adder_p1/Adder_p1.vhd"/>
      <outfile xil_pn:name="../Control_Unity/Control_Unity.vhd"/>
      <outfile xil_pn:name="../MUX/MUX.vhd"/>
      <outfile xil_pn:name="../Program_Counter/Program_Counter.vhd"/>
      <outfile xil_pn:name="../RegisterFile/RegisteFile.vhd"/>
      <outfile xil_pn:name="../SCU/SCU.vhd"/>
      <outfile xil_pn:name="../instructionMermory/InstructionMemory_p1.vhd"/>
      <outfile xil_pn:name="Procesador_uno.vhd"/>
      <outfile xil_pn:name="Procesador_uno_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491589277" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-679957259130479890" xil_pn:start_ts="1491589277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589277" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4699751155635132528" xil_pn:start_ts="1491589277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589211" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-245341788091039378" xil_pn:start_ts="1491589211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589278" xil_pn:in_ck="3028827096755372217" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491589277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../Adder_p1/Adder_p1.vhd"/>
      <outfile xil_pn:name="../Control_Unity/Control_Unity.vhd"/>
      <outfile xil_pn:name="../MUX/MUX.vhd"/>
      <outfile xil_pn:name="../Program_Counter/Program_Counter.vhd"/>
      <outfile xil_pn:name="../RegisterFile/RegisteFile.vhd"/>
      <outfile xil_pn:name="../SCU/SCU.vhd"/>
      <outfile xil_pn:name="../instructionMermory/InstructionMemory_p1.vhd"/>
      <outfile xil_pn:name="Procesador_uno.vhd"/>
      <outfile xil_pn:name="Procesador_uno_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491589285" xil_pn:in_ck="3028827096755372217" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1273582591157228738" xil_pn:start_ts="1491589278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador_uno_TB_beh.prj"/>
      <outfile xil_pn:name="Procesador_uno_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491589285" xil_pn:in_ck="6198973304866850823" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1826198184814203755" xil_pn:start_ts="1491589285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador_uno_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1491589116" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589116" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7357168893786932504" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589116" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-245341788091039378" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589116" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589116" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7871267609637015206" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589116" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589116" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4826717905722103944" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491589152" xil_pn:in_ck="-9015184337570805263" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-578783529192466817" xil_pn:start_ts="1491589116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Procesador_uno.lso"/>
      <outfile xil_pn:name="Procesador_uno.ngc"/>
      <outfile xil_pn:name="Procesador_uno.ngr"/>
      <outfile xil_pn:name="Procesador_uno.prj"/>
      <outfile xil_pn:name="Procesador_uno.stx"/>
      <outfile xil_pn:name="Procesador_uno.syr"/>
      <outfile xil_pn:name="Procesador_uno.xst"/>
      <outfile xil_pn:name="Procesador_uno_vhdl.prj"/>
      <outfile xil_pn:name="Procesador_uno_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
