# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.1 linux_x86_64 Apr 19 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui -debugDB -voptargs="+acc=rtl" -work work exp_tb 
# Start time: 20:45:02 on Mar 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.exp_tb(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# val:           2
# ** Note: $stop    : exp_tb.sv(15)
#    Time: 20 us  Iteration: 0  Instance: /exp_tb
# Break in Module exp_tb at exp_tb.sv line 15
# End time: 20:45:10 on Mar 14,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
